<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.01.04.15:42:00"
 outputDirectory="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_F2H_IRQ1_INTERRUPTS_USED"
     type="BigInteger"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="wd_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="wd_reset_reset_n" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="agilex_hps_f2h_stm_hw_events" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="agilex_hps_f2h_stm_hw_events_stm_hwevents"
       direction="input"
       role="stm_hwevents"
       width="44" />
  </interface>
  <interface name="agilex_hps_h2f_cs" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="agilex_hps_h2f_cs_ntrst"
       direction="input"
       role="ntrst"
       width="1" />
   <port name="agilex_hps_h2f_cs_tck" direction="input" role="tck" width="1" />
   <port name="agilex_hps_h2f_cs_tdi" direction="input" role="tdi" width="1" />
   <port name="agilex_hps_h2f_cs_tdo" direction="output" role="tdo" width="1" />
   <port
       name="agilex_hps_h2f_cs_tdoen"
       direction="output"
       role="tdoen"
       width="1" />
   <port name="agilex_hps_h2f_cs_tms" direction="input" role="tms" width="1" />
  </interface>
  <interface name="emac1_mdc" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="2500000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="emac1_mdc_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="hps_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hps_io_EMAC0_TX_CLK"
       direction="output"
       role="EMAC0_TX_CLK"
       width="1" />
   <port
       name="hps_io_EMAC0_TXD0"
       direction="output"
       role="EMAC0_TXD0"
       width="1" />
   <port
       name="hps_io_EMAC0_TXD1"
       direction="output"
       role="EMAC0_TXD1"
       width="1" />
   <port
       name="hps_io_EMAC0_TXD2"
       direction="output"
       role="EMAC0_TXD2"
       width="1" />
   <port
       name="hps_io_EMAC0_TXD3"
       direction="output"
       role="EMAC0_TXD3"
       width="1" />
   <port
       name="hps_io_EMAC0_RX_CTL"
       direction="input"
       role="EMAC0_RX_CTL"
       width="1" />
   <port
       name="hps_io_EMAC0_TX_CTL"
       direction="output"
       role="EMAC0_TX_CTL"
       width="1" />
   <port
       name="hps_io_EMAC0_RX_CLK"
       direction="input"
       role="EMAC0_RX_CLK"
       width="1" />
   <port
       name="hps_io_EMAC0_RXD0"
       direction="input"
       role="EMAC0_RXD0"
       width="1" />
   <port
       name="hps_io_EMAC0_RXD1"
       direction="input"
       role="EMAC0_RXD1"
       width="1" />
   <port
       name="hps_io_EMAC0_RXD2"
       direction="input"
       role="EMAC0_RXD2"
       width="1" />
   <port
       name="hps_io_EMAC0_RXD3"
       direction="input"
       role="EMAC0_RXD3"
       width="1" />
   <port
       name="hps_io_EMAC0_MDIO"
       direction="bidir"
       role="EMAC0_MDIO"
       width="1" />
   <port name="hps_io_EMAC0_MDC" direction="output" role="EMAC0_MDC" width="1" />
   <port name="hps_io_SDMMC_CMD" direction="bidir" role="SDMMC_CMD" width="1" />
   <port name="hps_io_SDMMC_D0" direction="bidir" role="SDMMC_D0" width="1" />
   <port name="hps_io_SDMMC_D1" direction="bidir" role="SDMMC_D1" width="1" />
   <port name="hps_io_SDMMC_D2" direction="bidir" role="SDMMC_D2" width="1" />
   <port name="hps_io_SDMMC_D3" direction="bidir" role="SDMMC_D3" width="1" />
   <port
       name="hps_io_SDMMC_CCLK"
       direction="output"
       role="SDMMC_CCLK"
       width="1" />
   <port
       name="hps_io_USB0_DATA0"
       direction="bidir"
       role="USB0_DATA0"
       width="1" />
   <port
       name="hps_io_USB0_DATA1"
       direction="bidir"
       role="USB0_DATA1"
       width="1" />
   <port
       name="hps_io_USB0_DATA2"
       direction="bidir"
       role="USB0_DATA2"
       width="1" />
   <port
       name="hps_io_USB0_DATA3"
       direction="bidir"
       role="USB0_DATA3"
       width="1" />
   <port
       name="hps_io_USB0_DATA4"
       direction="bidir"
       role="USB0_DATA4"
       width="1" />
   <port
       name="hps_io_USB0_DATA5"
       direction="bidir"
       role="USB0_DATA5"
       width="1" />
   <port
       name="hps_io_USB0_DATA6"
       direction="bidir"
       role="USB0_DATA6"
       width="1" />
   <port
       name="hps_io_USB0_DATA7"
       direction="bidir"
       role="USB0_DATA7"
       width="1" />
   <port name="hps_io_USB0_CLK" direction="input" role="USB0_CLK" width="1" />
   <port name="hps_io_USB0_STP" direction="output" role="USB0_STP" width="1" />
   <port name="hps_io_USB0_DIR" direction="input" role="USB0_DIR" width="1" />
   <port name="hps_io_USB0_NXT" direction="input" role="USB0_NXT" width="1" />
   <port name="hps_io_UART0_RX" direction="input" role="UART0_RX" width="1" />
   <port name="hps_io_UART0_TX" direction="output" role="UART0_TX" width="1" />
   <port name="hps_io_I2C1_SDA" direction="bidir" role="I2C1_SDA" width="1" />
   <port name="hps_io_I2C1_SCL" direction="bidir" role="I2C1_SCL" width="1" />
   <port name="hps_io_gpio1_io0" direction="bidir" role="gpio1_io0" width="1" />
   <port name="hps_io_gpio1_io1" direction="bidir" role="gpio1_io1" width="1" />
   <port name="hps_io_gpio1_io4" direction="bidir" role="gpio1_io4" width="1" />
   <port name="hps_io_gpio1_io5" direction="bidir" role="gpio1_io5" width="1" />
   <port name="hps_io_jtag_tck" direction="input" role="jtag_tck" width="1" />
   <port name="hps_io_jtag_tms" direction="input" role="jtag_tms" width="1" />
   <port name="hps_io_jtag_tdo" direction="output" role="jtag_tdo" width="1" />
   <port name="hps_io_jtag_tdi" direction="input" role="jtag_tdi" width="1" />
   <port
       name="hps_io_hps_osc_clk"
       direction="input"
       role="hps_osc_clk"
       width="1" />
   <port
       name="hps_io_gpio1_io19"
       direction="bidir"
       role="gpio1_io19"
       width="1" />
   <port
       name="hps_io_gpio1_io20"
       direction="bidir"
       role="gpio1_io20"
       width="1" />
   <port
       name="hps_io_gpio1_io21"
       direction="bidir"
       role="gpio1_io21"
       width="1" />
  </interface>
  <interface name="h2f_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="h2f_reset_reset" direction="output" role="reset" width="1" />
  </interface>
  <interface name="f2h_irq1" kind="interrupt" start="1">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="irqMap" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="f2h_irq1_irq" direction="input" role="irq" width="32" />
  </interface>
  <interface name="clk_100" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_125" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_125_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="emif_hps_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="emif_hps_pll_ref_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="emif_hps_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_hps_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="emif_hps_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="emif_hps_mem_mem_ck" direction="output" role="mem_ck" width="1" />
   <port
       name="emif_hps_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port name="emif_hps_mem_mem_a" direction="output" role="mem_a" width="17" />
   <port
       name="emif_hps_mem_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port name="emif_hps_mem_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="emif_hps_mem_mem_bg" direction="output" role="mem_bg" width="1" />
   <port
       name="emif_hps_mem_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="emif_hps_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="emif_hps_mem_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="emif_hps_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="emif_hps_mem_mem_par"
       direction="output"
       role="mem_par"
       width="1" />
   <port
       name="emif_hps_mem_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port
       name="emif_hps_mem_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="9" />
   <port
       name="emif_hps_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="9" />
   <port name="emif_hps_mem_mem_dq" direction="bidir" role="mem_dq" width="72" />
   <port
       name="emif_hps_mem_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="9" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ninit_done" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ninit_done_ninit_done"
       direction="output"
       role="ninit_done"
       width="1" />
  </interface>
  <interface name="button_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="button_pio_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="dipsw_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dipsw_pio_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="led_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="led_pio_external_connection_in_port"
       direction="input"
       role="in_port"
       width="3" />
   <port
       name="led_pio_external_connection_out_port"
       direction="output"
       role="out_port"
       width="3" />
  </interface>
  <interface name="emac1_mdio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emac1_mdio_gmii_mdi_i"
       direction="input"
       role="gmii_mdi_i"
       width="1" />
   <port
       name="emac1_mdio_gmii_mdo_o"
       direction="output"
       role="gmii_mdo_o"
       width="1" />
   <port
       name="emac1_mdio_gmii_mdo_o_e"
       direction="output"
       role="gmii_mdo_o_e"
       width="1" />
  </interface>
  <interface name="emac1_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emac1_ptp_ptp_aux_ts_trig_i"
       direction="input"
       role="ptp_aux_ts_trig_i"
       width="1" />
   <port
       name="emac1_ptp_ptp_pps_o"
       direction="output"
       role="ptp_pps_o"
       width="1" />
   <port
       name="emac1_ptp_ptp_tstmp_data"
       direction="output"
       role="ptp_tstmp_data"
       width="1" />
   <port
       name="emac1_ptp_ptp_tstmp_en"
       direction="output"
       role="ptp_tstmp_en"
       width="1" />
  </interface>
  <interface name="emac1_sgmii_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emac1_sgmii_status_set_10"
       direction="output"
       role="set_10"
       width="1" />
   <port
       name="emac1_sgmii_status_set_1000"
       direction="output"
       role="set_1000"
       width="1" />
   <port
       name="emac1_sgmii_status_set_100"
       direction="output"
       role="set_100"
       width="1" />
   <port
       name="emac1_sgmii_status_hd_ena"
       direction="output"
       role="hd_ena"
       width="1" />
  </interface>
  <interface name="emac1_status_led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="emac1_status_led_crs" direction="output" role="crs" width="1" />
   <port name="emac1_status_led_link" direction="output" role="link" width="1" />
   <port
       name="emac1_status_led_panel_link"
       direction="output"
       role="panel_link"
       width="1" />
   <port name="emac1_status_led_col" direction="output" role="col" width="1" />
   <port name="emac1_status_led_an" direction="output" role="an" width="1" />
   <port
       name="emac1_status_led_char_err"
       direction="output"
       role="char_err"
       width="1" />
   <port
       name="emac1_status_led_disp_err"
       direction="output"
       role="disp_err"
       width="1" />
  </interface>
  <interface name="emac1_serdes_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emac1_serdes_control_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="emac1_lvds_tx_pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emac1_lvds_tx_pll_locked_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="emac1_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="emac1_serial_rxp_0" direction="input" role="rxp_0" width="1" />
   <port name="emac1_serial_rxn_0" direction="input" role="rxn_0" width="1" />
   <port name="emac1_serial_txp_0" direction="output" role="txp_0" width="1" />
   <port name="emac1_serial_txn_0" direction="output" role="txn_0" width="1" />
  </interface>
  <interface name="emac1_sgmii_debug_status_pio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emac1_sgmii_debug_status_pio_export"
       direction="input"
       role="export"
       width="13" />
  </interface>
 </perimeter>
 <entity kind="qsys_top" version="1.0" name="qsys_top">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLK_125_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_125_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_F2H_IRQ1_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_125_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_jtg_mst.qsys" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_periph.qsys" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_sgmii.qsys" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top"</message>
   <message level="Info" culprit="qsys_top">"Generating: agilex_hps"</message>
   <message level="Info" culprit="qsys_top">"Generating: clk_100"</message>
   <message level="Info" culprit="qsys_top">"Generating: clk_125"</message>
   <message level="Info" culprit="qsys_top">"Generating: emif_calbus_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: emif_hps"</message>
   <message level="Info" culprit="qsys_top">"Generating: fpga_m2ocm_pb"</message>
   <message level="Info" culprit="qsys_top">"Generating: ocm"</message>
   <message level="Info" culprit="qsys_top">"Generating: rst_in"</message>
   <message level="Info" culprit="qsys_top">"Generating: user_rst_clkgate_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_j33jr5i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_xyzijmy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_nb2n2fi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_ih32f6y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_mbbwrwq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_rregqry"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_k4taf2q"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_l4jli4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_ur5itvq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_c2vhg3y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_ep5dxxi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_3ixqtja"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_mq2iztq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_masmxoq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_pbpa2vy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_kfhpo5a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_dla3g6i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2okhjcq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_i5zzq7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_kfoohfq"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_upt6kay"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_cmx766a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_lzqylyy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_s4dky2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_7su3sya"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4zbrsli"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_rp3epvy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_pcump4i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_fgpooby"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_e7g366y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_5p55ega"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_vczjhya"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_tlmozpy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2000_r7l447q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2000_c7d56ci"</message>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="subsys_jtg_mst" version="1.0" name="subsys_jtg_mst">
  <parameter name="AUTO_FPGA_M_MASTER_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_HPS_M_MASTER_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter
     name="AUTO_FPGA_M_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;periph.led_pio.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.button_pio.s1&apos; start=&apos;0x60&apos; end=&apos;0x70&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.dipsw_pio.s1&apos; start=&apos;0x70&apos; end=&apos;0x80&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.ILC.avalon_slave&apos; start=&apos;0x100&apos; end=&apos;0x200&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;subsys_sgmii_emac1.eth_tse_0.control_port&apos; start=&apos;0x3000&apos; end=&apos;0x3040&apos; datawidth=&apos;16&apos; /&gt;&lt;slave name=&apos;subsys_sgmii_emac1.gmii_sgmii_adapter_0.avalon_slave&apos; start=&apos;0x3040&apos; end=&apos;0x3048&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;subsys_sgmii_emac1.sgmii_debug_status_pio.s1&apos; start=&apos;0x3050&apos; end=&apos;0x3060&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;ocm.s1&apos; start=&apos;0x80000000&apos; end=&apos;0x80040000&apos; datawidth=&apos;128&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_jtg_mst" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="AUTO_HPS_M_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;agilex_hps.f2h_axi_slave&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_jtg_mst.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="jtg_mst" />
  <messages/>
 </entity>
 <entity kind="subsys_periph" version="1.0" name="subsys_periph">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_periph" />
  <parameter name="AUTO_ILC_IRQ_INTERRUPTS_USED" value="3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_periph.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="periph" />
  <messages/>
 </entity>
 <entity kind="subsys_sgmii" version="1.0" name="subsys_sgmii">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_EMAC_GTX_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_EMAC_GTX_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_subsys_sgmii_emac1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLK_125_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_CLK_125_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_EMAC_GTX_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_CSR_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CSR_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_125_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_CSR_CLK_CLOCK_DOMAIN" value="4" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_sgmii.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="subsys_sgmii_emac1" />
  <messages/>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="agilex_hps">
  <parameter name="F2H_SDRAM2_CLOCK_FREQ" value="100" />
  <parameter name="hlsFile" value="" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN" value="100" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_watchdog_rst&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_watchdog_rst&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2h_stm_hw_events&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_stm_hwevents&lt;/name&gt;
                    &lt;role&gt;stm_hwevents&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;44&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_cs&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_cs_ntrst&lt;/name&gt;
                    &lt;role&gt;ntrst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_cs_tck&lt;/name&gt;
                    &lt;role&gt;tck&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_cs_tdi&lt;/name&gt;
                    &lt;role&gt;tdi&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_cs_tdo&lt;/name&gt;
                    &lt;role&gt;tdo&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_cs_tdoen&lt;/name&gt;
                    &lt;role&gt;tdoen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_cs_tms&lt;/name&gt;
                    &lt;role&gt;tms&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hps_emif&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_emif_emif_to_hps&lt;/name&gt;
                    &lt;role&gt;emif_to_hps&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_emif_hps_to_emif&lt;/name&gt;
                    &lt;role&gt;hps_to_emif&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_emif_emif_to_gp&lt;/name&gt;
                    &lt;role&gt;emif_to_gp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_emif_gp_to_emif&lt;/name&gt;
                    &lt;role&gt;gp_to_emif&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac_ptp_ref_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac_ptp_ref_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_mac_speed_o&lt;/name&gt;
                    &lt;role&gt;phy_mac_speed_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_txd_o&lt;/name&gt;
                    &lt;role&gt;phy_txd_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_txen_o&lt;/name&gt;
                    &lt;role&gt;phy_txen_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_txer_o&lt;/name&gt;
                    &lt;role&gt;phy_txer_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_rxdv_i&lt;/name&gt;
                    &lt;role&gt;phy_rxdv_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_rxer_i&lt;/name&gt;
                    &lt;role&gt;phy_rxer_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_rxd_i&lt;/name&gt;
                    &lt;role&gt;phy_rxd_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_col_i&lt;/name&gt;
                    &lt;role&gt;phy_col_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_crs_i&lt;/name&gt;
                    &lt;role&gt;phy_crs_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_gmii_mdo_o&lt;/name&gt;
                    &lt;role&gt;gmii_mdo_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_gmii_mdo_o_e&lt;/name&gt;
                    &lt;role&gt;gmii_mdo_o_e&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_gmii_mdi_i&lt;/name&gt;
                    &lt;role&gt;gmii_mdi_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_ptp_pps_o&lt;/name&gt;
                    &lt;role&gt;ptp_pps_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_ptp_aux_ts_trig_i&lt;/name&gt;
                    &lt;role&gt;ptp_aux_ts_trig_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s2f_emac1_ptp_tstmp_data&lt;/name&gt;
                    &lt;role&gt;ptp_tstmp_data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s2f_emac1_ptp_tstmp_en&lt;/name&gt;
                    &lt;role&gt;ptp_tstmp_en&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac1_md_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_gmii_mdc_o&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;2500000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac1_rx_clk_in&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_clk_rx_i&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac1_tx_clk_in&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_clk_tx_i&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac1_gtx_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_phy_txclk_o&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;125000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac1_tx_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_rst_clk_tx_n_o&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emac1_tx_clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac1_rx_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac1_rst_clk_rx_n_o&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emac1_rx_clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hps_io&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_TX_CLK&lt;/name&gt;
                    &lt;role&gt;EMAC0_TX_CLK&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_TXD0&lt;/name&gt;
                    &lt;role&gt;EMAC0_TXD0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_TXD1&lt;/name&gt;
                    &lt;role&gt;EMAC0_TXD1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_TXD2&lt;/name&gt;
                    &lt;role&gt;EMAC0_TXD2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_TXD3&lt;/name&gt;
                    &lt;role&gt;EMAC0_TXD3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_RX_CTL&lt;/name&gt;
                    &lt;role&gt;EMAC0_RX_CTL&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_TX_CTL&lt;/name&gt;
                    &lt;role&gt;EMAC0_TX_CTL&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_RX_CLK&lt;/name&gt;
                    &lt;role&gt;EMAC0_RX_CLK&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_RXD0&lt;/name&gt;
                    &lt;role&gt;EMAC0_RXD0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_RXD1&lt;/name&gt;
                    &lt;role&gt;EMAC0_RXD1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_RXD2&lt;/name&gt;
                    &lt;role&gt;EMAC0_RXD2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_RXD3&lt;/name&gt;
                    &lt;role&gt;EMAC0_RXD3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_MDIO&lt;/name&gt;
                    &lt;role&gt;EMAC0_MDIO&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;EMAC0_MDC&lt;/name&gt;
                    &lt;role&gt;EMAC0_MDC&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;SDMMC_CMD&lt;/name&gt;
                    &lt;role&gt;SDMMC_CMD&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;SDMMC_D0&lt;/name&gt;
                    &lt;role&gt;SDMMC_D0&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;SDMMC_D1&lt;/name&gt;
                    &lt;role&gt;SDMMC_D1&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;SDMMC_D2&lt;/name&gt;
                    &lt;role&gt;SDMMC_D2&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;SDMMC_D3&lt;/name&gt;
                    &lt;role&gt;SDMMC_D3&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;SDMMC_CCLK&lt;/name&gt;
                    &lt;role&gt;SDMMC_CCLK&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA0&lt;/name&gt;
                    &lt;role&gt;USB0_DATA0&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA1&lt;/name&gt;
                    &lt;role&gt;USB0_DATA1&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA2&lt;/name&gt;
                    &lt;role&gt;USB0_DATA2&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA3&lt;/name&gt;
                    &lt;role&gt;USB0_DATA3&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA4&lt;/name&gt;
                    &lt;role&gt;USB0_DATA4&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA5&lt;/name&gt;
                    &lt;role&gt;USB0_DATA5&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA6&lt;/name&gt;
                    &lt;role&gt;USB0_DATA6&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DATA7&lt;/name&gt;
                    &lt;role&gt;USB0_DATA7&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_CLK&lt;/name&gt;
                    &lt;role&gt;USB0_CLK&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_STP&lt;/name&gt;
                    &lt;role&gt;USB0_STP&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_DIR&lt;/name&gt;
                    &lt;role&gt;USB0_DIR&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;USB0_NXT&lt;/name&gt;
                    &lt;role&gt;USB0_NXT&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;UART0_RX&lt;/name&gt;
                    &lt;role&gt;UART0_RX&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;UART0_TX&lt;/name&gt;
                    &lt;role&gt;UART0_TX&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;I2C1_SDA&lt;/name&gt;
                    &lt;role&gt;I2C1_SDA&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;I2C1_SCL&lt;/name&gt;
                    &lt;role&gt;I2C1_SCL&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;gpio1_io0&lt;/name&gt;
                    &lt;role&gt;gpio1_io0&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;gpio1_io1&lt;/name&gt;
                    &lt;role&gt;gpio1_io1&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;gpio1_io4&lt;/name&gt;
                    &lt;role&gt;gpio1_io4&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;gpio1_io5&lt;/name&gt;
                    &lt;role&gt;gpio1_io5&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;jtag_tck&lt;/name&gt;
                    &lt;role&gt;jtag_tck&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;jtag_tms&lt;/name&gt;
                    &lt;role&gt;jtag_tms&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;jtag_tdo&lt;/name&gt;
                    &lt;role&gt;jtag_tdo&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;jtag_tdi&lt;/name&gt;
                    &lt;role&gt;jtag_tdi&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_osc_clk&lt;/name&gt;
                    &lt;role&gt;hps_osc_clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;gpio1_io19&lt;/name&gt;
                    &lt;role&gt;gpio1_io19&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;gpio1_io20&lt;/name&gt;
                    &lt;role&gt;gpio1_io20&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;gpio1_io21&lt;/name&gt;
                    &lt;role&gt;gpio1_io21&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_rst&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_axi_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_axi_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_axi_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_axi_rst_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;h2f_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_axi_master&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWID&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWADDR&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWLEN&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWSIZE&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWBURST&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWLOCK&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWCACHE&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWPROT&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWVALID&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_AWREADY&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_WDATA&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_WSTRB&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_WLAST&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_WVALID&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_WREADY&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_BID&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_BRESP&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_BVALID&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_BREADY&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARID&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARADDR&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARLEN&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARSIZE&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARBURST&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARLOCK&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARCACHE&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARPROT&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARVALID&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_ARREADY&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_RID&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_RDATA&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_RRESP&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_RLAST&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_RVALID&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_RREADY&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;h2f_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;h2f_axi_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readIssuingCapability&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
            &lt;cmsisInfo&gt;
                &lt;addressGroup&gt;hps&lt;/addressGroup&gt;
                &lt;addressOffset&gt;3221225472&lt;/addressOffset&gt;
                &lt;cmsisVars/&gt;
            &lt;/cmsisInfo&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_lw_axi_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_axi_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_lw_axi_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_axi_rst_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;h2f_lw_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_lw_axi_master&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWID&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWADDR&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;21&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWLEN&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWSIZE&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWBURST&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWLOCK&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWCACHE&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWPROT&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWVALID&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_AWREADY&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_WDATA&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_WSTRB&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_WLAST&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_WVALID&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_WREADY&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_BID&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_BRESP&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_BVALID&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_BREADY&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARID&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARADDR&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;21&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARLEN&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARSIZE&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARBURST&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARLOCK&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARCACHE&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARPROT&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARVALID&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_ARREADY&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_RID&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_RDATA&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_RRESP&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_RLAST&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_RVALID&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_lw_RREADY&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;h2f_lw_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;h2f_lw_axi_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readIssuingCapability&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
            &lt;cmsisInfo&gt;
                &lt;addressGroup&gt;hps&lt;/addressGroup&gt;
                &lt;addressOffset&gt;4177526784&lt;/addressOffset&gt;
                &lt;cmsisVars/&gt;
            &lt;/cmsisInfo&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2h_axi_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_axi_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2h_axi_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_axi_rst_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;f2h_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2h_axi_slave&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWID&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWADDR&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWLEN&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWSIZE&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWBURST&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWLOCK&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWCACHE&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWPROT&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWVALID&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWREADY&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWQOS&lt;/name&gt;
                    &lt;role&gt;awqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_WDATA&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_WSTRB&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_WLAST&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_WVALID&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_WREADY&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_BID&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_BRESP&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_BVALID&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_BREADY&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARID&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARADDR&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARLEN&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARSIZE&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARBURST&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARLOCK&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARCACHE&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARPROT&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARVALID&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARREADY&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARQOS&lt;/name&gt;
                    &lt;role&gt;arqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_RID&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_RDATA&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_RRESP&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_RLAST&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_RVALID&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_RREADY&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_ARUSER&lt;/name&gt;
                    &lt;role&gt;aruser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;23&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_AWUSER&lt;/name&gt;
                    &lt;role&gt;awuser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;23&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;f2h_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;f2h_axi_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2h_irq0&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_irq_p0&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.dts.irq.rx_offset&lt;/key&gt;
                        &lt;value&gt;19&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.dts.irq.rx_type&lt;/key&gt;
                        &lt;value&gt;arm_gic_spi&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqMap&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2h_irq1&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2h_irq_p1&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.dts.irq.rx_offset&lt;/key&gt;
                        &lt;value&gt;51&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.dts.irq.rx_type&lt;/key&gt;
                        &lt;value&gt;arm_gic_spi&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqMap&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="F2H_SDRAM5_CLOCK_FREQ" value="100" />
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ" value="100" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_watchdog_rst&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_watchdog_rst&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2h_stm_hw_events&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_stm_hwevents&lt;/name&gt;
                        &lt;role&gt;stm_hwevents&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;44&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_cs&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_cs_ntrst&lt;/name&gt;
                        &lt;role&gt;ntrst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_cs_tck&lt;/name&gt;
                        &lt;role&gt;tck&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_cs_tdi&lt;/name&gt;
                        &lt;role&gt;tdi&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_cs_tdo&lt;/name&gt;
                        &lt;role&gt;tdo&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_cs_tdoen&lt;/name&gt;
                        &lt;role&gt;tdoen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_cs_tms&lt;/name&gt;
                        &lt;role&gt;tms&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps_emif&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_emif_emif_to_hps&lt;/name&gt;
                        &lt;role&gt;emif_to_hps&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_emif_hps_to_emif&lt;/name&gt;
                        &lt;role&gt;hps_to_emif&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_emif_emif_to_gp&lt;/name&gt;
                        &lt;role&gt;emif_to_gp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_emif_gp_to_emif&lt;/name&gt;
                        &lt;role&gt;gp_to_emif&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac_ptp_ref_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac_ptp_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_mac_speed_o&lt;/name&gt;
                        &lt;role&gt;phy_mac_speed_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_txd_o&lt;/name&gt;
                        &lt;role&gt;phy_txd_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_txen_o&lt;/name&gt;
                        &lt;role&gt;phy_txen_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_txer_o&lt;/name&gt;
                        &lt;role&gt;phy_txer_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_rxdv_i&lt;/name&gt;
                        &lt;role&gt;phy_rxdv_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_rxer_i&lt;/name&gt;
                        &lt;role&gt;phy_rxer_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_rxd_i&lt;/name&gt;
                        &lt;role&gt;phy_rxd_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_col_i&lt;/name&gt;
                        &lt;role&gt;phy_col_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_crs_i&lt;/name&gt;
                        &lt;role&gt;phy_crs_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_gmii_mdo_o&lt;/name&gt;
                        &lt;role&gt;gmii_mdo_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_gmii_mdo_o_e&lt;/name&gt;
                        &lt;role&gt;gmii_mdo_o_e&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_gmii_mdi_i&lt;/name&gt;
                        &lt;role&gt;gmii_mdi_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_ptp_pps_o&lt;/name&gt;
                        &lt;role&gt;ptp_pps_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_ptp_aux_ts_trig_i&lt;/name&gt;
                        &lt;role&gt;ptp_aux_ts_trig_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s2f_emac1_ptp_tstmp_data&lt;/name&gt;
                        &lt;role&gt;ptp_tstmp_data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s2f_emac1_ptp_tstmp_en&lt;/name&gt;
                        &lt;role&gt;ptp_tstmp_en&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac1_md_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_gmii_mdc_o&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;2500000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac1_rx_clk_in&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_clk_rx_i&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac1_tx_clk_in&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_clk_tx_i&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac1_gtx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_phy_txclk_o&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac1_tx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_rst_clk_tx_n_o&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emac1_tx_clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac1_rx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac1_rst_clk_rx_n_o&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emac1_rx_clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps_io&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_TX_CLK&lt;/name&gt;
                        &lt;role&gt;EMAC0_TX_CLK&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_TXD0&lt;/name&gt;
                        &lt;role&gt;EMAC0_TXD0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_TXD1&lt;/name&gt;
                        &lt;role&gt;EMAC0_TXD1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_TXD2&lt;/name&gt;
                        &lt;role&gt;EMAC0_TXD2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_TXD3&lt;/name&gt;
                        &lt;role&gt;EMAC0_TXD3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_RX_CTL&lt;/name&gt;
                        &lt;role&gt;EMAC0_RX_CTL&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_TX_CTL&lt;/name&gt;
                        &lt;role&gt;EMAC0_TX_CTL&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_RX_CLK&lt;/name&gt;
                        &lt;role&gt;EMAC0_RX_CLK&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_RXD0&lt;/name&gt;
                        &lt;role&gt;EMAC0_RXD0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_RXD1&lt;/name&gt;
                        &lt;role&gt;EMAC0_RXD1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_RXD2&lt;/name&gt;
                        &lt;role&gt;EMAC0_RXD2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_RXD3&lt;/name&gt;
                        &lt;role&gt;EMAC0_RXD3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_MDIO&lt;/name&gt;
                        &lt;role&gt;EMAC0_MDIO&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;EMAC0_MDC&lt;/name&gt;
                        &lt;role&gt;EMAC0_MDC&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;SDMMC_CMD&lt;/name&gt;
                        &lt;role&gt;SDMMC_CMD&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;SDMMC_D0&lt;/name&gt;
                        &lt;role&gt;SDMMC_D0&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;SDMMC_D1&lt;/name&gt;
                        &lt;role&gt;SDMMC_D1&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;SDMMC_D2&lt;/name&gt;
                        &lt;role&gt;SDMMC_D2&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;SDMMC_D3&lt;/name&gt;
                        &lt;role&gt;SDMMC_D3&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;SDMMC_CCLK&lt;/name&gt;
                        &lt;role&gt;SDMMC_CCLK&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA0&lt;/name&gt;
                        &lt;role&gt;USB0_DATA0&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA1&lt;/name&gt;
                        &lt;role&gt;USB0_DATA1&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA2&lt;/name&gt;
                        &lt;role&gt;USB0_DATA2&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA3&lt;/name&gt;
                        &lt;role&gt;USB0_DATA3&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA4&lt;/name&gt;
                        &lt;role&gt;USB0_DATA4&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA5&lt;/name&gt;
                        &lt;role&gt;USB0_DATA5&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA6&lt;/name&gt;
                        &lt;role&gt;USB0_DATA6&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DATA7&lt;/name&gt;
                        &lt;role&gt;USB0_DATA7&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_CLK&lt;/name&gt;
                        &lt;role&gt;USB0_CLK&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_STP&lt;/name&gt;
                        &lt;role&gt;USB0_STP&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_DIR&lt;/name&gt;
                        &lt;role&gt;USB0_DIR&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;USB0_NXT&lt;/name&gt;
                        &lt;role&gt;USB0_NXT&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;UART0_RX&lt;/name&gt;
                        &lt;role&gt;UART0_RX&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;UART0_TX&lt;/name&gt;
                        &lt;role&gt;UART0_TX&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;I2C1_SDA&lt;/name&gt;
                        &lt;role&gt;I2C1_SDA&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;I2C1_SCL&lt;/name&gt;
                        &lt;role&gt;I2C1_SCL&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gpio1_io0&lt;/name&gt;
                        &lt;role&gt;gpio1_io0&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gpio1_io1&lt;/name&gt;
                        &lt;role&gt;gpio1_io1&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gpio1_io4&lt;/name&gt;
                        &lt;role&gt;gpio1_io4&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gpio1_io5&lt;/name&gt;
                        &lt;role&gt;gpio1_io5&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;jtag_tck&lt;/name&gt;
                        &lt;role&gt;jtag_tck&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;jtag_tms&lt;/name&gt;
                        &lt;role&gt;jtag_tms&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;jtag_tdo&lt;/name&gt;
                        &lt;role&gt;jtag_tdo&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;jtag_tdi&lt;/name&gt;
                        &lt;role&gt;jtag_tdi&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_osc_clk&lt;/name&gt;
                        &lt;role&gt;hps_osc_clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gpio1_io19&lt;/name&gt;
                        &lt;role&gt;gpio1_io19&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gpio1_io20&lt;/name&gt;
                        &lt;role&gt;gpio1_io20&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;gpio1_io21&lt;/name&gt;
                        &lt;role&gt;gpio1_io21&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_rst&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_axi_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_axi_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_axi_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_axi_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;h2f_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_axi_master&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWID&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWADDR&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWLEN&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWSIZE&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWBURST&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWLOCK&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWCACHE&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWPROT&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWVALID&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_AWREADY&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_WDATA&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_WSTRB&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_WLAST&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_WVALID&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_WREADY&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_BID&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_BRESP&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_BVALID&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_BREADY&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARID&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARADDR&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARLEN&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARSIZE&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARBURST&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARLOCK&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARCACHE&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARPROT&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARVALID&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_ARREADY&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_RID&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_RDATA&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_RRESP&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_RLAST&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_RVALID&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_RREADY&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;h2f_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;h2f_axi_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readIssuingCapability&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;addressGroup&gt;hps&lt;/addressGroup&gt;
                    &lt;addressOffset&gt;3221225472&lt;/addressOffset&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_lw_axi_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_axi_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_lw_axi_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_axi_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;h2f_lw_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_lw_axi_master&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWID&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWADDR&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;21&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWLEN&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWSIZE&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWBURST&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWLOCK&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWCACHE&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWPROT&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWVALID&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_AWREADY&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_WDATA&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_WSTRB&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_WLAST&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_WVALID&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_WREADY&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_BID&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_BRESP&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_BVALID&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_BREADY&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARID&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARADDR&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;21&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARLEN&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARSIZE&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARBURST&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARLOCK&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARCACHE&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARPROT&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARVALID&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_ARREADY&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_RID&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_RDATA&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_RRESP&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_RLAST&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_RVALID&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_lw_RREADY&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;h2f_lw_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;h2f_lw_axi_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readIssuingCapability&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;addressGroup&gt;hps&lt;/addressGroup&gt;
                    &lt;addressOffset&gt;4177526784&lt;/addressOffset&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2h_axi_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_axi_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2h_axi_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_axi_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;f2h_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2h_axi_slave&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWID&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWADDR&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWLEN&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWSIZE&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWBURST&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWLOCK&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWCACHE&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWPROT&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWVALID&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWREADY&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWQOS&lt;/name&gt;
                        &lt;role&gt;awqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_WDATA&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_WSTRB&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_WLAST&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_WVALID&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_WREADY&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_BID&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_BRESP&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_BVALID&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_BREADY&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARID&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARADDR&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARLEN&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARSIZE&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARBURST&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARLOCK&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARCACHE&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARPROT&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARVALID&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARREADY&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARQOS&lt;/name&gt;
                        &lt;role&gt;arqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_RID&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_RDATA&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_RRESP&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_RLAST&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_RVALID&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_RREADY&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_ARUSER&lt;/name&gt;
                        &lt;role&gt;aruser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;23&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_AWUSER&lt;/name&gt;
                        &lt;role&gt;awuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;23&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;f2h_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;f2h_axi_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2h_irq0&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_irq_p0&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.dts.irq.rx_offset&lt;/key&gt;
                            &lt;value&gt;19&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.dts.irq.rx_type&lt;/key&gt;
                            &lt;value&gt;arm_gic_spi&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqMap&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2h_irq1&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2h_irq_p1&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.dts.irq.rx_offset&lt;/key&gt;
                            &lt;value&gt;51&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.dts.irq.rx_type&lt;/key&gt;
                            &lt;value&gt;arm_gic_spi&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqMap&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_agilex_hps&lt;/className&gt;
        &lt;version&gt;23.0.0&lt;/version&gt;
        &lt;displayName&gt;Hard Processor System Intel Agilex FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;F2H_AXI_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;f2h_axi_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;F2H_SDRAM0_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;f2h_sdram0_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;F2H_SDRAM1_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;f2h_sdram1_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;F2H_SDRAM2_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;f2h_sdram2_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;F2H_SDRAM3_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;f2h_sdram3_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;F2H_SDRAM4_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;f2h_sdram4_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;F2H_SDRAM5_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;f2h_sdram5_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;emac0_rx_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;emac0_tx_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;emac1_rx_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;emac1_tx_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;emac2_rx_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;emac2_tx_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;emac_ptp_ref_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;i2c0_scl_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;i2c1_scl_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;i2cemac0_scl_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;i2cemac1_scl_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;i2cemac2_scl_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;spis0_sclk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;spis1_sclk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;usb0_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;usb1_clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;H2F_AXI_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;h2f_axi_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;H2F_CTI_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;h2f_cti_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;H2F_DEBUG_APB_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;h2f_debug_apb_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;H2F_LW_AXI_CLOCK_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;h2f_lw_axi_clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;100&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;H2F_TPIU_CLOCK_IN_FREQ&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;h2f_tpiu_clock_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_name&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;hps_device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;false&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;quartus_ini_hps_ip_enable_ace_interface&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Boolean&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;hps_ip_enable_ace_interface&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;QUARTUS_INI&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;false&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;quartus_ini_hps_ip_enable_fm_advanced_options&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Boolean&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;hps_ip_enable_fm_advanced_options&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;QUARTUS_INI&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;false&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;quartus_ini_hps_ip_enable_jtag&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Boolean&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;hps_ip_enable_jtag&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;QUARTUS_INI&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;false&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;quartus_ini_hps_ip_enable_test_interface&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Boolean&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;hps_ip_enable_test_interface&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;QUARTUS_INI&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;false&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;quartus_ini_hps_ip_l2_at_12000&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Boolean&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;hps_s20_ip_l2_at_12000&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;QUARTUS_INI&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;emac1_gtx_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emac1_gtx_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emac1_md_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emac1_md_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;2500000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emac1_rx_clk_in&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emac1_rx_clk_in&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emac1_tx_clk_in&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emac1_tx_clk_in&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emac_ptp_ref_clock&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emac_ptp_ref_clock&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;f2h_axi_clock&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;f2h_axi_clock&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;f2h_axi_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;f2h_axi_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;f2h_axi_slave&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;h2f_axi_clock&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;h2f_axi_clock&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;h2f_lw_axi_clock&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;h2f_lw_axi_clock&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="quartus_ini_hps_ip_enable_test_interface" value="false" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="hps_device_family" value="Agilex" />
  <parameter name="device_name" value="AGFB014R24B2E2V" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN" value="100" />
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ" value="100" />
  <parameter name="F2H_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="F2H_SDRAM4_CLOCK_FREQ" value="100" />
  <parameter name="H2F_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="F2H_SDRAM0_CLOCK_FREQ" value="100" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;agilex_hps&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;agilex_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;agilex_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;agilex_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;agilex_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;agilex_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="H2F_CTI_CLOCK_FREQ" value="100" />
  <parameter name="H2F_LW_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN" value="100" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN" value="100" />
  <parameter name="quartus_ini_hps_ip_enable_jtag" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="F2H_SDRAM3_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN" value="100" />
  <parameter name="logicalView" value="ip/qsys_top/agilex_hps.ip" />
  <parameter name="F2H_SDRAM1_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN" value="100" />
  <parameter name="quartus_ini_hps_ip_enable_fm_advanced_options" value="false" />
  <parameter name="quartus_ini_hps_ip_l2_at_12000" value="false" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN" value="100" />
  <parameter name="quartus_ini_hps_ip_enable_ace_interface" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN" value="100" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK"
     value="100000000" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN" value="100" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="agilex_hps" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: agilex_hps"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="clk_100">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;clk_100&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/clk_100.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="clk_100" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: clk_100"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="clk_125">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;125000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;clk_125&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_125&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_125&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_125&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_125&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_125&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/clk_125.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="clk_125" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: clk_125"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="emif_calbus_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_read_0&lt;/name&gt;
                    &lt;role&gt;calbus_read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_write_0&lt;/name&gt;
                    &lt;role&gt;calbus_write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_address_0&lt;/name&gt;
                    &lt;role&gt;calbus_address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_wdata_0&lt;/name&gt;
                    &lt;role&gt;calbus_wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_rdata_0&lt;/name&gt;
                    &lt;role&gt;calbus_rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_seq_param_tbl_0&lt;/name&gt;
                    &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_read_0&lt;/name&gt;
                        &lt;role&gt;calbus_read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_write_0&lt;/name&gt;
                        &lt;role&gt;calbus_write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_address_0&lt;/name&gt;
                        &lt;role&gt;calbus_address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_wdata_0&lt;/name&gt;
                        &lt;role&gt;calbus_wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_rdata_0&lt;/name&gt;
                        &lt;role&gt;calbus_rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_seq_param_tbl_0&lt;/name&gt;
                        &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif_cal&lt;/className&gt;
        &lt;version&gt;2.6.2&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces Intel Calibration IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;emif_calbus_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emif_calbus_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;emif_calbus_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_calbus_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_calbus_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_calbus_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_calbus_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_calbus_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/emif_calbus_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="emif_calbus_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: emif_calbus_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="emif_hps">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;pll_ref_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;pll_ref_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;oct&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;oct_rzqin&lt;/name&gt;
                    &lt;role&gt;oct_rzqin&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;mem&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck&lt;/name&gt;
                    &lt;role&gt;mem_ck&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck_n&lt;/name&gt;
                    &lt;role&gt;mem_ck_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_a&lt;/name&gt;
                    &lt;role&gt;mem_a&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;17&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_act_n&lt;/name&gt;
                    &lt;role&gt;mem_act_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ba&lt;/name&gt;
                    &lt;role&gt;mem_ba&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_bg&lt;/name&gt;
                    &lt;role&gt;mem_bg&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cke&lt;/name&gt;
                    &lt;role&gt;mem_cke&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cs_n&lt;/name&gt;
                    &lt;role&gt;mem_cs_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_odt&lt;/name&gt;
                    &lt;role&gt;mem_odt&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_reset_n&lt;/name&gt;
                    &lt;role&gt;mem_reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_par&lt;/name&gt;
                    &lt;role&gt;mem_par&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_alert_n&lt;/name&gt;
                    &lt;role&gt;mem_alert_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs&lt;/name&gt;
                    &lt;role&gt;mem_dqs&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;9&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs_n&lt;/name&gt;
                    &lt;role&gt;mem_dqs_n&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;9&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dq&lt;/name&gt;
                    &lt;role&gt;mem_dq&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;72&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dbi_n&lt;/name&gt;
                    &lt;role&gt;mem_dbi_n&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;9&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hps_emif&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_to_emif&lt;/name&gt;
                    &lt;role&gt;hps_to_emif&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emif_to_hps&lt;/name&gt;
                    &lt;role&gt;emif_to_hps&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_to_emif_gp&lt;/name&gt;
                    &lt;role&gt;gp_to_emif&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emif_to_hps_gp&lt;/name&gt;
                    &lt;role&gt;emif_to_gp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_read&lt;/name&gt;
                    &lt;role&gt;calbus_read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_write&lt;/name&gt;
                    &lt;role&gt;calbus_write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_address&lt;/name&gt;
                    &lt;role&gt;calbus_address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_wdata&lt;/name&gt;
                    &lt;role&gt;calbus_wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_rdata&lt;/name&gt;
                    &lt;role&gt;calbus_rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_seq_param_tbl&lt;/name&gt;
                    &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="SYS_INFO_DEVICE_DIE_REVISIONS"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;pll_ref_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pll_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;oct&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;oct_rzqin&lt;/name&gt;
                        &lt;role&gt;oct_rzqin&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck&lt;/name&gt;
                        &lt;role&gt;mem_ck&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_n&lt;/name&gt;
                        &lt;role&gt;mem_ck_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_a&lt;/name&gt;
                        &lt;role&gt;mem_a&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_act_n&lt;/name&gt;
                        &lt;role&gt;mem_act_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ba&lt;/name&gt;
                        &lt;role&gt;mem_ba&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_bg&lt;/name&gt;
                        &lt;role&gt;mem_bg&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cke&lt;/name&gt;
                        &lt;role&gt;mem_cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cs_n&lt;/name&gt;
                        &lt;role&gt;mem_cs_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_odt&lt;/name&gt;
                        &lt;role&gt;mem_odt&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_reset_n&lt;/name&gt;
                        &lt;role&gt;mem_reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_par&lt;/name&gt;
                        &lt;role&gt;mem_par&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_alert_n&lt;/name&gt;
                        &lt;role&gt;mem_alert_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs&lt;/name&gt;
                        &lt;role&gt;mem_dqs&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;9&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_n&lt;/name&gt;
                        &lt;role&gt;mem_dqs_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;9&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dq&lt;/name&gt;
                        &lt;role&gt;mem_dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;72&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dbi_n&lt;/name&gt;
                        &lt;role&gt;mem_dbi_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;9&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps_emif&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_to_emif&lt;/name&gt;
                        &lt;role&gt;hps_to_emif&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_to_hps&lt;/name&gt;
                        &lt;role&gt;emif_to_hps&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_to_emif_gp&lt;/name&gt;
                        &lt;role&gt;gp_to_emif&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_to_hps_gp&lt;/name&gt;
                        &lt;role&gt;emif_to_gp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_read&lt;/name&gt;
                        &lt;role&gt;calbus_read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_write&lt;/name&gt;
                        &lt;role&gt;calbus_write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_address&lt;/name&gt;
                        &lt;role&gt;calbus_address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_wdata&lt;/name&gt;
                        &lt;role&gt;calbus_wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_rdata&lt;/name&gt;
                        &lt;role&gt;calbus_rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_seq_param_tbl&lt;/name&gt;
                        &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif_fm_hps&lt;/className&gt;
        &lt;version&gt;2.6.2&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces for HPS Intel Agilex FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;50000000&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;CAL_DEBUG_CLOCK_FREQUENCY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;cal_debug_clk_clock_sink&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_POWER_MODEL&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_POWER_MODEL&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_TEMPERATURE_GRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_TEMPERATURE_GRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_UNIQUE_ID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;UNKNOWN&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_IOBANK_REVISION&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_IOBANK_REVISION&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="SYS_INFO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="qsys_top_emif_hps" />
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
  <parameter name="logicalView" value="ip/qsys_top/emif_hps.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter name="TRAIT_SUPPORTS_VID" value="1" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter name="TRAIT_IOBANK_REVISION" value="IO96A_REVB2" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;emif_hps&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="emif_hps" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: emif_hps"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="fpga_m2ocm_pb">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="18" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;262144&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;fpga_m2ocm_pb.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;262144&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;fpga_m2ocm_pb.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.0.1&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;128&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;18&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;fpga_m2ocm_pb&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;fpga_m2ocm_pb&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;fpga_m2ocm_pb&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;fpga_m2ocm_pb&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;fpga_m2ocm_pb&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;fpga_m2ocm_pb&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/fpga_m2ocm_pb.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="fpga_m2ocm_pb" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: fpga_m2ocm_pb"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ocm">
  <parameter name="hlsFile" value="" />
  <parameter
     name="deviceFeatures"
     value="ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ALLOW_NO_JTAG_ID 0 ANY_QFP 0 ASSEMBLER_BCM_CHECK_DISABLED 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 BLACKLISTS_HIERARCHIES 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 CORRELATED_TIMING_MODEL 0 DISABLE_COMPILER_SUPPORT 0 DISABLE_CRC_ERROR_DETECTION 0 DISABLE_DUAL_BOOT 0 DISABLE_ERAM_PRELOAD 0 DOES_NOT_HAVE_DPA_SILICON_FIX_IN_ENGINEERING_SAMPLE 0 DOES_NOT_SUPPORT_TIMING_MODELS_FOR_ROUTING_WIRES_WITH_ONLY_REDUNDANT_FANOUTS 0 DSP 1 DUMP_ASM_LAB_BITS_FOR_POWER 0 ECCN_3A991 0 ECCN_5A002 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FAST_POWER_ON_RESET 0 FINAL_DEVICE_MODEL 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_PHASE2 0 FM_REVB 0 FORBID_MIGRATION_ES_WITH_PRODUCTION 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HARDCOPY_PROTOTYPE 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 0 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 0 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_DIB 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_EPEQ_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FAST_PRESERVATION_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 0 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 0 HAS_HARDCOPYII_SUPPORT 0 HAS_HARDCOPY_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 1 HAS_LEIM_RES_MERGED_IN_RR_GRAPH 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 0 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MISSING_PAD_INFO 0 HAS_MISSING_PKG_INFO 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 1 HAS_NADDER_STYLE_FF 1 HAS_NADDER_STYLE_LCELL_COMB 1 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_DATA_DRIVEN_PACKAGE_INFO 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 1 HAS_PRELIMINARY_HSSI_TO_PLD_MCF_CONNECTIVITY 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 0 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QSPI_RESET_SUPPORT 0 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 1 HAS_SPEED_GRADE_OFFSET 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 0 HAS_VIRTUAL_DEVICES 0 HAS_VOLTAGE_REGULATOR 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 1 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_32_BIT_QUARTUS_COMPATIBLE 0 IS_ALTERA_QSPI_DEVICE 0 IS_ASC_DEVICE 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOWER_POWER 0 IS_LOW_POWER_PART 0 IS_MCP_DEVICE 0 IS_QSPI_DEVICE 0 IS_REVE_SILICON 0 IS_SC_DEVICE 0 IS_SDM_LITE 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 IS_TSUNAMI_VER 0 IS_UDM_BASED 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 1 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M20K_MEMORY 1 MAC_NEGATE_SUPPORT_DISABLED 0 MLAB_MEMORY 1 NOT_AUTOSELECTED 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_DATA_FILES 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PINTABLE_AND_FULLCHIP_SUPPORT 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_USES_PAN2 1 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRES_TLG 0 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 1 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_EASIC 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 1 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MAIB_C4BUMP 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PARTIAL_MIGRATION 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORTS_VID_ALGORITHM 1 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DMF_TIMING 0 USES_DSPF_ROUTING_MODELS 0 USES_DSP_FROM_PREVIOUS_FAMILY 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_FAMILY_PART_INFO 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 1 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 1 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_PART_SPECIFIC_DEV_FILES 0 USES_RAM_FROM_PREVIOUS_FAMILY 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_TIMING_ROUTING_DELAYS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USE_VIRTUAL_DEV_NAME_FOR_FDI 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 VERMEER_USES_TSUNAMI_DIE 0 VIRTUAL_PACKAGE 0 WHITEBOARD_SUPPORT 0 WORKS_AROUND_MISSING_RED_FLAGS_IN_DSPF_ROUTING_MODELS 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="autoInitializationFileName" value="qsys_top_ocm" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;14&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;clken&lt;/name&gt;
                    &lt;role&gt;clken&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;262144&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;262144&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;2&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_req&lt;/name&gt;
                    &lt;role&gt;reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;14&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;262144&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;262144&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;
        &lt;version&gt;19.3.6&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;128&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="deviceFamily" value="Agilex" />
  <parameter name="logicalView" value="ip/qsys_top/ocm.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;&quot;&quot;&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;ocm_altera_avalon_onchip_memory2_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;262144&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;ocm_altera_avalon_onchip_memory2_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ocm&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="ocm" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: ocm"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="rst_in">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/rst_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="rst_in" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: rst_in"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="user_rst_clkgate_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;ninit_done&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ninit_done&lt;/name&gt;
                    &lt;role&gt;ninit_done&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;ninit_done&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ninit_done&lt;/name&gt;
                        &lt;role&gt;ninit_done&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_s10_user_rst_clkgate&lt;/className&gt;
        &lt;version&gt;19.4.1&lt;/version&gt;
        &lt;displayName&gt;Reset Release Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;user_rst_clkgate_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/user_rst_clkgate_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="user_rst_clkgate_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: user_rst_clkgate_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_j33jr5i">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {jtg_mst_fpga_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READ} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {agilex_hps_h2f_lw_axi_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {DATA_WIDTH} {32};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_ADDR_WIDTH} {21};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_ADDR_WIDTH} {21};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_translator} {SYNC_RESET} {1};add_instance {subsys_sgmii_emac1_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_READ} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_translator} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_DATA_W} {128};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {UAV_DATA_W} {128};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_READ} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_translator} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_WUNIQUE} {134};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DOMAIN_H} {133};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DOMAIN_L} {132};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SNOOP_H} {131};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SNOOP_L} {128};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BARRIER_H} {127};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BARRIER_L} {126};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_H} {125};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_L} {123};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_RESPONSE_STATUS_H} {122};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_RESPONSE_STATUS_L} {121};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_QOS_H} {105};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_QOS_L} {102};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_SIDEBAND_H} {100};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_SIDEBAND_L} {100};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_H} {99};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_CACHE_H} {120};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_CACHE_L} {117};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_THREAD_ID_H} {113};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_THREAD_ID_L} {110};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_PROTECTION_H} {116};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_PROTECTION_L} {114};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SRC_ID_H} {107};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DEST_ID_H} {109};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DEST_ID_L} {108};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ST_DATA_W} {135};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;periph_pb_cpu_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000080040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ID} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SYNC_RESET} {1};add_instance {agilex_hps_h2f_lw_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ADDR_WIDTH} {21};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_CACHE_H} {120};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_CACHE_L} {117};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {99};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_H} {116};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_L} {114};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_L} {121};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_H} {122};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_H} {107};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_H} {109};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_L} {108};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_H} {113};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_L} {110};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_QOS_L} {102};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_QOS_H} {105};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {123};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {125};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_H} {100};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_L} {100};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_H} {133};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_L} {132};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_H} {131};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_L} {128};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_H} {127};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_L} {126};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {PKT_WUNIQUE} {134};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ST_DATA_W} {135};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ID} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;periph_pb_cpu_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_agent} {SYNC_RESET} {1};add_instance {subsys_sgmii_emac1_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_ORI_BURST_SIZE_H} {125};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_ORI_BURST_SIZE_L} {123};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_RESPONSE_STATUS_H} {122};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_RESPONSE_STATUS_L} {121};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_PROTECTION_H} {116};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_PROTECTION_L} {114};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_SRC_ID_H} {107};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_DEST_ID_H} {109};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_DEST_ID_L} {108};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {ST_DATA_W} {135};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {ID} {2};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent} {SYNC_RESET} {1};add_instance {subsys_sgmii_emac1_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {136};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {subsys_sgmii_emac1_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {125};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {123};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_H} {122};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_L} {121};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_H} {116};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_L} {114};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_H} {107};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_H} {109};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_L} {108};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ST_DATA_W} {135};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ID} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {136};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_ORI_BURST_SIZE_H} {233};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_ORI_BURST_SIZE_L} {231};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_RESPONSE_STATUS_H} {230};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_RESPONSE_STATUS_L} {229};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BURST_SIZE_H} {204};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BURST_SIZE_L} {202};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BEGIN_BURST} {209};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_PROTECTION_H} {224};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_PROTECTION_L} {222};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BURSTWRAP_H} {201};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_DATA_H} {127};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_SRC_ID_H} {215};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_SRC_ID_L} {214};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_DEST_ID_H} {217};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_DEST_ID_L} {216};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {ST_DATA_W} {243};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {ID} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {244};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x3000 0x80000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x200 0x3080 0x80040000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {116};set_instance_parameter_value {router} {PKT_PROTECTION_L} {114};set_instance_parameter_value {router} {PKT_DEST_ID_H} {109};set_instance_parameter_value {router} {PKT_DEST_ID_L} {108};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {135};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x3000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x200 0x3080 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {116};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {114};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {109};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {108};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {135};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x3000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x200 0x3080 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {116};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {114};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {109};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {108};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {135};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 0 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {116};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {114};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {109};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {108};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {135};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both write read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {116};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {114};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {109};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {108};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {135};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {175};set_instance_parameter_value {router_005} {PKT_ADDR_L} {144};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {224};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {222};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {217};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {216};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_005} {ST_DATA_W} {243};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_DEST_ID_H} {109};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_DEST_ID_L} {108};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_SRC_ID_H} {107};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_SRC_ID_L} {106};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_THREAD_ID_H} {113};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_THREAD_ID_L} {110};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {MAX_OUTSTANDING_RESPONSES} {19};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ST_DATA_W} {135};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {REORDER} {0};add_instance {agilex_hps_h2f_lw_axi_master_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {SYNC_RESET} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_H} {109};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_L} {108};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_H} {107};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_L} {106};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_H} {113};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_L} {110};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {ST_DATA_W} {135};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter} {REORDER} {0};add_instance {agilex_hps_h2f_lw_axi_master_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {SYNC_RESET} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_H} {109};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_L} {108};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_H} {107};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_L} {106};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_H} {113};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_L} {110};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {ST_DATA_W} {135};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter} {REORDER} {0};add_instance {subsys_sgmii_emac1_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {ST_DATA_W} {135};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {subsys_sgmii_emac1_csr_burst_adapter} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ST_DATA_W} {135};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BEGIN_BURST} {209};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_SIZE_H} {204};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_SIZE_L} {202};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_TYPE_H} {206};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_TYPE_L} {205};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURSTWRAP_H} {201};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {ST_DATA_W} {243};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {OUT_BURSTWRAP_H} {201};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {127};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {127};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {fpga_m2ocm_pb_s0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {135};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {135};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {135};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {135};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {135};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {135};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {135};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {135};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {135};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {135};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {135};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {135};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {201};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {195};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {204};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {202};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {230};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {229};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {206};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {205};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {231};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {233};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_ST_DATA_W} {243};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {122};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {121};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {123};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {125};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_ST_DATA_W} {135};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {122};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {121};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {123};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {125};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_ST_DATA_W} {135};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {204};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {202};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {230};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {229};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {206};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {205};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {231};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {233};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_ST_DATA_W} {243};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_002} {SYNC_RESET} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_003} {SYNC_RESET} {1};add_instance {limiter_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_004} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {limiter_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_004} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_004} {SYNC_RESET} {1};add_instance {limiter_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_005} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {limiter_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_005} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_005} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {3};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {1};add_instance {jtg_mst_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_hps_h2f_lw_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {agilex_hps_h2f_lw_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {agilex_hps_h2f_lw_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {agilex_hps_h2f_lw_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {agilex_hps_h2f_lw_axi_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {jtg_mst_fpga_m_master_translator.avalon_universal_master_0} {jtg_mst_fpga_m_master_agent.av} {avalon};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {domainAlias} {};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {agilex_hps_h2f_lw_axi_master_translator.m0} {agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {avalon};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_translator.m0/agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {subsys_sgmii_emac1_csr_agent.m0} {subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.m0/subsys_sgmii_emac1_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {subsys_sgmii_emac1_csr_agent.rf_source} {subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rf_source/subsys_sgmii_emac1_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {subsys_sgmii_emac1_csr_agent_rsp_fifo.out} {subsys_sgmii_emac1_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rsp_fifo.out/subsys_sgmii_emac1_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {subsys_sgmii_emac1_csr_agent.rdata_fifo_src} {subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rdata_fifo_src/subsys_sgmii_emac1_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {subsys_sgmii_emac1_csr_agent_rdata_fifo.out} {subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent_rdata_fifo.out/subsys_sgmii_emac1_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {periph_pb_cpu_0_s0_agent.m0} {periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {periph_pb_cpu_0_s0_agent.rf_source} {periph_pb_cpu_0_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {periph_pb_cpu_0_s0_agent_rsp_fifo.out} {periph_pb_cpu_0_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {periph_pb_cpu_0_s0_agent.rdata_fifo_src} {periph_pb_cpu_0_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {periph_pb_cpu_0_s0_agent_rdata_fifo.out} {periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {fpga_m2ocm_pb_s0_agent.m0} {fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.m0/fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {fpga_m2ocm_pb_s0_agent.rf_source} {fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rf_source/fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {fpga_m2ocm_pb_s0_agent_rsp_fifo.out} {fpga_m2ocm_pb_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rsp_fifo.out/fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {fpga_m2ocm_pb_s0_agent.rdata_fifo_src} {fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rdata_fifo_src/fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {fpga_m2ocm_pb_s0_agent_rdata_fifo.out} {fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent_rdata_fifo.out/fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {jtg_mst_fpga_m_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {jtg_mst_fpga_m_master_agent.cp/router.sink} {qsys_mm.command};add_connection {agilex_hps_h2f_lw_axi_master_agent.write_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_lw_axi_master_agent.write_cp/router_001.sink} {qsys_mm.command};add_connection {agilex_hps_h2f_lw_axi_master_agent.read_cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_lw_axi_master_agent.read_cp/router_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {jtg_mst_fpga_m_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jtg_mst_fpga_m_master_limiter.rsp_src} {jtg_mst_fpga_m_master_agent.rp} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src} {agilex_hps_h2f_lw_axi_master_agent.write_rp} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.response};add_connection {router_002.src} {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src} {agilex_hps_h2f_lw_axi_master_agent.read_rp} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux.src} {subsys_sgmii_emac1_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/subsys_sgmii_emac1_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {periph_pb_cpu_0_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_001.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {router_005.src} {fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_005.src/fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {fpga_m2ocm_pb_s0_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_002.src/fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {fpga_m2ocm_pb_s0_cmd_width_adapter.src} {fpga_m2ocm_pb_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {fpga_m2ocm_pb_s0_cmd_width_adapter.src/fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {jtg_mst_fpga_m_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {jtg_mst_fpga_m_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline_001.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.response};add_connection {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline_003.source0/agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src} {limiter_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.command};add_connection {limiter_pipeline_004.source0} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {limiter_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.response};add_connection {limiter_pipeline_005.source0} {agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline_005.source0/agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {subsys_sgmii_emac1_csr_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {subsys_sgmii_emac1_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {subsys_sgmii_emac1_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline.source0/subsys_sgmii_emac1_csr_agent.cp} {qsys_mm.command};add_connection {subsys_sgmii_emac1_csr_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {subsys_sgmii_emac1_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {periph_pb_cpu_0_s0_burst_adapter.source0} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {periph_pb_cpu_0_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_002.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.command};add_connection {periph_pb_cpu_0_s0_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {fpga_m2ocm_pb_s0_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {fpga_m2ocm_pb_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_004.source0/fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.command};add_connection {fpga_m2ocm_pb_s0_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {mux_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_002.src1/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_001.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_007.sink0} {qsys_mm.response};add_connection {mux_pipeline_007.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_007.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_008.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.response};add_connection {mux_pipeline_008.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_008.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_009.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_009.sink0} {qsys_mm.response};add_connection {mux_pipeline_009.source0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_009.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_010.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_010.sink0} {qsys_mm.response};add_connection {mux_pipeline_010.source0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_010.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {mux_pipeline_011.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src1/mux_pipeline_011.sink0} {qsys_mm.response};add_connection {mux_pipeline_011.source0} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_011.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux.src2} {mux_pipeline_012.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src2/mux_pipeline_012.sink0} {qsys_mm.response};add_connection {mux_pipeline_012.source0} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_012.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src2} {mux_pipeline_013.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src2/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m_master_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_h2f_lw_axi_master_translator.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {subsys_sgmii_emac1_csr_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_s0_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m_master_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_h2f_lw_axi_master_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {subsys_sgmii_emac1_csr_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_s0_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m_master_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_h2f_lw_axi_master_wr_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_h2f_lw_axi_master_rd_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {subsys_sgmii_emac1_csr_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_s0_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_s0_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_s0_cmd_width_adapter.clk_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {subsys_sgmii_emac1_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {subsys_sgmii_emac1_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_004.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_005.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_lw_axi_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_sgmii_emac1_csr_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_s0_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_lw_axi_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_sgmii_emac1_csr_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_sgmii_emac1_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_sgmii_emac1_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_s0_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m_master_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_lw_axi_master_wr_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_lw_axi_master_rd_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_sgmii_emac1_csr_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_s0_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_s0_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_s0_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_reset_reset_bridge.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_lw_axi_reset_reset_bridge.clk} {clock};add_interface {jtg_mst_fpga_m_master} {avalon} {slave};set_interface_property {jtg_mst_fpga_m_master} {EXPORT_OF} {jtg_mst_fpga_m_master_translator.avalon_anti_master_0};add_interface {agilex_hps_h2f_lw_axi_master} {axi4} {slave};set_interface_property {agilex_hps_h2f_lw_axi_master} {EXPORT_OF} {agilex_hps_h2f_lw_axi_master_translator.s0};add_interface {subsys_sgmii_emac1_csr} {avalon} {master};set_interface_property {subsys_sgmii_emac1_csr} {EXPORT_OF} {subsys_sgmii_emac1_csr_translator.avalon_anti_slave_0};add_interface {periph_pb_cpu_0_s0} {avalon} {master};set_interface_property {periph_pb_cpu_0_s0} {EXPORT_OF} {periph_pb_cpu_0_s0_translator.avalon_anti_slave_0};add_interface {fpga_m2ocm_pb_s0} {avalon} {master};set_interface_property {fpga_m2ocm_pb_s0} {EXPORT_OF} {fpga_m2ocm_pb_s0_translator.avalon_anti_slave_0};add_interface {jtg_mst_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtg_mst_reset_reset_bridge_in_reset} {EXPORT_OF} {jtg_mst_reset_reset_bridge.in_reset};add_interface {agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {agilex_hps_h2f_lw_axi_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.agilex_hps.h2f_lw_axi_master} {0};set_module_assignment {interconnect_id.fpga_m2ocm_pb.s0} {0};set_module_assignment {interconnect_id.jtg_mst.fpga_m_master} {1};set_module_assignment {interconnect_id.periph.pb_cpu_0_s0} {1};set_module_assignment {interconnect_id.subsys_sgmii_emac1.csr} {2};" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_j33jr5i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_j33jr5i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_j33jr5i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_xyzijmy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_nb2n2fi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_ih32f6y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_mbbwrwq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_rregqry"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_k4taf2q"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_l4jli4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_ur5itvq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_c2vhg3y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_ep5dxxi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_3ixqtja"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_mq2iztq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_masmxoq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_pbpa2vy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_kfhpo5a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_dla3g6i">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {agilex_hps_h2f_axi_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {DATA_WIDTH} {128};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_DATA_W} {128};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_READ} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ocm_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {ocm_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {ocm_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ocm_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {ocm_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {ocm_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ocm_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {ocm_s1_translator} {AV_READLATENCY} {2};set_instance_parameter_value {ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ocm_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ocm_s1_translator} {SYNC_RESET} {1};add_instance {agilex_hps_h2f_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_CACHE_H} {228};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_CACHE_L} {225};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {209};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_PROTECTION_H} {224};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_PROTECTION_L} {222};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BURST_SIZE_H} {206};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BURST_SIZE_L} {204};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BURST_TYPE_H} {208};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BURST_TYPE_L} {207};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_RESPONSE_STATUS_L} {229};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_RESPONSE_STATUS_H} {230};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BURSTWRAP_H} {203};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_SRC_ID_H} {216};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_SRC_ID_L} {216};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DEST_ID_H} {217};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DEST_ID_L} {217};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_THREAD_ID_H} {221};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_THREAD_ID_L} {218};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_QOS_L} {212};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_QOS_H} {215};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {231};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {233};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DOMAIN_H} {241};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_DOMAIN_L} {240};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_SNOOP_H} {239};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_SNOOP_L} {236};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BARRIER_H} {235};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_BARRIER_L} {234};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {PKT_WUNIQUE} {242};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ST_DATA_W} {243};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ID} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {agilex_hps_h2f_axi_master_agent} {SYNC_RESET} {1};add_instance {fpga_m2ocm_pb_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_WUNIQUE} {242};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DOMAIN_H} {241};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DOMAIN_L} {240};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_SNOOP_H} {239};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_SNOOP_L} {236};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BARRIER_H} {235};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BARRIER_L} {234};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_ORI_BURST_SIZE_H} {233};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_ORI_BURST_SIZE_L} {231};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_RESPONSE_STATUS_H} {230};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_RESPONSE_STATUS_L} {229};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_QOS_H} {215};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_QOS_L} {212};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_ADDR_SIDEBAND_L} {209};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BURST_TYPE_H} {208};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BURST_TYPE_L} {207};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_CACHE_H} {228};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_CACHE_L} {225};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_THREAD_ID_H} {221};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_THREAD_ID_L} {218};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BURST_SIZE_H} {206};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BURST_SIZE_L} {204};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_PROTECTION_H} {224};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_PROTECTION_L} {222};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BURSTWRAP_H} {203};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DATA_H} {127};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_SRC_ID_H} {216};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_SRC_ID_L} {216};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DEST_ID_H} {217};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {PKT_DEST_ID_L} {217};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {ST_DATA_W} {243};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {ID} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {fpga_m2ocm_pb_m0_agent} {SYNC_RESET} {1};add_instance {ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {233};set_instance_parameter_value {ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {231};set_instance_parameter_value {ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {230};set_instance_parameter_value {ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {229};set_instance_parameter_value {ocm_s1_agent} {PKT_BURST_SIZE_H} {206};set_instance_parameter_value {ocm_s1_agent} {PKT_BURST_SIZE_L} {204};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {ocm_s1_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {ocm_s1_agent} {PKT_PROTECTION_H} {224};set_instance_parameter_value {ocm_s1_agent} {PKT_PROTECTION_L} {222};set_instance_parameter_value {ocm_s1_agent} {PKT_BURSTWRAP_H} {203};set_instance_parameter_value {ocm_s1_agent} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {ocm_s1_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {ocm_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {ocm_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_s1_agent} {PKT_SRC_ID_H} {216};set_instance_parameter_value {ocm_s1_agent} {PKT_SRC_ID_L} {216};set_instance_parameter_value {ocm_s1_agent} {PKT_DEST_ID_H} {217};set_instance_parameter_value {ocm_s1_agent} {PKT_DEST_ID_L} {217};set_instance_parameter_value {ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ocm_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ocm_s1_agent} {ST_DATA_W} {243};set_instance_parameter_value {ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ocm_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ocm_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ocm_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ocm_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {ocm_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ocm_s1_agent} {ID} {0};set_instance_parameter_value {ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ocm_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ocm_s1_agent} {SYNC_RESET} {1};add_instance {ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {244};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ocm_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {175};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {224};set_instance_parameter_value {router} {PKT_PROTECTION_L} {222};set_instance_parameter_value {router} {PKT_DEST_ID_H} {217};set_instance_parameter_value {router} {PKT_DEST_ID_L} {217};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router} {PKT_TRANS_READ} {179};set_instance_parameter_value {router} {ST_DATA_W} {243};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {175};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {224};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {222};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {217};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {217};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_001} {ST_DATA_W} {243};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {224};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {222};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {217};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {217};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {243};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {175};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {224};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {222};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {217};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {217};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_003} {ST_DATA_W} {243};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {ocm_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_SIZE_H} {206};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_SIZE_L} {204};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_TYPE_H} {208};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_TYPE_L} {207};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURSTWRAP_H} {203};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {ST_DATA_W} {243};set_instance_parameter_value {ocm_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_BURSTWRAP_H} {203};set_instance_parameter_value {ocm_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ocm_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ocm_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {ocm_s1_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {243};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {243};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {243};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {243};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {243};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {243};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {243};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {243};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {243};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {1};add_instance {agilex_hps_h2f_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {agilex_hps_h2f_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {agilex_hps_h2f_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {agilex_hps_h2f_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {agilex_hps_h2f_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {agilex_hps_h2f_axi_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {agilex_hps_h2f_axi_master_translator.m0} {agilex_hps_h2f_axi_master_agent.altera_axi_slave} {avalon};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_translator.m0/agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rsp_mux.src} {agilex_hps_h2f_axi_master_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {agilex_hps_h2f_axi_master_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_001.src/agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.response};add_connection {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0} {fpga_m2ocm_pb_m0_agent.av} {avalon};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {domainAlias} {};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/fpga_m2ocm_pb_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rsp_mux_002.src} {fpga_m2ocm_pb_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_002.src/fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.response};add_connection {ocm_s1_agent.m0} {ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {ocm_s1_agent.rf_source} {ocm_s1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {ocm_s1_agent_rsp_fifo.out} {ocm_s1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {ocm_s1_agent.rdata_fifo_src} {ocm_s1_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {ocm_s1_agent_rdata_fifo.out} {ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {agilex_hps_h2f_axi_master_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {agilex_hps_h2f_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {fpga_m2ocm_pb_m0_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {ocm_s1_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/ocm_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {ocm_s1_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {ocm_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {ocm_s1_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline.source0/ocm_s1_agent.cp} {qsys_mm.command};add_connection {ocm_s1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {ocm_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_002.src0/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_004.sink0} {qsys_mm.response};add_connection {mux_pipeline_004.source0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_004.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {mux_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src2/mux_pipeline_005.sink0} {qsys_mm.response};add_connection {mux_pipeline_005.source0} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_005.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {ocm_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {agilex_hps_h2f_axi_master_translator.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_m0_translator.reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {ocm_s1_translator.reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {agilex_hps_h2f_axi_master_agent.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {fpga_m2ocm_pb_m0_agent.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {ocm_s1_agent.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {ocm_s1_burst_adapter.cr0_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_axi_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_m0_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_axi_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {fpga_m2ocm_pb_m0_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_axi_reset_reset_bridge.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.clk} {clock};add_interface {agilex_hps_h2f_axi_master} {axi4} {slave};set_interface_property {agilex_hps_h2f_axi_master} {EXPORT_OF} {agilex_hps_h2f_axi_master_translator.s0};add_interface {fpga_m2ocm_pb_m0} {avalon} {slave};set_interface_property {fpga_m2ocm_pb_m0} {EXPORT_OF} {fpga_m2ocm_pb_m0_translator.avalon_anti_master_0};add_interface {ocm_s1} {avalon} {master};set_interface_property {ocm_s1} {EXPORT_OF} {ocm_s1_translator.avalon_anti_slave_0};add_interface {agilex_hps_h2f_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {agilex_hps_h2f_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {agilex_hps_h2f_axi_reset_reset_bridge.in_reset};add_interface {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.agilex_hps.h2f_axi_master} {0};set_module_assignment {interconnect_id.fpga_m2ocm_pb.m0} {1};set_module_assignment {interconnect_id.ocm.s1} {0};" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_dla3g6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_dla3g6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_dla3g6i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2okhjcq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_i5zzq7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_kfoohfq"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_upt6kay"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_cmx766a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_lzqylyy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_s4dky2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_7su3sya">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {jtg_mst_hps_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READ} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {agilex_hps_f2h_axi_slave_translator} {altera_merlin_axi_translator};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWID} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_AWREGION} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_BID} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARID} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_ARREGION} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_RID} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {DATA_WIDTH} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_WRITE_ADDR_USER_WIDTH} {23};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_READ_ADDR_USER_WIDTH} {23};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_WRITE_ADDR_USER_WIDTH} {23};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_READ_ADDR_USER_WIDTH} {23};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {WRITE_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {READ_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {READ_DATA_REORDERING_DEPTH} {8};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_translator} {SYNC_RESET} {1};add_instance {jtg_mst_hps_m_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_WUNIQUE} {157};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DOMAIN_H} {156};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DOMAIN_L} {155};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_SNOOP_H} {154};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_SNOOP_L} {151};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BARRIER_H} {150};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BARRIER_L} {149};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_QOS_H} {133};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_QOS_L} {130};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DATA_SIDEBAND_H} {128};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DATA_SIDEBAND_L} {128};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_ADDR_SIDEBAND_H} {127};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_ADDR_SIDEBAND_L} {105};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BURST_TYPE_H} {104};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BURST_TYPE_L} {103};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_CACHE_H} {143};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_CACHE_L} {140};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_THREAD_ID_H} {136};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_THREAD_ID_L} {136};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BURST_SIZE_H} {102};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BURST_SIZE_L} {100};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BEGIN_BURST} {129};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_PROTECTION_H} {139};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_PROTECTION_L} {137};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BURSTWRAP_H} {99};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_SRC_ID_H} {134};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_SRC_ID_L} {134};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DEST_ID_H} {135};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {PKT_DEST_ID_L} {135};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {ST_DATA_W} {158};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;agilex_hps_f2h_axi_slave_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {ID} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {BURSTWRAP_VALUE} {2047};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_agent} {SYNC_RESET} {1};add_instance {agilex_hps_f2h_axi_slave_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_QOS_H} {673};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_QOS_L} {670};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_THREAD_ID_H} {676};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_THREAD_ID_L} {676};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_RESPONSE_STATUS_H} {685};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_RESPONSE_STATUS_L} {684};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BEGIN_BURST} {669};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_CACHE_H} {683};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_CACHE_L} {680};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DATA_SIDEBAND_H} {668};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DATA_SIDEBAND_L} {668};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_ADDR_SIDEBAND_H} {667};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_ADDR_SIDEBAND_L} {645};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BURST_TYPE_H} {644};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BURST_TYPE_L} {643};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_PROTECTION_H} {679};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_PROTECTION_L} {677};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BURST_SIZE_H} {642};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BURST_SIZE_L} {640};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BURSTWRAP_H} {639};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BURSTWRAP_L} {629};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BYTE_CNT_H} {628};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BYTE_CNT_L} {614};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_ADDR_H} {607};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_TRANS_LOCK} {612};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_TRANS_POSTED} {609};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_TRANS_READ} {611};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DATA_H} {511};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_SRC_ID_H} {674};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_SRC_ID_L} {674};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DEST_ID_H} {675};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DEST_ID_L} {675};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_ORI_BURST_SIZE_L} {686};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_ORI_BURST_SIZE_H} {688};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DOMAIN_L} {695};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_DOMAIN_H} {696};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_SNOOP_L} {691};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_SNOOP_H} {694};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BARRIER_L} {689};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_BARRIER_H} {690};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PKT_WUNIQUE} {697};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {ADDR_USER_WIDTH} {23};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {ST_DATA_W} {698};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {RDATA_WIDTH} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {WDATA_WIDTH} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {WRITE_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {READ_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {ID} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {USE_DATA_USER} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {SYNC_RESET} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_agent} {USE_MEMORY_BLOCKS} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {139};set_instance_parameter_value {router} {PKT_PROTECTION_L} {137};set_instance_parameter_value {router} {PKT_DEST_ID_H} {135};set_instance_parameter_value {router} {PKT_DEST_ID_L} {135};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {158};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {607};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {679};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {677};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {675};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {675};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {611};set_instance_parameter_value {router_001} {ST_DATA_W} {698};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {607};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {679};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {677};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {675};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {675};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {611};set_instance_parameter_value {router_002} {ST_DATA_W} {698};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {jtg_mst_hps_m_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_DEST_ID_H} {135};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_DEST_ID_L} {135};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_SRC_ID_H} {134};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_SRC_ID_L} {134};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_THREAD_ID_H} {136};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PKT_THREAD_ID_L} {136};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {MAX_OUTSTANDING_RESPONSES} {29};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {ST_DATA_W} {158};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_hps_m_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {158};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {158};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {158};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {158};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {158};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {158};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {99};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {628};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {642};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {640};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {685};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {684};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {644};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {643};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {686};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {688};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_ST_DATA_W} {698};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {99};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {628};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {642};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {640};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {685};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {684};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {644};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {643};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {686};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {688};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_ST_DATA_W} {698};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {628};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {639};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {629};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {642};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {640};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {685};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {684};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {644};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {643};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {686};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {688};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_ST_DATA_W} {698};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {628};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {639};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {629};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {642};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {640};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {685};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {684};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {644};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {643};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {686};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {688};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_ST_DATA_W} {698};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {jtg_mst_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_hps_f2h_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {agilex_hps_f2h_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {agilex_hps_f2h_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {agilex_hps_f2h_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {agilex_hps_f2h_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {agilex_hps_f2h_axi_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {jtg_mst_hps_m_master_translator.avalon_universal_master_0} {jtg_mst_hps_m_master_agent.av} {avalon};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {domainAlias} {};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/jtg_mst_hps_m_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {agilex_hps_f2h_axi_slave_agent.altera_axi_master} {agilex_hps_f2h_axi_slave_translator.s0} {avalon};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {defaultConnection} {false};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {domainAlias} {};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.altera_axi_master/agilex_hps_f2h_axi_slave_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {jtg_mst_hps_m_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {jtg_mst_hps_m_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {jtg_mst_hps_m_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/jtg_mst_hps_m_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jtg_mst_hps_m_master_limiter.rsp_src} {jtg_mst_hps_m_master_agent.rp} {avalon_streaming};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {jtg_mst_hps_m_master_limiter.rsp_src/jtg_mst_hps_m_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_mux_001.src} {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_001.src/agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {router_001.src} {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {jtg_mst_hps_m_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {jtg_mst_hps_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {jtg_mst_hps_m_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {limiter_pipeline_001.source0/jtg_mst_hps_m_master_limiter.rsp_sink} {qsys_mm.response};add_connection {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {agilex_hps_f2h_axi_slave_agent.write_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline.source0/agilex_hps_f2h_axi_slave_agent.write_cp} {qsys_mm.command};add_connection {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {agilex_hps_f2h_axi_slave_agent.read_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_001.source0/agilex_hps_f2h_axi_slave_agent.read_cp} {qsys_mm.command};add_connection {agilex_hps_f2h_axi_slave_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_f2h_axi_slave_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_001.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_002.source0/router_001.sink} {qsys_mm.response};add_connection {agilex_hps_f2h_axi_slave_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agilex_hps_f2h_axi_slave_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_002.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {agent_pipeline_003.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_hps_m_master_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_f2h_axi_slave_translator.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_hps_m_master_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_f2h_axi_slave_agent.reset_sink} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_hps_m_master_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.clk_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {agilex_hps_f2h_axi_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_hps_m_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_f2h_axi_slave_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_hps_m_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_f2h_axi_slave_agent.clock_sink} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_hps_m_master_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_f2h_axi_slave_wr_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_f2h_axi_slave_rd_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_f2h_axi_slave_wr_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_f2h_axi_slave_rd_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_reset_reset_bridge.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agilex_hps_f2h_axi_reset_reset_bridge.clk} {clock};add_interface {jtg_mst_hps_m_master} {avalon} {slave};set_interface_property {jtg_mst_hps_m_master} {EXPORT_OF} {jtg_mst_hps_m_master_translator.avalon_anti_master_0};add_interface {agilex_hps_f2h_axi_slave} {axi4} {master};set_interface_property {agilex_hps_f2h_axi_slave} {EXPORT_OF} {agilex_hps_f2h_axi_slave_translator.m0};add_interface {jtg_mst_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtg_mst_reset_reset_bridge_in_reset} {EXPORT_OF} {jtg_mst_reset_reset_bridge.in_reset};add_interface {agilex_hps_f2h_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {agilex_hps_f2h_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {agilex_hps_f2h_axi_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.agilex_hps.f2h_axi_slave} {0};set_module_assignment {interconnect_id.jtg_mst.hps_m_master} {0};" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_7su3sya.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_7su3sya.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_2" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_7su3sya"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4zbrsli"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_rp3epvy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_pcump4i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_fgpooby"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_e7g366y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_5p55ega"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_vczjhya"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_tlmozpy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="20.0.0"
   name="qsys_top_altera_irq_mapper_2000_r7l447q">
  <parameter name="NUM_RCVRS" value="2" />
  <parameter name="REMOVE_CLK_RST" value="0" />
  <parameter name="IRQ_MAP" value="0:1,1:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_irq_mapper_2000/synth/qsys_top_altera_irq_mapper_2000_r7l447q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_irq_mapper_2000/synth/qsys_top_altera_irq_mapper_2000_r7l447q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="irq_mapper" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2000_r7l447q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="20.0.0"
   name="qsys_top_altera_irq_mapper_2000_c7d56ci">
  <parameter name="NUM_RCVRS" value="2" />
  <parameter name="REMOVE_CLK_RST" value="0" />
  <parameter name="IRQ_MAP" value="0:1,1:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="SENDER_IRQ_WIDTH" value="2" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_irq_mapper_2000/synth/qsys_top_altera_irq_mapper_2000_c7d56ci.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_irq_mapper_2000/synth/qsys_top_altera_irq_mapper_2000_c7d56ci.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="irq_mapper_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2000_c7d56ci"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="qsys_top_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_master_translator_191/synth/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_master_translator_191/synth/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="jtg_mst_fpga_m_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="fpga_m2ocm_pb_m0_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="jtg_mst_hps_m_master_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_translator"
   version="19.2.1"
   name="qsys_top_altera_merlin_axi_translator_1921_uetfduq">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1921/synth/qsys_top_altera_merlin_axi_translator_1921_uetfduq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1921/synth/qsys_top_altera_merlin_axi_translator_1921_uetfduq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="agilex_hps_h2f_lw_axi_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="agilex_hps_h2f_axi_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="agilex_hps_f2h_axi_slave_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="qsys_top_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="subsys_sgmii_emac1_csr_translator,periph_pb_cpu_0_s0_translator,fpga_m2ocm_pb_s0_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="ocm_s1_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="qsys_top_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_master_agent_191/synth/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_master_agent_191/synth/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="jtg_mst_fpga_m_master_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="fpga_m2ocm_pb_m0_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="jtg_mst_hps_m_master_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="19.4.1"
   name="qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi">
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1941/synth/qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1941/synth/qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="agilex_hps_h2f_lw_axi_master_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="agilex_hps_h2f_axi_master_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="qsys_top_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_191/synth/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_191/synth/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="subsys_sgmii_emac1_csr_agent,periph_pb_cpu_0_s0_agent,fpga_m2ocm_pb_s0_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="ocm_s1_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_xyzijmy">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x3000,0x80000000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:010:0x0:0x200:both:1:0:0:1,2:001:0x3000:0x3080:both:1:0:0:1,0:100:0x80000000:0x80040000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="109" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="108" />
  <parameter name="CHANNEL_ID" value="010,001,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="116" />
  <parameter name="END_ADDRESS" value="0x200,0x3080,0x80040000" />
  <parameter name="PKT_PROTECTION_L" value="114" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="1,2,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_xyzijmy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_xyzijmy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="router" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_xyzijmy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_nb2n2fi">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x3000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:10:0x0:0x200:both:1:0:0:1,2:01:0x3000:0x3080:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="109" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="108" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="116" />
  <parameter name="END_ADDRESS" value="0x200,0x3080" />
  <parameter name="PKT_PROTECTION_L" value="114" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_nb2n2fi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_nb2n2fi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="router_001,router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_nb2n2fi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_ih32f6y">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:write:1:0:0:1,0:100:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="109" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="108" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="116" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="114" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_ih32f6y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_ih32f6y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="router_003,router_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_ih32f6y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_mbbwrwq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="217" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="216" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="243" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="224" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="222" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_mbbwrwq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_mbbwrwq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="router_005" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_mbbwrwq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="qsys_top_altera_merlin_traffic_limiter_191_6blplji">
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="jtg_mst_fpga_m_master_limiter,agilex_hps_h2f_lw_axi_master_wr_limiter,agilex_hps_h2f_lw_axi_master_rd_limiter" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="jtg_mst_hps_m_master_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.2.3"
   name="qsys_top_altera_merlin_burst_adapter_1923_rregqry">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_rregqry.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_rregqry.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="subsys_sgmii_emac1_csr_burst_adapter,periph_pb_cpu_0_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_rregqry"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.2.3"
   name="qsys_top_altera_merlin_burst_adapter_1923_k4taf2q">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="176" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_k4taf2q.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_k4taf2q.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="fpga_m2ocm_pb_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_k4taf2q"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_l4jli4q">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_l4jli4q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_l4jli4q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="cmd_demux,rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_l4jli4q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_ur5itvq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ur5itvq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ur5itvq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="cmd_demux_001,cmd_demux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_ur5itvq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_c2vhg3y">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_c2vhg3y.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_c2vhg3y.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_c2vhg3y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_ep5dxxi">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_ep5dxxi.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_ep5dxxi.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="cmd_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_ep5dxxi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_3ixqtja">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_3ixqtja.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_3ixqtja.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="rsp_demux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_3ixqtja"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_mq2iztq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mq2iztq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mq2iztq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_mq2iztq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_masmxoq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="135" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_masmxoq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_masmxoq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_masmxoq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="qsys_top_altera_merlin_width_adapter_1920_pbpa2vy">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="125" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="123" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="233" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="231" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_pbpa2vy.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_pbpa2vy.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="fpga_m2ocm_pb_s0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_pbpa2vy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="qsys_top_altera_merlin_width_adapter_1920_kfhpo5a">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="233" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="231" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="125" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217:216) src_id(215:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(134) domain(133:132) snoop(131:128) barrier(127:126) ori_burst_size(125:123) response_status(122:121) cache(120:117) protection(116:114) thread_id(113:110) dest_id(109:108) src_id(107:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="123" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_kfhpo5a.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_kfhpo5a.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="fpga_m2ocm_pb_s0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_kfhpo5a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_2okhjcq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x40000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="217" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="217" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="243" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="224" />
  <parameter name="END_ADDRESS" value="0x40000" />
  <parameter name="PKT_PROTECTION_L" value="222" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_2okhjcq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_2okhjcq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="router,router_001,router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2okhjcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_i5zzq7q">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:write:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="217" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="217" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="243" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="224" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="222" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_i5zzq7q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_i5zzq7q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="router_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_i5zzq7q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.2.3"
   name="qsys_top_altera_merlin_burst_adapter_1923_kfoohfq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(242) domain(241:240) snoop(239:236) barrier(235:234) ori_burst_size(233:231) response_status(230:229) cache(228:225) protection(224:222) thread_id(221:218) dest_id(217) src_id(216) qos(215:212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="176" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_kfoohfq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_kfoohfq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="ocm_s1_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1923_kfoohfq"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_upt6kay">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="243" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_upt6kay.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_upt6kay.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="cmd_demux,cmd_demux_001,cmd_demux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_upt6kay"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_cmx766a">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="243" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_cmx766a.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_cmx766a.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_cmx766a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_lzqylyy">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="243" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_lzqylyy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_lzqylyy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_lzqylyy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_s4dky2y">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="243" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_s4dky2y.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_s4dky2y.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="rsp_mux,rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_s4dky2y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="19.4.1"
   name="qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="PKT_SNOOP_L" value="691" />
  <parameter name="PKT_SNOOP_H" value="694" />
  <parameter name="USE_ADDR_USER" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="686" />
  <parameter name="PKT_DOMAIN_H" value="696" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="688" />
  <parameter name="PKT_DOMAIN_L" value="695" />
  <parameter name="PKT_BARRIER_H" value="690" />
  <parameter name="PKT_BARRIER_L" value="689" />
  <parameter name="PKT_WUNIQUE" value="697" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_DATA_USER" value="1" />
  <parameter name="ID" value="0" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ADDR_USER_WIDTH" value="23" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="agilex_hps_f2h_axi_slave_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_4zbrsli">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="135" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="135" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="139" />
  <parameter name="END_ADDRESS" value="0x100000000,0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="137" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4zbrsli.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4zbrsli.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="router" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4zbrsli"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_rp3epvy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="611" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="607" />
  <parameter name="PKT_DEST_ID_H" value="675" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="675" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="698" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="679" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="677" />
  <parameter name="PKT_TRANS_WRITE" value="610" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_rp3epvy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_rp3epvy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="router_001,router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_rp3epvy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_pcump4i">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_pcump4i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_pcump4i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_pcump4i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_fgpooby">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_fgpooby.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_fgpooby.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_fgpooby"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_e7g366y">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_e7g366y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_e7g366y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_e7g366y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_5p55ega">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_5p55ega.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_5p55ega.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_5p55ega"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="qsys_top_altera_merlin_width_adapter_1920_vczjhya">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="688" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="686" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="148" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="146" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_vczjhya.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_vczjhya.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="agilex_hps_f2h_axi_slave_wr_cmd_width_adapter,agilex_hps_f2h_axi_slave_rd_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_vczjhya"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="qsys_top_altera_merlin_width_adapter_1920_tlmozpy">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="148" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="146" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="688" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(157) domain(156:155) snoop(154:151) barrier(150:149) ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135) src_id(134) qos(133:130) begin_burst(129) data_sideband(128) addr_sideband(127:105) burst_type(104:103) burst_size(102:100) burstwrap(99:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(697) domain(696:695) snoop(694:691) barrier(690:689) ori_burst_size(688:686) response_status(685:684) cache(683:680) protection(679:677) thread_id(676) dest_id(675) src_id(674) qos(673:670) begin_burst(669) data_sideband(668) addr_sideband(667:645) burst_type(644:643) burst_size(642:640) burstwrap(639:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="686" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_tlmozpy.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_tlmozpy.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="agilex_hps_f2h_axi_slave_wr_rsp_width_adapter,agilex_hps_f2h_axi_slave_rd_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1920_tlmozpy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa">
  <parameter name="FIFO_DEPTH" value="19" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_191_6blplji"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.2.3"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="135" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="3" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1923_rregqry"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.2.3"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="243" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="3" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1923_k4taf2q"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.2.3"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="243" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="3" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1923_kfoohfq"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.2.0"
   name="qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq">
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,limiter_pipeline_004,limiter_pipeline_005,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="agent_pipeline,agent_pipeline_001,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_7su3sya"
     as="limiter_pipeline,limiter_pipeline_001,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_sc_fifo"
   version="19.4.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi">
  <parameter name="FIFO_DEPTH" value="8" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="699" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii"
     as="my_altera_avalon_sc_fifo_wr,my_altera_avalon_sc_fifo_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.1"
   name="qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j33jr5i"
     as="subsys_sgmii_emac1_csr_agent_rsp_fifo,subsys_sgmii_emac1_csr_agent_rdata_fifo,periph_pb_cpu_0_s0_agent_rsp_fifo,periph_pb_cpu_0_s0_agent_rdata_fifo,fpga_m2ocm_pb_s0_agent_rsp_fifo,fpga_m2ocm_pb_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_dla3g6i"
     as="ocm_s1_agent_rsp_fifo,ocm_s1_agent_rdata_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi"
     as="my_altera_avalon_sc_fifo_wr" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
</deploy>
