
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18364 
WARNING: [Synth 8-6901] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
WARNING: [Synth 8-6901] identifier 'jmp_addr_next' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 814.961 ; gain = 183.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn_edge' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v:41]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (1#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v:41]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (2#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'btn_edge' (4#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:8]
	Parameter op_add bound to: 4'b0101 
	Parameter op_sub bound to: 4'b0110 
	Parameter op_inc bound to: 4'b0001 
	Parameter op_xor bound to: 4'b0111 
	Parameter op_cmp bound to: 4'b1000 
	Parameter op_mov0 bound to: 4'b1001 
	Parameter op_mov1 bound to: 4'b1010 
	Parameter op_mov2 bound to: 4'b1011 
	Parameter op_mov3 bound to: 4'b1100 
	Parameter op_mov4 bound to: 4'b1101 
	Parameter op_sadd bound to: 4'b1110 
	Parameter op_jmp bound to: 4'b0010 
	Parameter op_jne bound to: 4'b0011 
	Parameter op_je bound to: 4'b0100 
	Parameter op_nop bound to: 4'b1111 
	Parameter op_halt bound to: 4'b0000 
WARNING: [Synth 8-567] referenced signal 'ap_start_cs' should be on the sensitivity list [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:56]
INFO: [Synth 8-6157] synthesizing module 'Fetch_unit' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Fetch_unit' (5#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:8]
WARNING: [Synth 8-689] width (16) of port connection 'imm_in' does not match port width (12) of module 'Fetch_unit' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:105]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v:3]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (6#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v:8]
	Parameter op_jmp bound to: 4'b0010 
	Parameter op_jne bound to: 4'b0011 
	Parameter op_je bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (7#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v:8]
WARNING: [Synth 8-689] width (4) of port connection 'op' does not match port width (6) of module 'Decoder' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:129]
INFO: [Synth 8-6157] synthesizing module 'Register_file' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v:8]
	Parameter REGSIZE bound to: 7 - type: integer 
WARNING: [Synth 8-567] referenced signal 'WE' should be on the sensitivity list [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v:22]
WARNING: [Synth 8-567] referenced signal 'WD' should be on the sensitivity list [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v:22]
WARNING: [Synth 8-567] referenced signal 'WE' should be on the sensitivity list [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v:28]
WARNING: [Synth 8-567] referenced signal 'WD' should be on the sensitivity list [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Register_file' (8#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v:8]
INFO: [Synth 8-6157] synthesizing module 'memory' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:8]
WARNING: [Synth 8-324] index 129 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 130 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 131 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 132 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 133 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 134 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 135 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 136 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 137 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 138 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 139 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 140 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 141 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 142 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 143 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 144 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 145 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 146 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 147 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 148 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 149 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 150 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 151 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 152 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 153 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 154 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 155 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 156 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 157 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 158 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 159 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 160 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 161 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 162 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 163 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 164 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 165 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 166 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 167 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 168 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 169 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 170 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 171 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 172 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 173 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 174 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 175 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 176 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 177 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 178 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 179 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 180 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 181 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 182 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 183 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 184 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 185 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 186 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 187 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 188 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 189 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 190 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 191 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 192 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 193 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 194 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 195 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 196 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 197 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 198 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 199 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 200 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 201 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 202 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 203 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 204 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 205 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 206 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 207 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 208 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 209 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 210 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 211 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 212 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 213 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 214 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 215 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 216 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 217 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 218 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 219 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 220 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 221 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 222 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 223 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 224 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 225 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 226 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 227 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-324] index 228 out of range [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'memory' (9#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:8]
WARNING: [Synth 8-689] width (16) of port connection 'raddr_i' does not match port width (12) of module 'memory' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:157]
WARNING: [Synth 8-689] width (16) of port connection 'raddr_d' does not match port width (12) of module 'memory' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:158]
WARNING: [Synth 8-689] width (16) of port connection 'waddr' does not match port width (12) of module 'memory' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:159]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v:3]
	Parameter SIZE bound to: 88 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (9#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v:3]
WARNING: [Synth 8-689] width (76) of port connection 'dout' does not match port width (88) of module 'reg_param__parameterized0' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:170]
INFO: [Synth 8-6157] synthesizing module 'ALU' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v:8]
	Parameter op_add bound to: 4'b0101 
	Parameter op_sub bound to: 4'b0110 
	Parameter op_inc bound to: 4'b0001 
	Parameter op_xor bound to: 4'b0111 
	Parameter op_cmp bound to: 4'b1000 
	Parameter op_mov0 bound to: 4'b1001 
	Parameter op_mov1 bound to: 4'b1010 
	Parameter op_mov2 bound to: 4'b1011 
	Parameter op_mov3 bound to: 4'b1100 
	Parameter op_mov4 bound to: 4'b1101 
	Parameter op_sadd bound to: 4'b1110 
	Parameter op_jmp bound to: 4'b0010 
	Parameter op_jne bound to: 4'b0011 
	Parameter op_je bound to: 4'b0100 
	Parameter op_nop bound to: 4'b1111 
	Parameter op_halt bound to: 4'b0000 
INFO: [Synth 8-226] default block is never used [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v:8]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v:3]
	Parameter SIZE bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (10#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v:3]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (11#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:8]
INFO: [Synth 8-6157] synthesizing module 'inst_ROM' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:23]
	Parameter op_add bound to: 4'b0101 
	Parameter op_sub bound to: 4'b0110 
	Parameter op_inc bound to: 4'b0001 
	Parameter op_xor bound to: 4'b0111 
	Parameter op_cmp bound to: 4'b1000 
	Parameter op_mov0 bound to: 4'b1001 
	Parameter op_mov1 bound to: 4'b1010 
	Parameter op_mov2 bound to: 4'b1011 
	Parameter op_mov3 bound to: 4'b1100 
	Parameter op_mov4 bound to: 4'b1101 
	Parameter op_sadd bound to: 4'b1110 
	Parameter op_jmp bound to: 4'b0010 
	Parameter op_jne bound to: 4'b0011 
	Parameter op_je bound to: 4'b0100 
	Parameter op_nop bound to: 4'b1111 
	Parameter op_halt bound to: 4'b0000 
	Parameter r0 bound to: 6'b000000 
	Parameter r1 bound to: 6'b000001 
	Parameter r2 bound to: 6'b000010 
	Parameter r3 bound to: 6'b000011 
	Parameter r4 bound to: 6'b000100 
	Parameter r5 bound to: 6'b000101 
	Parameter dc bound to: 6'b000000 
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:75]
WARNING: [Synth 8-6014] Unused sequential element jmp_addr_reg was removed.  [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [Synth 8-6155] done synthesizing module 'inst_ROM' (12#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_VGA' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v:357]
INFO: [Synth 8-6157] synthesizing module 'vga_controller_640_60' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v:8]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 525 - type: integer 
	Parameter HLINES bound to: 640 - type: integer 
	Parameter HFP bound to: 648 - type: integer 
	Parameter HSP bound to: 744 - type: integer 
	Parameter VLINES bound to: 480 - type: integer 
	Parameter VFP bound to: 482 - type: integer 
	Parameter VSP bound to: 484 - type: integer 
	Parameter SPP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller_640_60' (13#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v:8]
INFO: [Synth 8-6157] synthesizing module 'reduced_font_rom' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v:66]
INFO: [Synth 8-6155] done synthesizing module 'reduced_font_rom' (14#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top_VGA' (15#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v:357]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[11]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[10]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[9]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[8]
WARNING: [Synth 8-3331] design Register_file has unconnected port disp_RS[5]
WARNING: [Synth 8-3331] design Register_file has unconnected port disp_RS[4]
WARNING: [Synth 8-3331] design Register_file has unconnected port disp_RS[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.617 ; gain = 377.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1009.617 ; gain = 377.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1009.617 ; gain = 377.820
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1147.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1147.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1147.434 ; gain = 515.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1147.434 ; gain = 515.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1147.434 ; gain = 515.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v:42]
INFO: [Synth 8-802] inferred FSM for state register 'halt_cs_reg' in module 'datapath'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'inst_ROM'
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_init" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_init" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_init" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_init" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'stall_ns_reg' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[128]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[127]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[126]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[125]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[124]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[123]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[122]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[121]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[120]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[119]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[118]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[117]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[116]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[115]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[114]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[113]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[112]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[111]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[110]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[109]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[108]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[107]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[106]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[105]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[104]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[103]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[102]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[101]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[100]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[99]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[98]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[97]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[96]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[95]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[94]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[93]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[92]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[91]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[90]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[89]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[88]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[87]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[86]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[85]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[84]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[83]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[82]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[81]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[80]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[79]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[78]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[77]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[76]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[75]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[74]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[73]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[72]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[71]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[70]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[69]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[68]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[67]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[66]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[65]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[64]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[63]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[62]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[61]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[60]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[59]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[58]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[57]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[56]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[55]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[54]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[53]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[52]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[51]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[50]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[49]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[48]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[47]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[46]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[45]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[44]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[43]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[42]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[41]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[40]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[39]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[38]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[37]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[36]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[35]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[34]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[33]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[32]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v:27]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              001
                 iSTATE2 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'halt_cs_reg' using encoding 'one-hot' in module 'datapath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              001
                 iSTATE3 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                  iSTATE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'inst_ROM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1147.434 ; gain = 515.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |memory__GB0   |           1|     26981|
|2     |memory__GB1   |           1|     26226|
|3     |memory__GB2   |           1|     31448|
|4     |memory__GB3   |           1|      8180|
|5     |memory__GB4   |           1|     12270|
|6     |memory__GB5   |           1|     26993|
|7     |memory__GB6   |           1|     18669|
|8     |memory__GB7   |           1|     17375|
|9     |memory__GB8   |           1|     31492|
|10    |memory__GB9   |           1|     10224|
|11    |memory__GB10  |           1|     12266|
|12    |memory__GB11  |           1|     29806|
|13    |memory__GB12  |           1|     26017|
|14    |datapath__GC0 |           1|      1555|
|15    |top__GC0      |           1|      3396|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               88 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 143   
	  16 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	 130 Input      1 Bit        Muxes := 129   
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 130   
	 130 Input      1 Bit        Muxes := 129   
	   2 Input      1 Bit        Muxes := 8     
Module Fetch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module reg_param 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Register_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module reg_param__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module reg_param__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module datapath 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module btn_edge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module inst_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  23 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module top_VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[0]' (FDR) to 'dp1i_14/reg1/dout_reg[64]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[1]' (FDR) to 'dp1i_14/reg1/dout_reg[65]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[2]' (FDR) to 'dp1i_14/reg1/dout_reg[66]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[3]' (FDR) to 'dp1i_14/reg1/dout_reg[67]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[4]' (FDR) to 'dp1i_14/reg1/dout_reg[68]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[5]' (FDR) to 'dp1i_14/reg1/dout_reg[69]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[6]' (FDR) to 'dp1i_14/reg1/dout_reg[70]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[7]' (FDR) to 'dp1i_14/reg1/dout_reg[71]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[8]' (FDR) to 'dp1i_14/reg1/dout_reg[72]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[9]' (FDR) to 'dp1i_14/reg1/dout_reg[73]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[10]' (FDR) to 'dp1i_14/reg1/dout_reg[74]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[11]' (FDR) to 'dp1i_14/reg1/dout_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dp1i_14/\fetch_0/stall_ns_reg[2] )
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[76]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[77]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[78]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[79]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[80]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[81]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[82]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[83]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[84]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[85]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[86]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'dp1i_14/reg1/dout_reg[87]' (FDR) to 'dp1i_14/fetch_0/stall_cs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/VGA1/address_init_part_reg[0]' (LD) to 'i_0/VGA1/address_init_part_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/VGA1/address_init_part_reg[1]' (LD) to 'i_0/VGA1/address_init_part_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/VGA1/address_init_part_reg[2]' (LD) to 'i_0/VGA1/address_init_part_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\VGA1/address_init_part_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_write_next_reg[4]' (LD) to 'i_0/ROM1/user_inst_write_next_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_write_next_reg[9]' (LD) to 'i_0/ROM1/user_inst_addr_next_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_next_reg[6]' (LD) to 'i_0/ROM1/user_inst_addr_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_next_reg[7]' (LD) to 'i_0/ROM1/user_inst_addr_next_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_next_reg[8]' (LD) to 'i_0/ROM1/user_inst_addr_next_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_next_reg[9]' (LD) to 'i_0/ROM1/user_inst_addr_next_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_next_reg[10]' (LD) to 'i_0/ROM1/user_inst_addr_next_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ROM1/user_inst_addr_next_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_0/VGA1/VGA_R_reg[0]' (LDC) to 'i_0/VGA1/VGA_R_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/VGA1/VGA_R_reg[1]' (LDC) to 'i_0/VGA1/VGA_R_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/VGA1/VGA_R_reg[2]' (LDC) to 'i_0/VGA1/VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_write_reg[4]' (FD) to 'i_0/ROM1/user_inst_write_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_write_reg[9]' (FD) to 'i_0/ROM1/user_inst_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_reg[6]' (FD) to 'i_0/ROM1/user_inst_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_reg[7]' (FD) to 'i_0/ROM1/user_inst_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_reg[8]' (FD) to 'i_0/ROM1/user_inst_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_reg[9]' (FD) to 'i_0/ROM1/user_inst_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/ROM1/user_inst_addr_reg[10]' (FD) to 'i_0/ROM1/user_inst_addr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ROM1/user_inst_addr_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:02:37 . Memory (MB): peak = 1147.434 ; gain = 515.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+---------------------------+---------------+----------------+
|Module Name      | RTL Object                | Depth x Width | Implemented As | 
+-----------------+---------------------------+---------------+----------------+
|reduced_font_rom | data                      | 256x8         | LUT            | 
|top              | ROM1/user_inst_write_next | 32x16         | LUT            | 
|top              | VGA1/rom_data/data        | 256x8         | LUT            | 
+-----------------+---------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |memory__GB0   |           1|      4422|
|2     |memory__GB1   |           1|      4477|
|3     |memory__GB2   |           1|      5235|
|4     |memory__GB3   |           1|      2602|
|5     |memory__GB4   |           1|      2810|
|6     |memory__GB5   |           1|      4340|
|7     |memory__GB6   |           1|      5419|
|8     |memory__GB7   |           1|      3874|
|9     |memory__GB8   |           1|      5248|
|10    |memory__GB9   |           1|      2730|
|11    |memory__GB10  |           1|      2710|
|12    |memory__GB11  |           1|      6932|
|13    |memory__GB12  |           1|      4715|
|14    |datapath__GC0 |           1|      1395|
|15    |top__GC0      |           1|      1052|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:02:54 . Memory (MB): peak = 1147.434 ; gain = 515.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:03:10 . Memory (MB): peak = 1159.602 ; gain = 527.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |memory__GB0   |           1|      4422|
|2     |memory__GB1   |           1|      4477|
|3     |memory__GB2   |           1|      5235|
|4     |memory__GB3   |           1|      2602|
|5     |memory__GB4   |           1|      2810|
|6     |memory__GB5   |           1|      4340|
|7     |memory__GB6   |           1|      5419|
|8     |memory__GB7   |           1|      3874|
|9     |memory__GB8   |           1|      5248|
|10    |memory__GB9   |           1|      2730|
|11    |memory__GB10  |           1|      2710|
|12    |memory__GB11  |           1|      6932|
|13    |memory__GB12  |           1|      4715|
|14    |datapath__GC0 |           1|      1395|
|15    |top__GC0      |           1|      1052|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ROM1/user_inst_write_next_reg[10]' (LD) to 'ROM1/user_inst_write_next_reg[11]'
INFO: [Synth 8-3886] merging instance 'ROM1/user_inst_write_reg[10]' (FD) to 'ROM1/user_inst_write_reg[11]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:03:20 . Memory (MB): peak = 1173.477 ; gain = 541.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:03:26 . Memory (MB): peak = 1174.098 ; gain = 542.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:03:26 . Memory (MB): peak = 1174.098 ; gain = 542.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:03:28 . Memory (MB): peak = 1174.098 ; gain = 542.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:03:28 . Memory (MB): peak = 1174.098 ; gain = 542.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:03:31 . Memory (MB): peak = 1174.098 ; gain = 542.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:03:32 . Memory (MB): peak = 1174.098 ; gain = 542.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    29|
|3     |LUT1   |     7|
|4     |LUT2   |   163|
|5     |LUT3   |   428|
|6     |LUT4   |    85|
|7     |LUT5   |  5365|
|8     |LUT6   | 10048|
|9     |MUXF7  |  2620|
|10    |MUXF8  |  1238|
|11    |FDRE   |   325|
|12    |FDSE   |    16|
|13    |LD     |    55|
|14    |LDC    |  2066|
|15    |IBUF   |     6|
|16    |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          | 22484|
|2     |  ROM1             |inst_ROM                  |   124|
|3     |  VGA1             |top_VGA                   |   237|
|4     |    rom_data       |reduced_font_rom          |    45|
|5     |    vga_controller |vga_controller_640_60     |   163|
|6     |  dp1              |datapath                  | 22037|
|7     |    alu_0          |ALU                       |     7|
|8     |    fetch_0        |Fetch_unit                |    23|
|9     |    mem_0          |memory                    | 15248|
|10    |    reg0           |reg_param                 |    30|
|11    |    reg1           |reg_param__parameterized0 |   208|
|12    |    reg2           |reg_param__parameterized1 |  6283|
|13    |    rf_0           |Register_file             |   225|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:03:32 . Memory (MB): peak = 1174.098 ; gain = 542.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:03:27 . Memory (MB): peak = 1174.098 ; gain = 404.484
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:03:32 . Memory (MB): peak = 1174.098 ; gain = 542.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6008 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1174.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2121 instances were transformed.
  LD => LDCE: 55 instances
  LDC => LDCE: 2066 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:03:45 . Memory (MB): peak = 1174.098 ; gain = 818.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1174.098 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1174.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 28 17:53:08 2022...
