

================================================================
== Vitis HLS Report for 'needwun_Pipeline_init_col'
================================================================
* Date:           Sat Oct  4 21:45:08 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.139 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      348|      348|  3.480 us|  3.480 us|  348|  348|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_col  |      346|      346|        89|          4|          1|    65|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 90


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 1
  Pipeline-0 : II = 4, D = 90, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%b_idx_0 = alloca i32 1"   --->   Operation 92 'alloca' 'b_idx_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %b_idx_0"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc8.0"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%b_idx_0_load = load i64 %b_idx_0" [nw.c:26]   --->   Operation 97 'load' 'b_idx_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %b_idx_0_load" [nw.c:26]   --->   Operation 98 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%shl_ln26 = shl i64 %b_idx_0_load, i64 7" [nw.c:26]   --->   Operation 99 'shl' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln26 = add i64 %shl_ln26, i64 %b_idx_0_load" [nw.c:26]   --->   Operation 100 'add' 'add_ln26' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [68/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 101 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 102 [67/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 102 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln25 = or i64 %b_idx_0_load, i64 1" [nw.c:25]   --->   Operation 103 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.40ns)   --->   "%icmp_ln25 = icmp_eq  i64 %or_ln25, i64 129" [nw.c:25]   --->   Operation 104 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc8.split.1, void %fill_in.preheader.exitStub" [nw.c:25]   --->   Operation 105 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%shl_ln26_7 = shl i64 %or_ln25, i64 7" [nw.c:26]   --->   Operation 106 'shl' 'shl_ln26_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln26_1 = add i64 %shl_ln26_7, i64 %or_ln25" [nw.c:26]   --->   Operation 107 'add' 'add_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [68/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 108 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln25 = add i64 %b_idx_0_load, i64 2" [nw.c:25]   --->   Operation 109 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.84ns)   --->   "%store_ln25 = store i64 %add_ln25, i64 %b_idx_0" [nw.c:25]   --->   Operation 110 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.84>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc8.0" [nw.c:25]   --->   Operation 111 'br' 'br_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 112 [66/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 112 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [67/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 113 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 114 [65/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 114 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [66/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 115 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 116 [64/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 116 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [65/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 117 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 118 [63/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 118 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [64/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 119 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 120 [62/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 120 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [63/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 121 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 122 [61/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 122 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [62/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 123 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 124 [60/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 124 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [61/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 125 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 126 [59/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 126 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [60/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 127 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 128 [58/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 128 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [59/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 129 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 130 [57/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 130 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [58/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 131 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 132 [56/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 132 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [57/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 133 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 134 [55/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 134 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [56/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 135 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 136 [54/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 136 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [55/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 137 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 138 [53/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 138 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [54/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 139 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 140 [52/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 140 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [53/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 141 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 142 [51/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 142 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [52/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 143 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 144 [50/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 144 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 145 [51/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 145 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 146 [49/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 146 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [50/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 147 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 148 [48/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 148 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [49/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 149 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.56>
ST_23 : Operation 150 [47/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 150 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 151 [48/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 151 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.56>
ST_24 : Operation 152 [46/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 152 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 153 [47/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 153 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.56>
ST_25 : Operation 154 [45/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 154 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 155 [46/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 155 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.56>
ST_26 : Operation 156 [44/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 156 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [45/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 157 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.56>
ST_27 : Operation 158 [43/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 158 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [44/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 159 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.56>
ST_28 : Operation 160 [42/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 160 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [43/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 161 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.56>
ST_29 : Operation 162 [41/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 162 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 163 [42/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 163 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.56>
ST_30 : Operation 164 [40/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 164 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 165 [41/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 165 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.56>
ST_31 : Operation 166 [39/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 166 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 167 [40/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 167 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.56>
ST_32 : Operation 168 [38/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 168 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 169 [39/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 169 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.56>
ST_33 : Operation 170 [37/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 170 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 171 [38/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 171 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.56>
ST_34 : Operation 172 [36/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 172 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 173 [37/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 173 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.56>
ST_35 : Operation 174 [35/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 174 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 175 [36/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 175 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.56>
ST_36 : Operation 176 [34/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 176 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 177 [35/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 177 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.56>
ST_37 : Operation 178 [33/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 178 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 179 [34/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 179 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.56>
ST_38 : Operation 180 [32/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 180 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 181 [33/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 181 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.56>
ST_39 : Operation 182 [31/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 182 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 183 [32/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 183 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.56>
ST_40 : Operation 184 [30/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 184 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 185 [31/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 185 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.56>
ST_41 : Operation 186 [29/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 186 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 187 [30/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 187 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.56>
ST_42 : Operation 188 [28/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 188 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 189 [29/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 189 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.56>
ST_43 : Operation 190 [27/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 190 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 191 [28/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 191 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.56>
ST_44 : Operation 192 [26/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 192 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 193 [27/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 193 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.56>
ST_45 : Operation 194 [25/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 194 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 195 [26/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 195 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.56>
ST_46 : Operation 196 [24/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 196 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 197 [25/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 197 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.56>
ST_47 : Operation 198 [23/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 198 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 199 [24/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 199 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.56>
ST_48 : Operation 200 [22/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 200 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 201 [23/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 201 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.56>
ST_49 : Operation 202 [21/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 202 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 203 [22/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 203 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.56>
ST_50 : Operation 204 [20/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 204 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 205 [21/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 205 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.56>
ST_51 : Operation 206 [19/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 206 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 207 [20/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 207 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.56>
ST_52 : Operation 208 [18/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 208 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 209 [19/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 209 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.56>
ST_53 : Operation 210 [17/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 210 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 211 [18/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 211 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.56>
ST_54 : Operation 212 [16/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 212 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 213 [17/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 213 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.56>
ST_55 : Operation 214 [15/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 214 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 215 [16/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 215 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.56>
ST_56 : Operation 216 [14/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 216 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 217 [15/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 217 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.56>
ST_57 : Operation 218 [13/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 218 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 219 [14/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 219 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.56>
ST_58 : Operation 220 [12/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 220 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 221 [13/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 221 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.56>
ST_59 : Operation 222 [11/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 222 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 223 [12/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 223 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.56>
ST_60 : Operation 224 [10/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 224 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 225 [11/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 225 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.56>
ST_61 : Operation 226 [9/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 226 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 227 [10/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 227 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.56>
ST_62 : Operation 228 [8/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 228 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 229 [9/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 229 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.56>
ST_63 : Operation 230 [7/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 230 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 231 [8/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 231 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.56>
ST_64 : Operation 232 [6/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 232 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 233 [7/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 233 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.56>
ST_65 : Operation 234 [5/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 234 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 235 [6/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 235 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.56>
ST_66 : Operation 236 [4/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 236 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 237 [5/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 237 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.56>
ST_67 : Operation 238 [3/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 238 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 239 [4/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 239 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.56>
ST_68 : Operation 240 [2/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 240 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 241 [3/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 241 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.37>
ST_69 : Operation 242 [1/68] (2.56ns)   --->   "%urem_ln26 = urem i64 %add_ln26, i64 8321" [nw.c:26]   --->   Operation 242 'urem' 'urem_ln26' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i14 %urem_ln26" [nw.c:26]   --->   Operation 243 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 244 [18/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 244 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 245 [2/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 245 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.56>
ST_70 : Operation 246 [17/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 246 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 247 [1/68] (2.56ns)   --->   "%urem_ln26_2 = urem i64 %add_ln26_1, i64 8321" [nw.c:26]   --->   Operation 247 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.81>
ST_71 : Operation 248 [16/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 248 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.81>
ST_72 : Operation 249 [15/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 249 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i14 %urem_ln26_2" [nw.c:26]   --->   Operation 250 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_72 : Operation 251 [18/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 251 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.81>
ST_73 : Operation 252 [14/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 252 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 253 [17/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 253 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.81>
ST_74 : Operation 254 [13/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 254 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 255 [16/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 255 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.81>
ST_75 : Operation 256 [12/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 256 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 257 [15/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 257 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.81>
ST_76 : Operation 258 [11/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 258 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 259 [14/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 259 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.81>
ST_77 : Operation 260 [10/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 260 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 261 [13/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 261 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.81>
ST_78 : Operation 262 [9/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 262 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 263 [12/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 263 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.81>
ST_79 : Operation 264 [8/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 264 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 265 [11/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 265 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.81>
ST_80 : Operation 266 [7/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 266 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 267 [10/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 267 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.81>
ST_81 : Operation 268 [6/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 268 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 269 [9/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 269 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.81>
ST_82 : Operation 270 [5/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 270 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 271 [8/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 271 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.13>
ST_83 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i64 %add_ln26" [nw.c:26]   --->   Operation 272 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 273 [2/2] (7.13ns)   --->   "%mul_ln26 = mul i79 %zext_ln26, i79 36321530453510070145" [nw.c:26]   --->   Operation 273 'mul' 'mul_ln26' <Predicate = true> <Delay = 7.13> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 274 [4/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 274 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 275 [7/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 275 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.13>
ST_84 : Operation 276 [1/2] (7.13ns)   --->   "%mul_ln26 = mul i79 %zext_ln26, i79 36321530453510070145" [nw.c:26]   --->   Operation 276 'mul' 'mul_ln26' <Predicate = true> <Delay = 7.13> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 277 [3/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 277 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %mul_ln26, i32 78" [nw.c:26]   --->   Operation 278 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp_8, void %arrayidx72.case.0.0, void %arrayidx72.case.1.0" [nw.c:26]   --->   Operation 279 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 280 [6/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 280 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.81>
ST_85 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i14 %trunc_ln26_1" [nw.c:26]   --->   Operation 281 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 282 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln26_1 = mul i29 %zext_ln26_1, i29 32257" [nw.c:26]   --->   Operation 282 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 283 [2/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 283 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 284 [5/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 284 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.81>
ST_86 : Operation 285 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln26_1 = mul i29 %zext_ln26_1, i29 32257" [nw.c:26]   --->   Operation 285 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 286 [1/18] (1.81ns)   --->   "%urem_ln26_1 = urem i14 %trunc_ln26_1, i14 4161" [nw.c:26]   --->   Operation 286 'urem' 'urem_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i14 %trunc_ln26_2" [nw.c:26]   --->   Operation 287 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_86 : Operation 288 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln26_3 = mul i29 %zext_ln26_9, i29 32257" [nw.c:26]   --->   Operation 288 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 289 [4/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 289 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.26>
ST_87 : Operation 290 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln26_1 = mul i29 %zext_ln26_1, i29 32257" [nw.c:26]   --->   Operation 290 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i14 %urem_ln26_1" [nw.c:26]   --->   Operation 291 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 292 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i64 %M_0, i64 0, i64 %zext_ln26_2" [nw.c:26]   --->   Operation 292 'getelementptr' 'M_0_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_87 : Operation 293 [2/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:26]   --->   Operation 293 'load' 'M_0_load' <Predicate = (!tmp_8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_87 : Operation 294 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr i64 %M_1, i64 0, i64 %zext_ln26_2" [nw.c:26]   --->   Operation 294 'getelementptr' 'M_1_addr' <Predicate = (tmp_8)> <Delay = 0.00>
ST_87 : Operation 295 [2/2] (2.26ns)   --->   "%M_1_load = load i13 %M_1_addr" [nw.c:26]   --->   Operation 295 'load' 'M_1_load' <Predicate = (tmp_8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_87 : Operation 296 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln26_3 = mul i29 %zext_ln26_9, i29 32257" [nw.c:26]   --->   Operation 296 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 297 [3/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 297 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.13>
ST_88 : Operation 298 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65, i64 65, i64 65"   --->   Operation 298 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 299 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:3]   --->   Operation 299 'specpipeline' 'specpipeline_ln3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 300 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [nw.c:19]   --->   Operation 300 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 301 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln26_1 = mul i29 %zext_ln26_1, i29 32257" [nw.c:26]   --->   Operation 301 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 302 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln26_1, i32 27" [nw.c:26]   --->   Operation 302 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln26_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [nw.c:26]   --->   Operation 303 'bitconcatenate' 'shl_ln26_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 304 [1/1] (1.51ns)   --->   "%sub_ln26 = sub i32 0, i32 %trunc_ln26" [nw.c:26]   --->   Operation 304 'sub' 'sub_ln26' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 305 [1/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:26]   --->   Operation 305 'load' 'M_0_load' <Predicate = (!tmp_8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_88 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %shl_ln26_2" [nw.c:26]   --->   Operation 306 'zext' 'zext_ln26_6' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_88 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_2)   --->   "%shl_ln26_5 = shl i64 4294967295, i64 %zext_ln26_6" [nw.c:26]   --->   Operation 307 'shl' 'shl_ln26_5' <Predicate = (!tmp_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_2)   --->   "%xor_ln26_1 = xor i64 %shl_ln26_5, i64 18446744073709551615" [nw.c:26]   --->   Operation 308 'xor' 'xor_ln26_1' <Predicate = (!tmp_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_2)   --->   "%and_ln26_1 = and i64 %M_0_load, i64 %xor_ln26_1" [nw.c:26]   --->   Operation 309 'and' 'and_ln26_1' <Predicate = (!tmp_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_2)   --->   "%zext_ln26_7 = zext i32 %sub_ln26" [nw.c:26]   --->   Operation 310 'zext' 'zext_ln26_7' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_88 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_2)   --->   "%shl_ln26_6 = shl i64 %zext_ln26_7, i64 %zext_ln26_6" [nw.c:26]   --->   Operation 311 'shl' 'shl_ln26_6' <Predicate = (!tmp_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 312 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln26_2 = or i64 %and_ln26_1, i64 %shl_ln26_6" [nw.c:26]   --->   Operation 312 'or' 'or_ln26_2' <Predicate = (!tmp_8)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 313 [1/1] (2.26ns)   --->   "%store_ln26 = store i64 %or_ln26_2, i13 %M_0_addr" [nw.c:26]   --->   Operation 313 'store' 'store_ln26' <Predicate = (!tmp_8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_88 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx72.exit.0" [nw.c:26]   --->   Operation 314 'br' 'br_ln26' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_88 : Operation 315 [1/2] (2.26ns)   --->   "%M_1_load = load i13 %M_1_addr" [nw.c:26]   --->   Operation 315 'load' 'M_1_load' <Predicate = (tmp_8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_88 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %shl_ln26_2" [nw.c:26]   --->   Operation 316 'zext' 'zext_ln26_3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_88 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%shl_ln26_3 = shl i64 4294967295, i64 %zext_ln26_3" [nw.c:26]   --->   Operation 317 'shl' 'shl_ln26_3' <Predicate = (tmp_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%xor_ln26 = xor i64 %shl_ln26_3, i64 18446744073709551615" [nw.c:26]   --->   Operation 318 'xor' 'xor_ln26' <Predicate = (tmp_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%and_ln26 = and i64 %M_1_load, i64 %xor_ln26" [nw.c:26]   --->   Operation 319 'and' 'and_ln26' <Predicate = (tmp_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%zext_ln26_4 = zext i32 %sub_ln26" [nw.c:26]   --->   Operation 320 'zext' 'zext_ln26_4' <Predicate = (tmp_8)> <Delay = 0.00>
ST_88 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%shl_ln26_4 = shl i64 %zext_ln26_4, i64 %zext_ln26_3" [nw.c:26]   --->   Operation 321 'shl' 'shl_ln26_4' <Predicate = (tmp_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 322 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln26_1 = or i64 %and_ln26, i64 %shl_ln26_4" [nw.c:26]   --->   Operation 322 'or' 'or_ln26_1' <Predicate = (tmp_8)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 323 [1/1] (2.26ns)   --->   "%store_ln26 = store i64 %or_ln26_1, i13 %M_1_addr" [nw.c:26]   --->   Operation 323 'store' 'store_ln26' <Predicate = (tmp_8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_88 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx72.exit.0" [nw.c:26]   --->   Operation 324 'br' 'br_ln26' <Predicate = (tmp_8)> <Delay = 0.00>
ST_88 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i64 %add_ln26_1" [nw.c:26]   --->   Operation 325 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_88 : Operation 326 [2/2] (7.13ns)   --->   "%mul_ln26_2 = mul i79 %zext_ln26_8, i79 36321530453510070145" [nw.c:26]   --->   Operation 326 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 7.13> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 327 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln26_3 = mul i29 %zext_ln26_9, i29 32257" [nw.c:26]   --->   Operation 327 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 328 [2/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 328 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 363 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 363 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 89 <SV = 88> <Delay = 7.13>
ST_89 : Operation 329 [1/2] (7.13ns)   --->   "%mul_ln26_2 = mul i79 %zext_ln26_8, i79 36321530453510070145" [nw.c:26]   --->   Operation 329 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 7.13> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 330 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln26_3 = mul i29 %zext_ln26_9, i29 32257" [nw.c:26]   --->   Operation 330 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln26_3, i32 27" [nw.c:26]   --->   Operation 331 'bitselect' 'tmp_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_89 : Operation 332 [1/18] (1.81ns)   --->   "%urem_ln26_3 = urem i14 %trunc_ln26_2, i14 4161" [nw.c:26]   --->   Operation 332 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i14 %urem_ln26_3" [nw.c:26]   --->   Operation 333 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_89 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %mul_ln26_2, i32 78" [nw.c:26]   --->   Operation 334 'bitselect' 'tmp_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_89 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp_10, void %arrayidx72.case.0.1, void %arrayidx72.case.1.1" [nw.c:26]   --->   Operation 335 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_89 : Operation 336 [1/1] (0.00ns)   --->   "%M_0_addr_1 = getelementptr i64 %M_0, i64 0, i64 %zext_ln26_5" [nw.c:26]   --->   Operation 336 'getelementptr' 'M_0_addr_1' <Predicate = (!icmp_ln25 & !tmp_10)> <Delay = 0.00>
ST_89 : Operation 337 [2/2] (2.26ns)   --->   "%M_0_load_1 = load i13 %M_0_addr_1" [nw.c:26]   --->   Operation 337 'load' 'M_0_load_1' <Predicate = (!icmp_ln25 & !tmp_10)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_89 : Operation 338 [1/1] (0.00ns)   --->   "%M_1_addr_1 = getelementptr i64 %M_1, i64 0, i64 %zext_ln26_5" [nw.c:26]   --->   Operation 338 'getelementptr' 'M_1_addr_1' <Predicate = (!icmp_ln25 & tmp_10)> <Delay = 0.00>
ST_89 : Operation 339 [2/2] (2.26ns)   --->   "%M_1_load_1 = load i13 %M_1_addr_1" [nw.c:26]   --->   Operation 339 'load' 'M_1_load_1' <Predicate = (!icmp_ln25 & tmp_10)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>

State 90 <SV = 89> <Delay = 6.46>
ST_90 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_1)   --->   "%or_ln26 = or i32 %trunc_ln26, i32 1" [nw.c:26]   --->   Operation 340 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln26_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_9, i5 0" [nw.c:26]   --->   Operation 341 'bitconcatenate' 'shl_ln26_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 342 [1/1] (1.51ns) (out node of the LUT)   --->   "%sub_ln26_1 = sub i32 0, i32 %or_ln26" [nw.c:26]   --->   Operation 342 'sub' 'sub_ln26_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 343 [1/2] (2.26ns)   --->   "%M_0_load_1 = load i13 %M_0_addr_1" [nw.c:26]   --->   Operation 343 'load' 'M_0_load_1' <Predicate = (!tmp_10)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_90 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i6 %shl_ln26_1" [nw.c:26]   --->   Operation 344 'zext' 'zext_ln26_12' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_90 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_4)   --->   "%shl_ln26_10 = shl i64 4294967295, i64 %zext_ln26_12" [nw.c:26]   --->   Operation 345 'shl' 'shl_ln26_10' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_4)   --->   "%xor_ln26_3 = xor i64 %shl_ln26_10, i64 18446744073709551615" [nw.c:26]   --->   Operation 346 'xor' 'xor_ln26_3' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_4)   --->   "%and_ln26_3 = and i64 %M_0_load_1, i64 %xor_ln26_3" [nw.c:26]   --->   Operation 347 'and' 'and_ln26_3' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_4)   --->   "%zext_ln26_13 = zext i32 %sub_ln26_1" [nw.c:26]   --->   Operation 348 'zext' 'zext_ln26_13' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_90 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_4)   --->   "%shl_ln26_11 = shl i64 %zext_ln26_13, i64 %zext_ln26_12" [nw.c:26]   --->   Operation 349 'shl' 'shl_ln26_11' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 350 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln26_4 = or i64 %and_ln26_3, i64 %shl_ln26_11" [nw.c:26]   --->   Operation 350 'or' 'or_ln26_4' <Predicate = (!tmp_10)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 351 [1/1] (2.26ns)   --->   "%store_ln26 = store i64 %or_ln26_4, i13 %M_0_addr_1" [nw.c:26]   --->   Operation 351 'store' 'store_ln26' <Predicate = (!tmp_10)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_90 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx72.exit.1" [nw.c:26]   --->   Operation 352 'br' 'br_ln26' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_90 : Operation 353 [1/2] (2.26ns)   --->   "%M_1_load_1 = load i13 %M_1_addr_1" [nw.c:26]   --->   Operation 353 'load' 'M_1_load_1' <Predicate = (tmp_10)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_90 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i6 %shl_ln26_1" [nw.c:26]   --->   Operation 354 'zext' 'zext_ln26_10' <Predicate = (tmp_10)> <Delay = 0.00>
ST_90 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%shl_ln26_8 = shl i64 4294967295, i64 %zext_ln26_10" [nw.c:26]   --->   Operation 355 'shl' 'shl_ln26_8' <Predicate = (tmp_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%xor_ln26_2 = xor i64 %shl_ln26_8, i64 18446744073709551615" [nw.c:26]   --->   Operation 356 'xor' 'xor_ln26_2' <Predicate = (tmp_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%and_ln26_2 = and i64 %M_1_load_1, i64 %xor_ln26_2" [nw.c:26]   --->   Operation 357 'and' 'and_ln26_2' <Predicate = (tmp_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%zext_ln26_11 = zext i32 %sub_ln26_1" [nw.c:26]   --->   Operation 358 'zext' 'zext_ln26_11' <Predicate = (tmp_10)> <Delay = 0.00>
ST_90 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%shl_ln26_9 = shl i64 %zext_ln26_11, i64 %zext_ln26_10" [nw.c:26]   --->   Operation 359 'shl' 'shl_ln26_9' <Predicate = (tmp_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 360 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln26_3 = or i64 %and_ln26_2, i64 %shl_ln26_9" [nw.c:26]   --->   Operation 360 'or' 'or_ln26_3' <Predicate = (tmp_10)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 361 [1/1] (2.26ns)   --->   "%store_ln26 = store i64 %or_ln26_3, i13 %M_1_addr_1" [nw.c:26]   --->   Operation 361 'store' 'store_ln26' <Predicate = (tmp_10)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_90 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx72.exit.1" [nw.c:26]   --->   Operation 362 'br' 'br_ln26' <Predicate = (tmp_10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('b_idx_0') [3]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'b_idx_0' [6]  (0.844 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'load' operation ('b_idx_0_load', nw.c:26) on local variable 'b_idx_0' [9]  (0 ns)
	'add' operation ('add_ln26', nw.c:26) [15]  (1.81 ns)
	'urem' operation ('urem_ln26', nw.c:26) [18]  (2.57 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	'or' operation ('or_ln25', nw.c:25) [54]  (0 ns)
	'add' operation ('add_ln26_1', nw.c:26) [60]  (1.81 ns)
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 4>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 5>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 6>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 7>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 8>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 9>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 10>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 11>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 12>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 13>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 14>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 15>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 16>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 17>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 18>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 19>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 20>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 21>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 22>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 23>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 24>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 25>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 26>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 27>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 28>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 29>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 30>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 31>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 32>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 33>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 34>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 35>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 36>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 37>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 38>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 39>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 40>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 41>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 42>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 43>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 44>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 45>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 46>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 47>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 48>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 49>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 50>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 51>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 52>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 53>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 54>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 55>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 56>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 57>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 58>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 59>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 60>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 61>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 62>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 63>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 64>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 65>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 66>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 67>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 68>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 69>: 4.38ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', nw.c:26) [18]  (2.57 ns)
	'urem' operation ('urem_ln26_1', nw.c:26) [24]  (1.81 ns)

 <State 70>: 2.57ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_2', nw.c:26) [63]  (2.57 ns)

 <State 71>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_1', nw.c:26) [24]  (1.81 ns)

 <State 72>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 73>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 74>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 75>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 76>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 77>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 78>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 79>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 80>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 81>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 82>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 83>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', nw.c:26) [17]  (7.14 ns)

 <State 84>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', nw.c:26) [17]  (7.14 ns)

 <State 85>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 86>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln26_3', nw.c:26) [69]  (1.81 ns)

 <State 87>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('M_0_addr', nw.c:26) [30]  (0 ns)
	'load' operation ('M_0_load', nw.c:26) on array 'M_0' [31]  (2.27 ns)

 <State 88>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln26_2', nw.c:26) [62]  (7.14 ns)

 <State 89>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln26_2', nw.c:26) [62]  (7.14 ns)

 <State 90>: 6.46ns
The critical path consists of the following:
	'load' operation ('M_0_load_1', nw.c:26) on array 'M_0' [76]  (2.27 ns)
	'and' operation ('and_ln26_3', nw.c:26) [80]  (0 ns)
	'or' operation ('or_ln26_4', nw.c:26) [83]  (1.93 ns)
	'store' operation ('store_ln26', nw.c:26) of variable 'or_ln26_4', nw.c:26 on array 'M_0' [84]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
