# Step 2 - RTL Design

## ğŸ“‹ Tá»•ng Quan

Pháº§n nÃ y mÃ´ táº£ kiáº¿n trÃºc RTL cá»§a AES Accelerator, bao gá»“m cÃ¡c module chÃ­nh vÃ  luá»“ng thá»±c thi CPU cáº§n thiáº¿t Ä‘á»ƒ giao tiáº¿p vá»›i AES core qua Wishbone protocol.

---

## ğŸ—ï¸ Kiáº¿n TrÃºc Tá»•ng Thá»ƒ

### **Module Hierarchy**
```
aes.v (Top-Level)
â”œâ”€â”€ aes_core.v (Control Logic)
â”œâ”€â”€ aes_key_mem.v (Key Management)
â”œâ”€â”€ aes_encipher_block.v (Encryption)
â”œâ”€â”€ aes_decipher_block.v (Decryption)
â”œâ”€â”€ aes_sbox.v (S-box Lookup)
â””â”€â”€ aes_inv_sbox.v (Inverse S-box)
```

### **Data Flow**
```mermaid
graph TD
    A[CPU] --> B[Wishbone Bus]
    B --> C[aes.v]
    C --> D[aes_core.v]
    D --> E[aes_key_mem.v]
    D --> F[aes_encipher_block.v]
    D --> G[aes_decipher_block.v]
    E --> H[Round Keys]
    F --> I[Encrypted Data]
    G --> J[Decrypted Data]
    I --> K[Result]
    J --> K
    K --> L[CPU]
```

---

## ğŸ”§ CÃ¡c Module ChÃ­nh

### **1. aes.v - Module ChÃ­nh**
- **Chá»©c nÄƒng**: Top-level module, Wishbone bus interface
- **Ports**: Clock, reset, Wishbone bus signals
- **Memory Map**: Control registers, key registers, data registers
- **Interface**: CPU communication thÃ´ng qua Wishbone bus

### **2. aes_core.v - Äiá»u Khiá»ƒn Trung TÃ¢m**
- **Chá»©c nÄƒng**: State machine, round control, module coordination
- **States**: IDLE, INIT, NEXT, ERROR
- **Control**: Key expansion, encryption/decryption flow
- **Timing**: Round counter, max rounds (10 cho AES-128, 14 cho AES-256)

### **3. aes_key_mem.v - Quáº£n LÃ½ KhÃ³a**
- **Chá»©c nÄƒng**: Key storage, key expansion, round key generation
- **Algorithm**: AES key expansion theo NIST FIPS 197
- **Support**: AES-128 (11 round keys), AES-256 (15 round keys)
- **Features**: S-box integration, Rcon constants

### **4. aes_encipher_block.v - MÃ£ HÃ³a**
- **Transformations**: SubBytes, ShiftRows, MixColumns, AddRoundKey
- **Galois Field**: gm2, gm3 functions cho MixColumns
- **State Array**: 4x4 byte array management
- **Timing**: 1 round per clock cycle

### **5. aes_decipher_block.v - Giáº£i MÃ£**
- **Inverse Transformations**: InvSubBytes, InvShiftRows, InvMixColumns, AddRoundKey
- **Inverse Galois Field**: gm9, gm11, gm13, gm14 functions
- **Round Order**: Reverse order so vá»›i encryption
- **Verification**: Round-trip testing (encrypt -> decrypt -> original)

---

## ğŸ“Š Memory Map

### **Core Information (Read Only)**
| Äá»‹a Chá»‰ | TÃªn | MÃ´ Táº£ |
|----------|------|--------|
| `0x00` | `CORE_NAME0` | TÃªn core (32 bit tháº¥p) |
| `0x01` | `CORE_NAME1` | TÃªn core (32 bit cao) |
| `0x02` | `CORE_VERSION` | PhiÃªn báº£n |

### **Control Register (0x08) - Write/Read**
| Bit | TÃªn | MÃ´ Táº£ |
|-----|------|--------|
| 0 | `INIT` | 1 = Khá»Ÿi táº¡o khÃ³a |
| 1 | `NEXT` | 1 = Báº¯t Ä‘áº§u xá»­ lÃ½ |

### **Status Register (0x09) - Read Only**
| Bit | TÃªn | MÃ´ Táº£ |
|-----|------|--------|
| 0 | `READY` | 1 = Core sáºµn sÃ ng |
| 1 | `VALID` | 1 = Káº¿t quáº£ há»£p lá»‡ |

### **Configuration Register (0x0A) - Write Only**
| Bit | TÃªn | MÃ´ Táº£ |
|-----|------|--------|
| 0 | `ENCDEC` | 0 = MÃ£ hÃ³a, 1 = Giáº£i mÃ£ |
| 1 | `KEYLEN` | 0 = 128-bit, 1 = 256-bit |

### **Key Registers (0x10-0x17) - Write Only**
| Äá»‹a Chá»‰ | TÃªn | MÃ´ Táº£ |
|----------|------|--------|
| `0x10-0x13` | `KEY[0:3]` | KhÃ³a 128-bit (4 words) |
| `0x14-0x17` | `KEY[4:7]` | KhÃ³a 256-bit (4 words thÃªm) |

### **Data Registers (0x20-0x23) - Write Only**
| Äá»‹a Chá»‰ | TÃªn | MÃ´ Táº£ |
|----------|------|--------|
| `0x20-0x23` | `BLOCK[0:3]` | Dá»¯ liá»‡u input (4 words) |

### **Result Registers (0x30-0x33) - Read Only**
| Äá»‹a Chá»‰ | TÃªn | MÃ´ Táº£ |
|----------|------|--------|
| `0x30-0x33` | `RESULT[0:3]` | Káº¿t quáº£ output (4 words) |

---

## ğŸ”§ Wishbone Bus Interface

### **Signals**
```verilog
// Clock vÃ  Reset
wb_clk_i      // Wishbone clock
wb_rst_i      // Wishbone reset (active low)

// Bus Interface
wbs_stb_i     // Strobe signal
wbs_cyc_i     // Cycle signal
wbs_we_i      // Write enable
wbs_sel_i     // Byte select
wbs_adr_i     // Address bus
wbs_dat_i     // Write data
wbs_dat_o     // Read data
wbs_ack_o     // Acknowledge
```

---

## â±ï¸ Timing vÃ  Performance

### **Clock Cycles**
- **Key Expansion**: 1-2 clock cycles
- **Single Round**: 1 clock cycle
- **AES-128**: ~10 clock cycles
- **AES-256**: ~14 clock cycles

### **Latency**
- **Setup Time**: 1 clock cycle
- **Processing Time**: 10-14 clock cycles
- **Total Latency**: 11-15 clock cycles

### **Throughput**
- **AES-128**: 1 block per ~10 clock cycles
- **AES-256**: 1 block per ~14 clock cycles

---

## ğŸ”„ Luá»“ng Thá»±c Thi CPU

### **Quy TrÃ¬nh Thá»±c Hiá»‡n Chi Tiáº¿t**

#### **BÆ°á»›c 1: Ghi KhÃ³a (Key Loading)**
```verilog
// KhÃ³a 128-bit (4 words)
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key word 0
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key word 1
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key word 2
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key word 3

// KhÃ³a 256-bit (8 words) - thÃªm 4 words ná»¯a
wbs_adr_i = 0x14, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 4
wbs_adr_i = 0x15, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 5
wbs_adr_i = 0x16, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 6
wbs_adr_i = 0x17, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 7
```

#### **BÆ°á»›c 2: Cáº¥u HÃ¬nh (Configuration)**
```verilog
// Cáº¥u hÃ¬nh cháº¿ Ä‘á»™ vÃ  Ä‘á»™ dÃ i khÃ³a
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Encrypt + 128-bit key
// hoáº·c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Decrypt + 128-bit key
// hoáº·c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Encrypt + 256-bit key
// hoáº·c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000003, wbs_we_i = 1  // Decrypt + 256-bit key
```

#### **BÆ°á»›c 3: Ghi Dá»¯ Liá»‡u (Data Input)**
```verilog
// Ghi khá»‘i dá»¯ liá»‡u cáº§n mÃ£ hÃ³a/giáº£i mÃ£ (4 words)
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Block word 0
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Block word 1
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Block word 2
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Block word 3
```

#### **BÆ°á»›c 4: Khá»Ÿi Táº¡o (Initialize)**
```verilog
// Khá»Ÿi táº¡o khÃ³a (key expansion)
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Set init bit
```

#### **BÆ°á»›c 5: Báº¯t Äáº§u Xá»­ LÃ½ (Start Processing)**
```verilog
// Báº¯t Ä‘áº§u mÃ£ hÃ³a/giáº£i mÃ£
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Set next bit
```

### **Kiá»ƒm Tra Tráº¡ng ThÃ¡i vÃ  Äá»c Káº¿t Quáº£**

#### **Kiá»ƒm Tra Status**
```verilog
// Äá»c status register
wbs_adr_i = 0x09, wbs_we_i = 0
// wbs_dat_o sáº½ chá»©a status
// Bit 0 = 1: Core sáºµn sÃ ng
// Bit 1 = 1: Káº¿t quáº£ há»£p lá»‡
```

#### **Äá»c Káº¿t Quáº£**
```verilog
// Äá»c káº¿t quáº£ (4 words)
wbs_adr_i = 0x30, wbs_we_i = 0  // Result word 0
wbs_dat_o = 0x3ad77bb4          // Káº¿t quáº£ byte 0-3

wbs_adr_i = 0x31, wbs_we_i = 0  // Result word 1  
wbs_dat_o = 0x0d7a3660          // Káº¿t quáº£ byte 4-7

wbs_adr_i = 0x32, wbs_we_i = 0  // Result word 2
wbs_dat_o = 0xa89ecaf3          // Káº¿t quáº£ byte 8-11

wbs_adr_i = 0x33, wbs_we_i = 0  // Result word 3
wbs_dat_o = 0x2466ef97          // Káº¿t quáº£ byte 12-15
```

### **VÃ­ Dá»¥ Cá»¥ Thá»ƒ - MÃ£ HÃ³a AES-128**

#### **Setup Phase**
```verilog
// 1. Ghi khÃ³a NIST test vector
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key[0]
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key[1]
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key[2]
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key[3]

// 2. Cáº¥u hÃ¬nh mÃ£ hÃ³a + 128-bit
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1

// 3. Ghi plaintext
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Plaintext[0]
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Plaintext[1]
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Plaintext[2]
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Plaintext[3]
```

#### **Execution Phase**
```verilog
// 4. Khá»Ÿi táº¡o khÃ³a
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1

// 5. Báº¯t Ä‘áº§u mÃ£ hÃ³a
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1
```

#### **Result Phase**
```verilog
// 6. Kiá»ƒm tra status
wbs_adr_i = 0x09, wbs_we_i = 0
// Äá»£i wbs_dat_o[0] = 1 (ready) vÃ  wbs_dat_o[1] = 1 (valid)

// 7. Äá»c ciphertext
wbs_adr_i = 0x30, wbs_we_i = 0  // wbs_dat_o = 0x3ad77bb4
wbs_adr_i = 0x31, wbs_we_i = 0  // wbs_dat_o = 0x0d7a3660
wbs_adr_i = 0x32, wbs_we_i = 0  // wbs_dat_o = 0xa89ecaf3
wbs_adr_i = 0x33, wbs_we_i = 0  // wbs_dat_o = 0x2466ef97
```

### **Timing vÃ  Sequence**
```mermaid
graph TD
    A[Ghi khÃ³a 0x10-0x17] --> B[Cáº¥u hÃ¬nh 0x0A]
    B --> C[Ghi dá»¯ liá»‡u 0x20-0x23]
    C --> D[Khá»Ÿi táº¡o 0x08 bit 0=1]
    D --> E[Báº¯t Ä‘áº§u xá»­ lÃ½ 0x08 bit 1=1]
    E --> F[Kiá»ƒm tra status 0x09]
    F --> G[Äá»c káº¿t quáº£ 0x30-0x33]
```

### **TÃ­n Hiá»‡u Quan Trá»ng**
| TÃ­n Hiá»‡u | Má»¥c ÄÃ­ch | GiÃ¡ Trá»‹ |
|----------|----------|---------|
| `wbs_adr_i` | Chá»n register | `0x00-0x33` |
| `wbs_dat_i` | Dá»¯ liá»‡u ghi | `32-bit` |
| `wbs_we_i` | HÆ°á»›ng truyá»n | `1=write, 0=read` |
| `wbs_stb_i` | Chá»n slave | `1=chá»n AES` |
| `wbs_cyc_i` | Giao dá»‹ch | `1=active` |

---

## ğŸ”— LiÃªn Káº¿t TÃ i Liá»‡u

### **ğŸ“š TÃ i Liá»‡u LÃ½ Thuyáº¿t**
- **[01_theory.md](01_theory.md)** - LÃ½ thuyáº¿t AES vÃ  Caravel Platform
- **[06_references.md](06_references.md)** - TÃ i liá»‡u tham kháº£o vÃ  nguá»“n

### **ğŸ—ï¸ Thiáº¿t Káº¿ RTL**
- **[02_rtl_design.md](02_rtl_design.md)** â† Báº¡n Ä‘ang á»Ÿ Ä‘Ã¢y
- **[rtl_aes.md](rtl_aes.md)** - Module chÃ­nh AES (top-level)
- **[rtl_aes_core.md](rtl_aes_core.md)** - Module Ä‘iá»u khiá»ƒn trung tÃ¢m
- **[rtl_aes_key_mem.md](rtl_aes_key_mem.md)** - Module quáº£n lÃ½ khÃ³a
- **[rtl_aes_encipher_block.md](rtl_aes_encipher_block.md)** - Module mÃ£ hÃ³a
- **[rtl_aes_decipher_block.md](rtl_aes_decipher_block.md)** - Module giáº£i mÃ£

### **ğŸ§ª Testbench vÃ  Verification**
- **[03_rtl_testbench.md](03_rtl_testbench.md)** - Tá»•ng quan testbench vÃ  káº¿t quáº£
- **[tb_aes.md](tb_aes.md)** - Testbench module chÃ­nh AES
- **[tb_aes_core.md](tb_aes_core.md)** - Testbench module Ä‘iá»u khiá»ƒn
- **[tb_aes_key_mem.md](tb_aes_key_mem.md)** - Testbench module khÃ³a
- **[tb_aes_encipher_block.md](tb_aes_encipher_block.md)** - Testbench module mÃ£ hÃ³a
- **[tb_aes_decipher_block.md](tb_aes_decipher_block.md)** - Testbench module giáº£i mÃ£

### **ğŸ”§ HÆ°á»›ng Dáº«n Thá»±c HÃ nh**
- **[cpu_flow.md](cpu_flow.md)** - Luá»“ng thá»±c thi CPU khi giao tiáº¿p vá»›i AES core
- **[04_openlane2_flow.md](04_openlane2_flow.md)** - Quy trÃ¬nh OpenLane2 cho ASIC
- **[05_future_devs.md](05_future_devs.md)** - HÆ°á»›ng phÃ¡t triá»ƒn tÆ°Æ¡ng lai

---

*ğŸ“ TÃ i liá»‡u Ä‘Æ°á»£c cáº­p nháº­t láº§n cuá»‘i: ThÃ¡ng 12/2024*
*ğŸ”§ Dá»± Ã¡n: AES Accelerator trÃªn Caravel Platform*
