Coverage Report by instance with details

=================================================================================
=== Instance: /top/interface_1
=== Design Unit: work.fifo_interface
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/interface_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      18        18         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/proc_/#ublk#306607#140/immed__149
                     fifo.sv(149)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__148
                     fifo.sv(148)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__147
                     fifo.sv(147)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__146
                     fifo.sv(146)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__145
                     fifo.sv(145)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__144
                     fifo.sv(144)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__143
                     fifo.sv(143)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__142
                     fifo.sv(142)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__141
                     fifo.sv(141)                       0          1
/top/DUT/label_full_property
                     fifo.sv(152)                       0          1
/top/DUT/label_empty_property
                     fifo.sv(153)                       0          1
/top/DUT/label_almost_empty_property
                     fifo.sv(154)                       0          1
/top/DUT/label_almost_full_property
                     fifo.sv(155)                       0          1
/top/DUT/label_wr_ack
                     fifo.sv(160)                       0          1
/top/DUT/label_overflow
                     fifo.sv(162)                       0          1
/top/DUT/label_underflow
                     fifo.sv(165)                       0          1
/top/DUT/label_wr_ptr
                     fifo.sv(167)                       0          1
/top/DUT/label_rd_ptr
                     fifo.sv(169)                       0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo.sv
------------------------------------IF Branch------------------------------------
    43                                     10465     Count coming in to IF
    43              1                        948     	if (!rst_n) begin
    48              1                       5042     	else if (wr_en && count < FIFO_DEPTH) begin
    54              1                       4475     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      4475     Count coming in to IF
    56              1                       1563     		if (full & wr_en)
    58              1                       2912     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                      8414     Count coming in to IF
    64              1                        940     	if (!rst_n) begin
    69              1                       2668     	else if (rd_en && count != 0) begin
    74              1                       4806     	else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      4806     Count coming in to IF
    75              1                        222     		if(rd_en &&  count==0)
    77              1                       4584     		else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                      9273     Count coming in to IF
    83              1                        943     	if (!rst_n) begin
    86              1                       8330     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                      8330     Count coming in to IF
    87              1                       3513     		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    89              1                        816     		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    91              1                        154     		else if(({wr_en, rd_en} == 2'b11) && empty)
    93              1                        477     		else if(({wr_en, rd_en} == 2'b11) && full)
                                            3370     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                      5406     Count coming in to IF
    98              1                        817     assign full = (count == FIFO_DEPTH) ? 1 : 0;
    98              2                       4589     assign full = (count == FIFO_DEPTH) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                      5406     Count coming in to IF
    99              1                        522     assign empty = (count == 0)? 1 : 0;
    99              2                       4884     assign empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                     5406     Count coming in to IF
    101             1                       1079     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    101             2                       4327     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                     5406     Count coming in to IF
    102             1                        591     assign almostempty = (count == 1)? 1 : 0;
    102             2                       4815     assign almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                     9261     Count coming in to IF
    140             1                        924     		if(!rst_n) begin
                                            8337     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        22         2    91.66%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File fifo.sv
----------------Focused Condition View-------------------
Line       48 Item    1  (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
        wr_en         Y
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  wr_en_0               -                             
  Row   2:          1  wr_en_1               (count < 8)                   
  Row   3:          1  (count < 8)_0         wr_en                         
  Row   4:          1  (count < 8)_1         wr_en                         

----------------Focused Condition View-------------------
Line       56 Item    1  (full & wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        full         N  '_0' not hit             Hit '_0'
       wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  full_0                wr_en                         
  Row   2:          1  full_1                wr_en                         
  Row   3:          1  wr_en_0               full                          
  Row   4:          1  wr_en_1               full                          

----------------Focused Condition View-------------------
Line       69 Item    1  (rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
         rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (count != 0)                  
  Row   3:          1  (count != 0)_0        rd_en                         
  Row   4:          1  (count != 0)_1        rd_en                         

----------------Focused Condition View-------------------
Line       75 Item    1  (rd_en && (count == 0))
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
         rd_en         Y
  (count == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (count == 0)                  
  Row   3:    ***0***  (count == 0)_0        rd_en                         
  Row   4:          1  (count == 0)_1        rd_en                         

----------------Focused Condition View-------------------
Line       87 Item    1  ((~rd_en && wr_en) && ~full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               (~full && wr_en)              
  Row   2:          1  rd_en_1               -                             
  Row   3:          1  wr_en_0               ~rd_en                        
  Row   4:          1  wr_en_1               (~full && ~rd_en)             
  Row   5:          1  full_0                (~rd_en && wr_en)             
  Row   6:          1  full_1                (~rd_en && wr_en)             

----------------Focused Condition View-------------------
Line       89 Item    1  ((rd_en && ~wr_en) && ~empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (~empty && ~wr_en)            
  Row   3:          1  wr_en_0               (~empty && rd_en)             
  Row   4:          1  wr_en_1               rd_en                         
  Row   5:          1  empty_0               (rd_en && ~wr_en)             
  Row   6:          1  empty_1               (rd_en && ~wr_en)             

----------------Focused Condition View-------------------
Line       91 Item    1  ((rd_en && wr_en) && empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (empty && wr_en)              
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (empty && rd_en)              
  Row   5:          1  empty_0               (rd_en && wr_en)              
  Row   6:          1  empty_1               (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       93 Item    1  ((rd_en && wr_en) && full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (full && wr_en)               
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (full && rd_en)               
  Row   5:          1  full_0                (rd_en && wr_en)              
  Row   6:          1  full_1                (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       98 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       101 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       102 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             



Directive Coverage:
    Directives                       9         9         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__rd_ptr_assertion         FIFO   Verilog  SVA  fifo.sv(170)    2535 Covered   
/top/DUT/cover__wr_ptr_assertion         FIFO   Verilog  SVA  fifo.sv(168)    4783 Covered   
/top/DUT/cover__underflow_assertion      FIFO   Verilog  SVA  fifo.sv(166)     205 Covered   
/top/DUT/cover__overflow_assertion       FIFO   Verilog  SVA  fifo.sv(164)    1495 Covered   
/top/DUT/cover__wr_ack_assertion         FIFO   Verilog  SVA  fifo.sv(161)    4783 Covered   
/top/DUT/cover__almost_full_property     FIFO   Verilog  SVA  fifo.sv(159)    1642 Covered   
/top/DUT/cover__almost_empty_property    FIFO   Verilog  SVA  fifo.sv(158)     952 Covered   
/top/DUT/cover__empty_property           FIFO   Verilog  SVA  fifo.sv(157)    1242 Covered   
/top/DUT/cover__full_property            FIFO   Verilog  SVA  fifo.sv(156)    2308 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        36         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo.sv
    8                                                module FIFO(fifo_interface.DUT interface_1);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               logic [FIFO_WIDTH-1:0] data_in;
    12                                               logic clk, rst_n, wr_en, rd_en;
    13                                               logic [FIFO_WIDTH-1:0] data_out;
    14                                               logic wr_ack, overflow;
    15                                               logic full, empty, almostfull, almostempty, underflow;
    16                                               /*------------------------------------------------------------------------------
    17                                               --connecting inputs and outputs to interface 
    18                                               ------------------------------------------------------------------------------*/
    19              1                      10001     assign data_in = interface_1.data_in;
    20              1                      20003     assign clk     = interface_1.clk;
    21              1                        931     assign rst_n   = interface_1.rst_n;
    22              1                       4216     assign wr_en   = interface_1.wr_en;
    23              1                       4188     assign rd_en   = interface_1.rd_en;
    24                                                                            ////////////////////////////////////
    25                                               assign interface_1.data_out =   data_out;
    26                                               assign interface_1.wr_ack =  wr_ack;
    27                                               assign interface_1.overflow = overflow;
    28                                               assign interface_1.full = full;
    29                                               assign interface_1.empty = empty;
    30                                               assign interface_1.almostfull = almostfull;
    31                                               assign interface_1.almostempty = almostempty;
    32                                               assign interface_1.underflow = underflow;
    33                                               //////////////////////////////////////////////////////////////////////////////
    34                                                
    35                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    36                                               
    37                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    38                                               
    39                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    40                                               reg [max_fifo_addr:0] count;
    41                                               
    42              1                      10465     always @(posedge clk or negedge rst_n) begin
    43                                               	if (!rst_n) begin
    44              1                        948     		wr_ptr <= 0;
    45              1                        948     		overflow<=0;
    46              1                        948     		wr_ack<=0;
    47                                               	end
    48                                               	else if (wr_en && count < FIFO_DEPTH) begin
    49              1                       5042     		mem[wr_ptr] <= data_in;
    50              1                       5042     		wr_ack <= 1;
    51              1                       5042     		wr_ptr <= wr_ptr + 1;
    52              1                       5042     		overflow<=0;
    53                                               	end
    54                                               	else begin 
    55              1                       4475     		wr_ack <= 0; 
    56                                               		if (full & wr_en)
    57              1                       1563     			overflow <= 1;
    58                                               		else
    59              1                       2912     			overflow <= 0;
    60                                               	end
    61                                               end
    62                                               
    63              1                       8414     always @(posedge clk or negedge rst_n) begin
    64                                               	if (!rst_n) begin
    65              1                        940     		rd_ptr <= 0;
    66              1                        940     		data_out<=0;
    67              1                        940     		underflow<=0;
    68                                               	end
    69                                               	else if (rd_en && count != 0) begin
    70              1                       2668     		data_out <= mem[rd_ptr];
    71              1                       2668     		rd_ptr <= rd_ptr + 1;
    72              1                       2668     		underflow<=0;
    73                                               	end
    74                                               	else begin
    75                                               		if(rd_en &&  count==0)
    76              1                        222     		underflow<=1;
    77                                               		else 
    78              1                       4584     		underflow<=0;
    79                                               	end
    80                                               end
    81                                               
    82              1                       9273     always @(posedge clk or negedge rst_n) begin
    83                                               	if (!rst_n) begin
    84              1                        943     		count <= 0;
    85                                               	end
    86                                               	else begin
    87                                               		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    88              1                       3513     			count <= count + 1;
    89                                               		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    90              1                        816     			count <= count - 1;
    91                                               		else if(({wr_en, rd_en} == 2'b11) && empty)
    92              1                        154     			count<=count+1;
    93                                               		else if(({wr_en, rd_en} == 2'b11) && full)
    94              1                        477     			count<=count-1;
    95                                               	end
    96                                               end
    97                                               
    98              1                       5407     assign full = (count == FIFO_DEPTH) ? 1 : 0;
    99              1                       5407     assign empty = (count == 0)? 1 : 0;
    100                                              // assign underflow = (empty && rd_en && rst_n)? 1 : 0; 
    101             1                       5407     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    102             1                       5407     assign almostempty = (count == 1)? 1 : 0;
    103                                              /*------------------------------------------------------------------------------
    104                                              --assertions  
    105                                              ------------------------------------------------------------------------------*/
    106                                              `ifdef ASSERTIONS
    107                                              	property full_property;
    108                                              		@(posedge clk) count==FIFO_DEPTH |-> full==1;
    109                                              	endproperty
    110                                              	property empty_property;
    111                                              		@(posedge clk) count==0 |-> empty==1;
    112                                              	endproperty
    113                                              	property almost_full_property;
    114                                              		@(posedge clk) count==FIFO_DEPTH-1 |-> almostfull==1;
    115                                              	endproperty
    116                                              	property almost_empty_property;
    117                                              		@(posedge clk) count==1 |-> almostempty==1;
    118                                              	endproperty
    119                                              	///////////////////////////////////////////////////////
    120                                              	property wr_ack_assertion;
    121                                              		@(posedge clk) disable iff(!rst_n) (wr_en && !full  ) |-> ##1 wr_ack;
    122                                              	endproperty
    123                                              	property overflow_assertion;
    124                                              		@(posedge clk) disable iff(!rst_n) (wr_en&& full  )   |-> ##1 overflow;
    125                                              	endproperty
    126                                              	property underflow_assertion;
    127                                              		@(posedge clk) disable iff(!rst_n) (rd_en && empty  ) |-> ##1 underflow;
    128                                              	endproperty
    129                                              	//////////////////////////////////////////////////////////////
    130                                              	property wr_ptr_assertion;
    131                                              		@(posedge clk) disable iff(!rst_n) (wr_en&& !full ) |=> (wr_ptr==$past(wr_ptr)+3'b001);
    132                                              	endproperty
    133                                              	property rd_ptr_assertion;
    134                                              		@(posedge clk) disable iff(!rst_n) (rd_en && !empty ) |=> (rd_ptr==$past(rd_ptr)+3'b001);
    135                                              	endproperty
    136                                              	// always_comb begin : proc_ begin
    137                                              	// 	
    138                                              	// end
    139             1                       9261     	always_comb begin : proc_

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106       106         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (106 of 106 bins)

=================================================================================
=== Instance: /top/testbench
=== Design Unit: work.FIFO_tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/testbench/#anonblk#182146786#11#4#/#ublk#182146786#11/immed__13
                     tb.sv(13)                          0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/testbench --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb.sv
    5                                                module FIFO_tb (fifo_interface.testbench interface_1);
    6               1                          1     	FIFO_transaction fifo_1=new;
    7                                                	initial begin
    8               1                          1     		interface_1.rst_n=0;
    9               1                          1     		fifo_1.rst_n=0;
    10              1                          1     		#5;
    11              1                          1     		for (int i = 0; i < 10000; i++) begin
    11              2                      10000     
    12              1                      10000     			@(negedge interface_1.clk);
    13                                               			assert(fifo_1.randomize());
    14              1                      10000     			#1;
    15              1                      10000     			interface_1.data_in=fifo_1.data_in;
    16              1                      10000     			interface_1.rst_n=fifo_1.rst_n;
    17              1                      10000     			interface_1.wr_en=fifo_1.wr_en;
    18              1                      10000     			interface_1.rd_en=fifo_1.rd_en;
    19                                               		end
    20              1                          1     		$display("correct counts = %0d\nincorrect counts = %0d",shared_package::correct_count , shared_package::error_count);
    21              1                          1     		shared_package::test_finished=1;


=================================================================================
=== Instance: /top/monitor_interface
=== Design Unit: work.FIFO_monitor
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        29         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/monitor_interface --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
    1                                                module FIFO_monitor (fifo_interface.monitor interface_1 );
    2                                                	import FIFO_scoreboard_pack::*;
    3                                                	import transaction_package::*;
    4                                                	import coverage_package::*;
    5                                                	FIFO_transaction fifo_trans;
    6               1                          1     	FIFO_scoreboard fifo_score=new;
    7               1                          1     	FIFO_coverage fifo_cover=new;
    8                                                	logic finish;
    9                                                	initial begin
    10              1                          1     		fifo_trans=new();
    11              1                          1     		forever begin
    12              1                      10002     			finish=0;
    13              1                      10002     			fifo_trans.old_overflow=interface_1.overflow;
    14              1                      10002     			fifo_trans.old_full=interface_1.full;
    15              1                      10002     			fifo_trans.old_empty=interface_1.empty;
    16              1                      10002     			fifo_trans.old_almostfull=interface_1.almostfull;
    17              1                      10002     			fifo_trans.old_almostempty=interface_1.almostempty;
    18              1                      10002     			fifo_trans.old_underflow=interface_1.underflow;
    19              1                      10002     			@(negedge interface_1.clk);
    20                                               			////////////////////////////inputs 
    21              1                      10001     			fifo_trans.data_in=interface_1.data_in;
    22              1                      10001     			fifo_trans.rst_n=interface_1.rst_n;
    23              1                      10001     			fifo_trans.wr_en=interface_1.wr_en;
    24              1                      10001     			fifo_trans.rd_en=interface_1.rd_en;
    25                                               			///////////////////////// outputs 
    26              1                      10001     			fifo_trans.data_out=interface_1.data_out;
    27              1                      10001     			fifo_trans.wr_ack=interface_1.wr_ack;
    28              1                      10001     			fifo_trans.overflow=interface_1.overflow;
    29              1                      10001     			fifo_trans.full=interface_1.full;
    30              1                      10001     			fifo_trans.empty=interface_1.empty;
    31              1                      10001     			fifo_trans.almostfull=interface_1.almostfull;
    32              1                      10001     			fifo_trans.almostempty=interface_1.almostempty;
    33              1                      10001     			fifo_trans.underflow=interface_1.underflow;
    34                                               			
    35                                               			fork
    36                                               				begin
    37              1                      10001     					fifo_cover.sample_data(fifo_trans); 	
    38                                               				end
    39                                               				begin
    40              1                      10001     					fifo_score.check_data(fifo_trans); 	
    41                                               				end
    42                                               			join
    43              1                      10001     			finish=1;
    44                                               		end
    45                                               	end
    46                                               	// always @(posedge finish) begin
    47                                               	// 	fifo_cover.sample_data(fifo_trans);
    48                                               
    49                                               	// end
    50                                               	// always @(posedge finish) begin
    51                                               	// 	fifo_score.check_data(fifo_trans);
    52                                               	// //	$display("error = %0d",shared_package::error_count);
    53                                               	// end
    54              1                          1     	always@(posedge  shared_package::test_finished)begin
    55              1                          1     		$stop();

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         0         2     0.00%

================================Toggle Details================================

Toggle Coverage for instance /top/monitor_interface --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            finish           0           0        0.00 

Total Node Count     =          1 
Toggled Node Count   =          0 
Untoggled Node Count =          1 

Toggle Coverage      =       0.00% (0 of 2 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    1                                                module top ();
    2                                                	logic clk;
    3                                                	initial begin
    4               1                          1     		clk=1;
    5               1                          1     		forever begin
    6               1                      20002     		#2	clk=~clk;
    6               2                      20001     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /coverage_package
=== Design Unit: work.coverage_package
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         14        na        na        na
            Covergroup Bins         64        64         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_package/FIFO_coverage/cg_1            100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write                                        6948          1          -    Covered              
        bin donot_write                                  3053          1          -    Covered              
    Coverpoint read_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read                                         3047          1          -    Covered              
        bin donot_read                                   6954          1          -    Covered              
    Coverpoint overflow_label                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1563          1          -    Covered              
        bin low                                          8438          1          -    Covered              
    Coverpoint full_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         2423          1          -    Covered              
        bin low                                          7578          1          -    Covered              
    Coverpoint empty_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                          797          1          -    Covered              
        bin low                                          9204          1          -    Covered              
    Coverpoint almostfull_label                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1736          1          -    Covered              
        bin low                                          8265          1          -    Covered              
    Coverpoint almostempty_label                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1000          1          -    Covered              
        bin low                                          9001          1          -    Covered              
    Coverpoint underflow_label                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                          222          1          -    Covered              
        bin low                                          9779          1          -    Covered              
    Cross cross_write_read_overflow                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1798          1          -    Covered              
            bin <write,donot_read,low>                   4091          1          -    Covered              
            bin <donot_write,read,low>                    767          1          -    Covered              
            bin <write,read,low>                         1782          1          -    Covered              
            bin <donot_write,donot_read,high>             319          1          -    Covered              
            bin <write,donot_read,high>                   746          1          -    Covered              
            bin <donot_write,read,high>                   169          1          -    Covered              
            bin <write,read,high>                         329          1          -    Covered              
    Cross cross_write_read_full                       100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1574          1          -    Covered              
            bin <write,donot_read,low>                   3702          1          -    Covered              
            bin <donot_write,read,low>                    691          1          -    Covered              
            bin <write,read,low>                         1611          1          -    Covered              
            bin <donot_write,donot_read,high>             543          1          -    Covered              
            bin <write,donot_read,high>                  1135          1          -    Covered              
            bin <donot_write,read,high>                   245          1          -    Covered              
            bin <write,read,high>                         500          1          -    Covered              
    Cross cross_write_read_empty                      100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1942          1          -    Covered              
            bin <write,donot_read,low>                   4449          1          -    Covered              
            bin <donot_write,read,low>                    866          1          -    Covered              
            bin <write,read,low>                         1947          1          -    Covered              
            bin <donot_write,donot_read,high>             175          1          -    Covered              
            bin <write,donot_read,high>                   388          1          -    Covered              
            bin <donot_write,read,high>                    70          1          -    Covered              
            bin <write,read,high>                         164          1          -    Covered              
    Cross cross_write_read_almostfull                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1771          1          -    Covered              
            bin <write,donot_read,low>                   3970          1          -    Covered              
            bin <donot_write,read,low>                    761          1          -    Covered              
            bin <write,read,low>                         1763          1          -    Covered              
            bin <donot_write,donot_read,high>             346          1          -    Covered              
            bin <write,donot_read,high>                   867          1          -    Covered              
            bin <donot_write,read,high>                   175          1          -    Covered              
            bin <write,read,high>                         348          1          -    Covered              
    Cross cross_write_read_almostempty                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1925          1          -    Covered              
            bin <write,donot_read,low>                   4346          1          -    Covered              
            bin <donot_write,read,low>                    856          1          -    Covered              
            bin <write,read,low>                         1874          1          -    Covered              
            bin <donot_write,donot_read,high>             192          1          -    Covered              
            bin <write,donot_read,high>                   491          1          -    Covered              
            bin <donot_write,read,high>                    80          1          -    Covered              
            bin <write,read,high>                         237          1          -    Covered              
    Cross cross_write_read_underflow                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             2080          1          -    Covered              
            bin <write,donot_read,low>                   4726          1          -    Covered              
            bin <donot_write,read,low>                    915          1          -    Covered              
            bin <write,read,low>                         2058          1          -    Covered              
            bin <donot_write,donot_read,high>              37          1          -    Covered              
            bin <write,donot_read,high>                   111          1          -    Covered              
            bin <donot_write,read,high>                    21          1          -    Covered              
            bin <write,read,high>                          53          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /coverage_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_package.sv
    1                                                package coverage_package;
    2                                                	import  transaction_package::*;
    3                                                	class FIFO_coverage ;
    4                                                		 FIFO_transaction F_cvg_txn;
    5                                                		 ////////////////////////////////////////////
    6                                                		covergroup cg_1;
    7                                                			write_label: coverpoint F_cvg_txn.wr_en{
    8                                                				bins write={1};
    9                                                				bins donot_write={0};
    10                                               			}
    11                                               			read_label : coverpoint F_cvg_txn.rd_en{
    12                                               				bins read={1};
    13                                               				bins donot_read={0};
    14                                               			}
    15                                               			overflow_label:coverpoint F_cvg_txn.old_overflow{
    16                                               			bins high={1};
    17                                               			bins low={0};
    18                                               			}
    19                                               			full_label:coverpoint F_cvg_txn.old_full{
    20                                               			bins high={1};
    21                                               			bins low={0};
    22                                               			}
    23                                               			empty_label :coverpoint F_cvg_txn.old_empty{
    24                                               			bins high={1};
    25                                               			bins low={0};
    26                                               			}
    27                                               			almostfull_label:coverpoint F_cvg_txn.old_almostfull{
    28                                               			bins high={1};
    29                                               			bins low={0};
    30                                               			}
    31                                               			almostempty_label:coverpoint F_cvg_txn.old_almostempty{
    32                                               			bins high={1};
    33                                               			bins low={0};
    34                                               			}
    35                                               			underflow_label:coverpoint F_cvg_txn.old_underflow{
    36                                               			bins high={1};
    37                                               			bins low={0};
    38                                               			}
    39                                               			cross_write_read_overflow:cross write_label,read_label,overflow_label;
    40                                               			cross_write_read_full:cross write_label,read_label,full_label;
    41                                               			cross_write_read_empty:cross write_label,read_label, empty_label; 
    42                                               			cross_write_read_almostfull:cross write_label,read_label,almostfull_label;
    43                                               			cross_write_read_almostempty:cross write_label,read_label,almostempty_label;
    44                                               			cross_write_read_underflow:cross write_label,read_label,underflow_label;
    45                                               		endgroup : cg_1
    46                                               		////////////////////////////////
    47                                               		function new();
    48              1                          1     			F_cvg_txn=new();
    49              1                          1     			cg_1=new();
    50                                               		endfunction : new
    51                                               		///////////////////////////
    52                                               		function void sample_data(FIFO_transaction F_txn);
    53                                               			// F_cvg_txn.copy(F_txn);
    54              1                      10001     			 F_cvg_txn=new F_txn;
    55              1                      10001     			cg_1.sample();


=================================================================================
=== Instance: /FIFO_scoreboard_pack
=== Design Unit: work.FIFO_scoreboard_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        26         8    76.47%

================================Branch Details================================

Branch Coverage for instance /FIFO_scoreboard_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    13                                     10001     Count coming in to IF
    13              1                    ***0***     			if(data_out_ref!=checked_object.data_out)begin
    17              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     10001     Count coming in to IF
    19              1                    ***0***     			if(wr_ack_ref!=checked_object.wr_ack)begin
    23              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                     10001     Count coming in to IF
    25              1                    ***0***     			if(overflow_ref!=checked_object.overflow)begin
    29              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                     10001     Count coming in to IF
    31              1                    ***0***     			if(full_ref!=checked_object.full)begin
    35              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                     10001     Count coming in to IF
    37              1                    ***0***     			if(empty_ref!=checked_object.empty)begin
    41              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                     10001     Count coming in to IF
    43              1                    ***0***     			if(almostfull_ref!=checked_object.almostfull)begin
    47              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                     10001     Count coming in to IF
    49              1                    ***0***     			if(almostempty_ref!=checked_object.almostempty)begin
    53              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                     10001     Count coming in to IF
    55              1                    ***0***     			if(underflow_ref!=checked_object.underflow)begin
    59              1                      10001     			else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                     10001     Count coming in to IF
    64              1                        484     			if(!checked_object.rst_n)begin
    71              1                       9517     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                      9517     Count coming in to IF
    72              1                       1563     				overflow_ref=(full_ref && checked_object.wr_en ) ? 1:0;
    72              2                       7954     				overflow_ref=(full_ref && checked_object.wr_en ) ? 1:0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                      9517     Count coming in to IF
    73              1                        222     				underflow_ref=(empty_ref && checked_object.rd_en ) ? 1:0 ;
    73              2                       9295     				underflow_ref=(empty_ref && checked_object.rd_en ) ? 1:0 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      9517     Count coming in to IF
    76              1                       5042     						if(checked_object.wr_en && !full_ref)begin
    80              1                       4475     						else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                      9517     Count coming in to IF
    84              1                       2668     						if(checked_object.rd_en && !empty_ref)
                                            6849     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                     10001     Count coming in to IF
    90              1                       2423     			full_ref=(queue.size()==FIFO_DEPTH) ? 1 : 0;
    90              2                       7578     			full_ref=(queue.size()==FIFO_DEPTH) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                     10001     Count coming in to IF
    91              1                        797     			empty_ref=(queue.size()==0) ? 1 : 0;
    91              2                       9204     			empty_ref=(queue.size()==0) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                     10001     Count coming in to IF
    92              1                       1737     			almostfull_ref=(queue.size()==FIFO_DEPTH-1) ? 1 : 0;
    92              2                       8264     			almostfull_ref=(queue.size()==FIFO_DEPTH-1) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                     10001     Count coming in to IF
    93              1                       1000     			almostempty_ref=(queue.size()==1) ? 1 : 0;
    93              2                       9001     			almostempty_ref=(queue.size()==1) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      20        12         8    60.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_scoreboard_pack --

  File FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       13 Item    1  (this.data_out_ref != checked_object.data_out)
Condition totals: 0 of 1 input term covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (this.data_out_ref != checked_object.data_out)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:          1  (this.data_out_ref != checked_object.data_out)_0  -                             
  Row   2:    ***0***  (this.data_out_ref != checked_object.data_out)_1  -                             

----------------Focused Condition View-------------------
Line       19 Item    1  (this.wr_ack_ref != checked_object.wr_ack)
Condition totals: 0 of 1 input term covered = 0.00%

                                  Input Term   Covered  Reason for no coverage   Hint
                                 -----------  --------  -----------------------  --------------
  (this.wr_ack_ref != checked_object.wr_ack)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                    Non-masking condition(s)      
 ---------  ---------  --------------------                          -------------------------     
  Row   1:          1  (this.wr_ack_ref != checked_object.wr_ack)_0  -                             
  Row   2:    ***0***  (this.wr_ack_ref != checked_object.wr_ack)_1  -                             

----------------Focused Condition View-------------------
Line       25 Item    1  (this.overflow_ref != checked_object.overflow)
Condition totals: 0 of 1 input term covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (this.overflow_ref != checked_object.overflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:          1  (this.overflow_ref != checked_object.overflow)_0  -                             
  Row   2:    ***0***  (this.overflow_ref != checked_object.overflow)_1  -                             

----------------Focused Condition View-------------------
Line       31 Item    1  (this.full_ref != checked_object.full)
Condition totals: 0 of 1 input term covered = 0.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
  (this.full_ref != checked_object.full)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:          1  (this.full_ref != checked_object.full)_0  -                             
  Row   2:    ***0***  (this.full_ref != checked_object.full)_1  -                             

----------------Focused Condition View-------------------
Line       37 Item    1  (this.empty_ref != checked_object.empty)
Condition totals: 0 of 1 input term covered = 0.00%

                                Input Term   Covered  Reason for no coverage   Hint
                               -----------  --------  -----------------------  --------------
  (this.empty_ref != checked_object.empty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                  Non-masking condition(s)      
 ---------  ---------  --------------------                        -------------------------     
  Row   1:          1  (this.empty_ref != checked_object.empty)_0  -                             
  Row   2:    ***0***  (this.empty_ref != checked_object.empty)_1  -                             

----------------Focused Condition View-------------------
Line       43 Item    1  (this.almostfull_ref != checked_object.almostfull)
Condition totals: 0 of 1 input term covered = 0.00%

                                          Input Term   Covered  Reason for no coverage   Hint
                                         -----------  --------  -----------------------  --------------
  (this.almostfull_ref != checked_object.almostfull)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                            Non-masking condition(s)      
 ---------  ---------  --------------------                                  -------------------------     
  Row   1:          1  (this.almostfull_ref != checked_object.almostfull)_0  -                             
  Row   2:    ***0***  (this.almostfull_ref != checked_object.almostfull)_1  -                             

----------------Focused Condition View-------------------
Line       49 Item    1  (this.almostempty_ref != checked_object.almostempty)
Condition totals: 0 of 1 input term covered = 0.00%

                                            Input Term   Covered  Reason for no coverage   Hint
                                           -----------  --------  -----------------------  --------------
  (this.almostempty_ref != checked_object.almostempty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                              Non-masking condition(s)      
 ---------  ---------  --------------------                                    -------------------------     
  Row   1:          1  (this.almostempty_ref != checked_object.almostempty)_0  -                             
  Row   2:    ***0***  (this.almostempty_ref != checked_object.almostempty)_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (this.underflow_ref != checked_object.underflow)
Condition totals: 0 of 1 input term covered = 0.00%

                                        Input Term   Covered  Reason for no coverage   Hint
                                       -----------  --------  -----------------------  --------------
  (this.underflow_ref != checked_object.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                -------------------------     
  Row   1:          1  (this.underflow_ref != checked_object.underflow)_0  -                             
  Row   2:    ***0***  (this.underflow_ref != checked_object.underflow)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (this.full_ref && checked_object.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
         this.full_ref         Y
  checked_object.wr_en         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  this.full_ref_0         -                             
  Row   2:          1  this.full_ref_1         checked_object.wr_en          
  Row   3:          1  checked_object.wr_en_0  this.full_ref                 
  Row   4:          1  checked_object.wr_en_1  this.full_ref                 

----------------Focused Condition View-------------------
Line       73 Item    1  (this.empty_ref && checked_object.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
        this.empty_ref         Y
  checked_object.rd_en         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  this.empty_ref_0        -                             
  Row   2:          1  this.empty_ref_1        checked_object.rd_en          
  Row   3:          1  checked_object.rd_en_0  this.empty_ref                
  Row   4:          1  checked_object.rd_en_1  this.empty_ref                

----------------Focused Condition View-------------------
Line       76 Item    1  (checked_object.wr_en && ~this.full_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  checked_object.wr_en         Y
         this.full_ref         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  checked_object.wr_en_0  -                             
  Row   2:          1  checked_object.wr_en_1  ~this.full_ref                
  Row   3:          1  this.full_ref_0         checked_object.wr_en          
  Row   4:          1  this.full_ref_1         checked_object.wr_en          

----------------Focused Condition View-------------------
Line       84 Item    1  (checked_object.rd_en && ~this.empty_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  checked_object.rd_en         Y
        this.empty_ref         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  checked_object.rd_en_0  -                             
  Row   2:          1  checked_object.rd_en_1  ~this.empty_ref               
  Row   3:          1  this.empty_ref_0        checked_object.rd_en          
  Row   4:          1  this.empty_ref_1        checked_object.rd_en          

----------------Focused Condition View-------------------
Line       90 Item    1  (size(this.queue) == 8)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (size(this.queue) == 8)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (size(this.queue) == 8)_0  -                             
  Row   2:          1  (size(this.queue) == 8)_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (size(this.queue) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (size(this.queue) == 0)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (size(this.queue) == 0)_0  -                             
  Row   2:          1  (size(this.queue) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    1  (size(this.queue) == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (size(this.queue) == (8 - 1))         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (size(this.queue) == (8 - 1))_0  -                             
  Row   2:          1  (size(this.queue) == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       93 Item    1  (size(this.queue) == 1)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (size(this.queue) == 1)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (size(this.queue) == 1)_0  -                             
  Row   2:          1  (size(this.queue) == 1)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      40        24        16    60.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_scoreboard_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
    1                                                package FIFO_scoreboard_pack;
    2                                                	import shared_package::*;
    3                                                	import transaction_package::*;
    4                                                	// int address=clog2(FIFO_DEPTH);
    5                                                	class FIFO_scoreboard ;
    6                                                		logic [FIFO_WIDTH-1:0] queue[$];
    7                                                		//int correct_count,error_count;
    8                                                		logic [FIFO_WIDTH-1:0] data_out_ref;
    9                                                		logic wr_ack_ref, overflow_ref;
    10                                               		logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    11                                               		function check_data(FIFO_transaction checked_object);
    12              1                      10001     			reference_model(checked_object);
    13                                               			if(data_out_ref!=checked_object.data_out)begin
    14              1                    ***0***     				$display("error in data_out at time %0t",$time());
    15              1                    ***0***     				error_count++;
    16                                               			end
    17                                               			else 
    18              1                      10001     				correct_count++;
    19                                               			if(wr_ack_ref!=checked_object.wr_ack)begin
    20              1                    ***0***     				$display("error in wr_ack at time %0t",$time());
    21              1                    ***0***     				error_count++;
    22                                               			end
    23                                               			else 
    24              1                      10001     				correct_count++;
    25                                               			if(overflow_ref!=checked_object.overflow)begin
    26              1                    ***0***     				$display("error in overflow at time %0t",$time());
    27              1                    ***0***     				error_count++;
    28                                               			end
    29                                               			else 
    30              1                      10001     				correct_count++;
    31                                               			if(full_ref!=checked_object.full)begin
    32              1                    ***0***     				$display("error in full at time %0t",$time());
    33              1                    ***0***     				error_count++;
    34                                               			end
    35                                               			else 
    36              1                      10001     				correct_count++;
    37                                               			if(empty_ref!=checked_object.empty)begin
    38              1                    ***0***     				$display("error in empty at time %0t",$time());
    39              1                    ***0***     				error_count++;
    40                                               			end
    41                                               			else 
    42              1                      10001     				correct_count++;
    43                                               			if(almostfull_ref!=checked_object.almostfull)begin
    44              1                    ***0***     				$display("error in almostfull at time %0t",$time());
    45              1                    ***0***     				error_count++;
    46                                               			end
    47                                               			else 
    48              1                      10001     				correct_count++;
    49                                               			if(almostempty_ref!=checked_object.almostempty)begin
    50              1                    ***0***     				$display("error in almostempty at time %0t",$time());
    51              1                    ***0***     				error_count++;
    52                                               			end
    53                                               			else 
    54              1                      10001     				correct_count++;
    55                                               			if(underflow_ref!=checked_object.underflow)begin
    56              1                    ***0***     				$display("error in underflow at time %0t",$time());
    57              1                    ***0***     				error_count++;
    58                                               			end
    59                                               			else 
    60              1                      10001     				correct_count++;
    61                                               		endfunction : check_data
    62                                               		function void reference_model(FIFO_transaction checked_object);
    63                                               			// static [address-1:0]rd_ptr,wr_ptr;
    64                                               			if(!checked_object.rst_n)begin
    65              1                        484     				queue.delete();
    66              1                        484     				underflow_ref=0;
    67              1                        484     				overflow_ref=0;
    68              1                        484     				wr_ack_ref=0;
    69              1                        484     				data_out_ref=0;
    70                                               			end
    71                                               			else begin
    72              1                       9517     				overflow_ref=(full_ref && checked_object.wr_en ) ? 1:0;
    73              1                       9517     				underflow_ref=(empty_ref && checked_object.rd_en ) ? 1:0 ;
    74                                               				fork
    75                                               					begin
    76                                               						if(checked_object.wr_en && !full_ref)begin
    77              1                       5042     							queue.push_back(checked_object.data_in);
    78              1                       5042     							wr_ack_ref=1;
    79                                               						end
    80                                               						else 
    81              1                       4475     							wr_ack_ref=0;
    82                                               					end
    83                                               					begin
    84                                               						if(checked_object.rd_en && !empty_ref)
    85              1                       2668     							data_out_ref=queue.pop_front();
    86                                               					end
    87                                               
    88                                               				join
    89                                               			end
    90              1                      10001     			full_ref=(queue.size()==FIFO_DEPTH) ? 1 : 0;
    91              1                      10001     			empty_ref=(queue.size()==0) ? 1 : 0;
    92              1                      10001     			almostfull_ref=(queue.size()==FIFO_DEPTH-1) ? 1 : 0;
    93              1                      10001     			almostempty_ref=(queue.size()==1) ? 1 : 0;


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_package/FIFO_coverage/cg_1            100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write                                        6948          1          -    Covered              
        bin donot_write                                  3053          1          -    Covered              
    Coverpoint read_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read                                         3047          1          -    Covered              
        bin donot_read                                   6954          1          -    Covered              
    Coverpoint overflow_label                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1563          1          -    Covered              
        bin low                                          8438          1          -    Covered              
    Coverpoint full_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         2423          1          -    Covered              
        bin low                                          7578          1          -    Covered              
    Coverpoint empty_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                          797          1          -    Covered              
        bin low                                          9204          1          -    Covered              
    Coverpoint almostfull_label                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1736          1          -    Covered              
        bin low                                          8265          1          -    Covered              
    Coverpoint almostempty_label                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1000          1          -    Covered              
        bin low                                          9001          1          -    Covered              
    Coverpoint underflow_label                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                          222          1          -    Covered              
        bin low                                          9779          1          -    Covered              
    Cross cross_write_read_overflow                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1798          1          -    Covered              
            bin <write,donot_read,low>                   4091          1          -    Covered              
            bin <donot_write,read,low>                    767          1          -    Covered              
            bin <write,read,low>                         1782          1          -    Covered              
            bin <donot_write,donot_read,high>             319          1          -    Covered              
            bin <write,donot_read,high>                   746          1          -    Covered              
            bin <donot_write,read,high>                   169          1          -    Covered              
            bin <write,read,high>                         329          1          -    Covered              
    Cross cross_write_read_full                       100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1574          1          -    Covered              
            bin <write,donot_read,low>                   3702          1          -    Covered              
            bin <donot_write,read,low>                    691          1          -    Covered              
            bin <write,read,low>                         1611          1          -    Covered              
            bin <donot_write,donot_read,high>             543          1          -    Covered              
            bin <write,donot_read,high>                  1135          1          -    Covered              
            bin <donot_write,read,high>                   245          1          -    Covered              
            bin <write,read,high>                         500          1          -    Covered              
    Cross cross_write_read_empty                      100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1942          1          -    Covered              
            bin <write,donot_read,low>                   4449          1          -    Covered              
            bin <donot_write,read,low>                    866          1          -    Covered              
            bin <write,read,low>                         1947          1          -    Covered              
            bin <donot_write,donot_read,high>             175          1          -    Covered              
            bin <write,donot_read,high>                   388          1          -    Covered              
            bin <donot_write,read,high>                    70          1          -    Covered              
            bin <write,read,high>                         164          1          -    Covered              
    Cross cross_write_read_almostfull                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1771          1          -    Covered              
            bin <write,donot_read,low>                   3970          1          -    Covered              
            bin <donot_write,read,low>                    761          1          -    Covered              
            bin <write,read,low>                         1763          1          -    Covered              
            bin <donot_write,donot_read,high>             346          1          -    Covered              
            bin <write,donot_read,high>                   867          1          -    Covered              
            bin <donot_write,read,high>                   175          1          -    Covered              
            bin <write,read,high>                         348          1          -    Covered              
    Cross cross_write_read_almostempty                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             1925          1          -    Covered              
            bin <write,donot_read,low>                   4346          1          -    Covered              
            bin <donot_write,read,low>                    856          1          -    Covered              
            bin <write,read,low>                         1874          1          -    Covered              
            bin <donot_write,donot_read,high>             192          1          -    Covered              
            bin <write,donot_read,high>                   491          1          -    Covered              
            bin <donot_write,read,high>                    80          1          -    Covered              
            bin <write,read,high>                         237          1          -    Covered              
    Cross cross_write_read_underflow                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <donot_write,donot_read,low>             2080          1          -    Covered              
            bin <write,donot_read,low>                   4726          1          -    Covered              
            bin <donot_write,read,low>                    915          1          -    Covered              
            bin <write,read,low>                         2058          1          -    Covered              
            bin <donot_write,donot_read,high>              37          1          -    Covered              
            bin <write,donot_read,high>                   111          1          -    Covered              
            bin <donot_write,read,high>                    21          1          -    Covered              
            bin <write,read,high>                          53          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__rd_ptr_assertion         FIFO   Verilog  SVA  fifo.sv(170)    2535 Covered   
/top/DUT/cover__wr_ptr_assertion         FIFO   Verilog  SVA  fifo.sv(168)    4783 Covered   
/top/DUT/cover__underflow_assertion      FIFO   Verilog  SVA  fifo.sv(166)     205 Covered   
/top/DUT/cover__overflow_assertion       FIFO   Verilog  SVA  fifo.sv(164)    1495 Covered   
/top/DUT/cover__wr_ack_assertion         FIFO   Verilog  SVA  fifo.sv(161)    4783 Covered   
/top/DUT/cover__almost_full_property     FIFO   Verilog  SVA  fifo.sv(159)    1642 Covered   
/top/DUT/cover__almost_empty_property    FIFO   Verilog  SVA  fifo.sv(158)     952 Covered   
/top/DUT/cover__empty_property           FIFO   Verilog  SVA  fifo.sv(157)    1242 Covered   
/top/DUT/cover__full_property            FIFO   Verilog  SVA  fifo.sv(156)    2308 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 9

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/proc_/#ublk#306607#140/immed__149
                     fifo.sv(149)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__148
                     fifo.sv(148)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__147
                     fifo.sv(147)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__146
                     fifo.sv(146)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__145
                     fifo.sv(145)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__144
                     fifo.sv(144)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__143
                     fifo.sv(143)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__142
                     fifo.sv(142)                       0          1
/top/DUT/proc_/#ublk#306607#140/immed__141
                     fifo.sv(141)                       0          1
/top/DUT/label_full_property
                     fifo.sv(152)                       0          1
/top/DUT/label_empty_property
                     fifo.sv(153)                       0          1
/top/DUT/label_almost_empty_property
                     fifo.sv(154)                       0          1
/top/DUT/label_almost_full_property
                     fifo.sv(155)                       0          1
/top/DUT/label_wr_ack
                     fifo.sv(160)                       0          1
/top/DUT/label_overflow
                     fifo.sv(162)                       0          1
/top/DUT/label_underflow
                     fifo.sv(165)                       0          1
/top/DUT/label_wr_ptr
                     fifo.sv(167)                       0          1
/top/DUT/label_rd_ptr
                     fifo.sv(169)                       0          1
/top/testbench/#anonblk#182146786#11#4#/#ublk#182146786#11/immed__13
                     tb.sv(13)                          0          1

Total Coverage By Instance (filtered view): 92.93%

