

####   Resource Utilization Report   ####

    Top level module name: full_adder

    Resource usage:
       1 Logic 6-LUT CLBs
            1 CLB LUTs utilized (up to 4 per CLB)
                 1 of which are dual 5-input LUTs
                 2 LUTs total
       5 I/O CLBs
            3  Input pins
            4 Output pins
       1 Clock
           Clock 0: net    14, virtual_clock, Fanout: 5 CLBs
           Total 1 unique clocks
    need 0 DSP and 1 Logic-Memory FPGA 1K Tiles.

 
####   Resource Utilization Complete   ####

TILE-REQ:		0		0		0		1

### Total FPGA resources from current floorplan: ###
                       184 IOBs
                       140 Logic 6-LUT CLBs
                              40 CLBs support RAM/SR

Usage of Logic CLBs is 0.7%.
    Logic-Memory CLB for RAM/Shift-Register is 0.0%.
Usage of LUTs is 0.2%.
    dual-LUTs is 0.2%.
Usage of FF is 0.0%.
    dual-FF is 0.0%.
Usage of IO CLB is 2.7%.
