# ğŸ“ RISC-V Processor Projects - Final Term Digital Design Course

Dá»± Ã¡n nÃ y táº­p trung vÃ o viá»‡c thiáº¿t káº¿ **bá»™ xá»­ lÃ½ RISC-V** báº±ng **Verilog HDL**.

---

## ğŸ“– Giá»›i Thiá»‡u

### Tá»•ng Quan
Dá»± Ã¡n nÃ y gá»“m 2 cÃ¡ch triá»ƒn khai khÃ¡c nhau cá»§a bá»™ xá»­ lÃ½ RISC-V:
- **RISC-V 5-stage Pipeline**: Kiáº¿n trÃºc hiá»‡u suáº¥t cao vá»›i pipeline 5 giai Ä‘oáº¡n
- **Single-Cycle RISC-V**: Kiáº¿n trÃºc Ä‘Æ¡n giáº£n vá»›i 1 chu ká»³/lá»‡nh

### Má»¥c Ä‘Ã­ch
- ğŸ“š **Há»c táº­p**: Há»c thiáº¿t káº¿ CPU tá»« cáº¥p Ä‘á»™ pháº§n cá»©ng
- âš–ï¸ **So sÃ¡nh hiá»‡u suáº¥t**: Giá»¯a kiáº¿n trÃºc pipeline (hiá»‡u suáº¥t cao) vs single-cycle (Ä‘Æ¡n giáº£n)
- ğŸ§ª **PhÃ¢n tÃ­ch kiáº¿n trÃºc**: Sá»­ dá»¥ng Quartus (cÃ´ng cá»¥ thiáº¿t káº¿ FPGA) vÃ  QuestaSim
- ğŸ”§ **Hiá»ƒu thÃªm vá» RISC-V ISA**: Táº­p há»£p lá»‡nh open-source

---

## ğŸ“ Cáº¥u TrÃºc Tá»•ng Quan Dá»± Ãn

```
RISC-V_Processor/
â”œâ”€â”€ RISC-V-5-stage-Pipeline-main/      (Kiáº¿n trÃºc Pipeline 5 giai Ä‘oáº¡n)
â”‚   â”œâ”€â”€ core.v                         (Module chÃ­nh káº¿t ná»‘i cÃ¡c stage)
â”‚   â”œâ”€â”€ fetch.v                        (Giai Ä‘oáº¡n 1: Láº¥y lá»‡nh)
â”‚   â”œâ”€â”€ decode.v                       (Giai Ä‘oáº¡n 2: Giáº£i mÃ£ lá»‡nh)
â”‚   â”œâ”€â”€ execute.v                      (Giai Ä‘oáº¡n 3: Thá»±c hiá»‡n phÃ©p toÃ¡n)
â”‚   â”œâ”€â”€ memory.v                       (Giai Ä‘oáº¡n 4: Truy cáº­p bá»™ nhá»›)
â”‚   â”œâ”€â”€ hazard_unit.v                  (Xá»­ lÃ½ xung Ä‘á»™t dá»¯ liá»‡u)
â”‚   â”œâ”€â”€ imem.v                         (Bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh)
â”‚   â”œâ”€â”€ data_memory.v                  (Bá»™ nhá»› dá»¯ liá»‡u)
â”‚   â”œâ”€â”€ RISCV_Pipeline.v               (Top-level module)
â”‚   â”œâ”€â”€ tb_pipeline_automated.v        (Testbench tá»± Ä‘á»™ng)
â”‚   â”œâ”€â”€ tb_riscv.v                     (Testbench cÆ¡ báº£n)
â”‚   â”œâ”€â”€ tb_bubble_sort.v               (Testbench sáº¯p xáº¿p)
â”‚   â”œâ”€â”€ RISCV_Pipeline.qsf/.qpf        (Cáº¥u hÃ¬nh Quartus)
â”‚   â”œâ”€â”€ RISCV_5stage_pipeline.mpf      (Cáº¥u hÃ¬nh ModelSim)
â”‚   â””â”€â”€ db/                            (CÆ¡ sá»Ÿ dá»¯ liá»‡u biÃªn dá»‹ch)
â”‚
â””â”€â”€ Single-Cycle-RISC-V-Processor-main/  (Kiáº¿n trÃºc Single-Cycle)
    â”œâ”€â”€ control_unit.v                 (Táº¡o tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn)
    â”œâ”€â”€ datapath.v                     (ÄÆ°á»ng dá»¯ liá»‡u chÃ­nh)
    â”œâ”€â”€ register_file.v                (32 thanh ghi)
    â”œâ”€â”€ data_memory.v                  (Bá»™ nhá»› dá»¯ liá»‡u)
    â”œâ”€â”€ imem.v                         (Bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh)
    â”œâ”€â”€ riscv.v                        (Module top-level)
    â”œâ”€â”€ Single_cycle_RISCV.v           (Wrapper)
    â”œâ”€â”€ tb_control_unit.v              (Testbench control unit)
    â”œâ”€â”€ tb_datapath.v                  (Testbench datapath)
    â”œâ”€â”€ tb_data_memory.v               (Testbench data memory)
    â”œâ”€â”€ tb_imem.v                      (Testbench instruction memory)
    â””â”€â”€ tb_register_file.v             (Testbench register file)
```

---

## ğŸ—ï¸ Kiáº¿n TrÃºc 1: RISC-V 5-stage Pipeline

### SÆ¡ Ä‘á»“ Pipeline 5 Giai Äoáº¡n

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ FETCH   â”‚ â†’  â”‚ DECODE  â”‚ â†’  â”‚ EXECUTE â”‚ â†’  â”‚ MEMORY  â”‚ â†’  â”‚ WRITE-BACK â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
 (Stage 1)     (Stage 2)       (Stage 3)      (Stage 4)       (Stage 5)
```

### CÃ¡c Giai Äoáº¡n Chi Tiáº¿t

#### **1ï¸âƒ£ FETCH (fetch.v)**
- Láº¥y lá»‡nh tá»« bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh (Instruction Memory)
- TÃ­nh toÃ¡n Ä‘á»‹a chá»‰ PC (Program Counter) tiáº¿p theo
- Há»— trá»£ jump/branch thÃ´ng qua `pcselE` vÃ  `pcTargetE`
- Quáº£n lÃ½ stall vÃ  flush cho hazard handling

#### **2ï¸âƒ£ DECODE (decode.v)**
- Giáº£i mÃ£ lá»‡nh RISC-V Ä‘á»ƒ láº¥y opcode, registers, immediate values
- Äá»c dá»¯ liá»‡u tá»« 2 thanh ghi (rs1, rs2)
- Táº¡o cÃ¡c tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn cho cÃ¡c stage tiáº¿p theo

#### **3ï¸âƒ£ EXECUTE (execute.v)**
- Thá»±c hiá»‡n phÃ©p toÃ¡n ALU (Add, Sub, AND, OR, XOR, SLT, v.v.)
- TÃ­nh toÃ¡n Ä‘á»‹a chá»‰ branch/jump
- Xá»­ lÃ½ forwarding Ä‘á»ƒ giáº£i quyáº¿t data hazards
- Táº¡o cÃ¡c flag: branch taken, comparison results

#### **4ï¸âƒ£ MEMORY (memory.v)**
- Truy cáº­p bá»™ nhá»› dá»¯ liá»‡u (load/store)
- Há»— trá»£ cÃ¡c kÃ­ch thÆ°á»›c khÃ¡c nhau: byte, halfword, word
- Äá»c/ghi dá»¯ liá»‡u tá»«/vÃ o data_memory.v

#### **5ï¸âƒ£ WRITE-BACK**
- Ghi káº¿t quáº£ vÃ o thanh ghi Ä‘Ã­ch (rd)
- CÃ³ thá»ƒ lÃ : ALU result, memory data, PC+4 (cho link registers)

### Module Há»— Trá»£

#### **hazard_unit.v** - Xá»­ LÃ½ Xung Äá»™t
- **Hazard lÃ  gÃ¬?** Khi lá»‡nh tiáº¿p theo phá»¥ thuá»™c vÃ o káº¿t quáº£ cá»§a lá»‡nh trÆ°á»›c
- **Giáº£i phÃ¡p**:
  - **Forwarding/Bypassing**: ÄÆ°a dá»¯ liá»‡u tá»« stage sau trá»Ÿ láº¡i stage EXECUTE
  - **Stalling**: Dá»«ng pipeline cho Ä‘áº¿n khi dá»¯ liá»‡u sáºµn sÃ ng
  - **Flushing**: Loáº¡i bá» lá»‡nh trong pipeline khi cÃ³ branch

#### **imem.v** - Instruction Memory
- Bá»™ nhá»› chá»‰ Ä‘á»c chá»©a cÃ¡c lá»‡nh RISC-V
- Truyá»n lá»‡nh theo Ä‘á»‹a chá»‰ PC

#### **data_memory.v** - Data Memory
- Bá»™ nhá»› Ä‘á»c/ghi cho dá»¯ liá»‡u
- Hoáº¡t Ä‘á»™ng Ä‘á»“ng bá»™ vá»›i clock

### Æ¯u Äiá»ƒm Pipeline
âœ… **ThÃ´ng lÆ°á»£ng cao**: 3-5 lá»‡nh/chu ká»³  
âœ… **Hiá»‡u suáº¥t tá»‘t**: Xá»­ lÃ½ lá»‡nh song song  
âœ… **SÃ¡t vá»›i CPU thá»±c**: Pháº§n lá»›n CPU hiá»‡n Ä‘áº¡i dÃ¹ng kiáº¿n trÃºc nÃ y

### NhÆ°á»£c Äiá»ƒm
âŒ **Phá»©c táº¡p**: Pháº£i xá»­ lÃ½ hazards  
âŒ **Chi phÃ­ Ä‘iá»u khiá»ƒn**: Hazard unit, forwarding logic  
âŒ **Äá»™ trá»… lá»‡nh**: ~5 chu ká»³ cho 1 lá»‡nh hoÃ n táº¥t

---

## ğŸ”„ Kiáº¿n TrÃºc 2: Single-Cycle RISC-V

### SÆ¡ Äá»“ Single-Cycle

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ FETCH â†’ DECODE â†’ EXECUTE â†’ MEMORY â†’ WRITE-BACK   â”‚  (1 chu ká»³)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### CÃ¡ch Hoáº¡t Äá»™ng
- **Má»—i lá»‡nh** máº¥t **1 chu ká»³ clock** Ä‘á»ƒ hoÃ n táº¥t tá»« fetch Ä‘áº¿n write-back
- KhÃ´ng cÃ³ pipeline â†’ khÃ´ng cÃ³ hazards
- Tá»«ng lá»‡nh Ä‘Æ°á»£c xá»­ lÃ½ **tuáº§n tá»± hoÃ n toÃ n**

### CÃ¡c Module ChÃ­nh

#### **control_unit.v**
- Giáº£i mÃ£ opcode/funct3/funct7 tá»« lá»‡nh
- Táº¡o ra cÃ¡c tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn: `regwen`, `memrw`, `alusel`, `immsel`, v.v.
- Quyáº¿t Ä‘á»‹nh: register write enable, memory write, ALU operation, v.v.

#### **datapath.v**
- **ÄÆ°á»ng dá»¯ liá»‡u chÃ­nh** cá»§a bá»™ xá»­ lÃ½
- Gá»“m:
  - Program Counter (PC)
  - Register File (32 thanh ghi)
  - ALU (arithmetic logic unit)
  - Immediate Value Extender (má»Ÿ rá»™ng immediate)
  - Multiplexers (chá»n nguá»“n dá»¯ liá»‡u)
  - Branch/comparison logic

#### **register_file.v**
- 32 thanh ghi RISC-V (x0-x31)
- x0 luÃ´n = 0
- Äá»c 2 thanh ghi song song
- Ghi 1 thanh ghi má»—i chu ká»³

#### **imem.v & data_memory.v**
- TÆ°Æ¡ng tá»± pipeline version
- Bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh vÃ  bá»™ nhá»› dá»¯ liá»‡u

#### **riscv.v**
- Module top-level
- Káº¿t ná»‘i `control_unit` + `datapath`

### Æ¯u Äiá»ƒm Single-Cycle
âœ… **ÄÆ¡n giáº£n**: Dá»… hiá»ƒu logic  
âœ… **KhÃ´ng hazards**: KhÃ´ng cáº§n xá»­ lÃ½ xung Ä‘á»™t  
âœ… **Dá»… debug**: Control flow rÃµ rÃ ng  
âœ… **Tá»‘t cho há»c táº­p**: Ná»n táº£ng Ä‘á»ƒ hiá»ƒu CPU

### NhÆ°á»£c Äiá»ƒm
âŒ **Hiá»‡u suáº¥t tháº¥p**: 1 lá»‡nh/chu ká»³  
âŒ **Chu ká»³ dÃ i**: Pháº£i chá» táº¥t cáº£ stage hoÃ n táº¥t  
âŒ **LÃ£ng phÃ­**: Nhiá»u pháº§n tá»­ khÃ´ng hoáº¡t Ä‘á»™ng khi Ä‘ang á»Ÿ stage khÃ¡c

---

## ğŸ“Š Báº£ng So SÃ¡nh

| TiÃªu ChÃ­ | Pipeline (5-stage) | Single-Cycle |
|----------|-------------------|--------------|
| **ThÃ´ng lÆ°á»£ng** | 3-5 lá»‡nh/chu ká»³ | 1 lá»‡nh/chu ká»³ |
| **Äá»™ phá»©c táº¡p** | Cao (hazard unit) | Tháº¥p |
| **Äá»™ trá»…/lá»‡nh** | ~5 chu ká»³ | ~1 chu ká»³ |
| **Xung Ä‘á»™t dá»¯ liá»‡u** | CÃ³ (cáº§n xá»­ lÃ½) | KhÃ´ng |
| **KhÃ³ Ä‘á»™ há»c táº­p** | KhÃ³ | Dá»… |
| **SÃ¡t vá»›i CPU thá»±c** | Ráº¥t sÃ¡t | KhÃ´ng sÃ¡t |
| **Giai Ä‘oáº¡n riÃªng** | CÃ³ | KhÃ´ng |
| **Forwarding logic** | Cáº§n thiáº¿t | KhÃ´ng cáº§n |

---

## ğŸ§ª Testbench (Bá»™ Kiá»ƒm Tra)

### Pipeline Version

#### **tb_pipeline_automated.v**
- Kiá»ƒm tra tá»± Ä‘á»™ng cÃ¡c lá»‡nh RISC-V
- Kiá»ƒm tra pipeline hoáº¡t Ä‘á»™ng Ä‘Ãºng
- Kiá»ƒm tra hazard detection

#### **tb_riscv.v**
- Testbench cÆ¡ báº£n
- Lá»‡nh máº«u Ä‘á»ƒ kiá»ƒm tra

#### **tb_bubble_sort.v**
- Testbench thá»±c táº¿: **Thuáº­t toÃ¡n sáº¯p xáº¿p Bubble Sort**
- Kiá»ƒm tra pipeline vá»›i chÆ°Æ¡ng trÃ¬nh phá»©c táº¡p hÆ¡n
- Sá»­ dá»¥ng cÃ¡c lá»‡nh: load, store, branch, ALU operations

### Single-Cycle Version

#### **tb_control_unit.v**
- Kiá»ƒm tra viá»‡c giáº£i mÃ£ lá»‡nh
- Kiá»ƒm tra tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn Ä‘Æ°á»£c táº¡o Ä‘Ãºng

#### **tb_datapath.v**
- Kiá»ƒm tra Ä‘Æ°á»ng dá»¯ liá»‡u
- Kiá»ƒm tra PC, ALU, register operations

#### **tb_data_memory.v & tb_imem.v**
- Kiá»ƒm tra bá»™ nhá»› dá»¯ liá»‡u
- Kiá»ƒm tra bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh

#### **tb_register_file.v**
- Kiá»ƒm tra Ä‘á»c/ghi thanh ghi

---

## ğŸ”§ NgÃ´n Ngá»¯ & CÃ´ng Cá»¥

- **Verilog HDL**: NgÃ´n ngá»¯ mÃ´ táº£ pháº§n cá»©ng
- **Quartus Prime**: IDE thiáº¿t káº¿ FPGA cá»§a Intel/Altera
- **QuestaSim**: CÃ´ng cá»¥ mÃ´ phá»ng Verilog
- **RISC-V ISA**: Táº­p há»£p lá»‡nh (Open-source ISA)

---

## ğŸ“š Lá»‡nh RISC-V ÄÆ°á»£c Há»— Trá»£

### CÃ¡c Loáº¡i Lá»‡nh
- **R-type**: ToÃ¡n há»c vÃ  logic (ADD, SUB, AND, OR, XOR, SLT)
- **I-type**: ToÃ¡n há»c ngay láº­p tá»©c (ADDI, ANDI, ORI)
- **Load/Store**: LW, SW (load/store word)
- **Branch**: BEQ, BNE, BLT, BGE
- **Jump**: JAL, JALR

### LÆ°u Ã½: Hiá»‡n táº¡i dá»± Ã¡n chÆ°a há»— trá»£ Ä‘áº§y Ä‘á»§ RISC-V ISA, má»›i chá»‰ há»— trá»£ cÃ¡c lá»‡nh cÆ¡ báº£n cá»§a táº­p lá»‡nh RV32I

---

## ğŸš€ CÃ¡ch Sá»­ Dá»¥ng

### Cháº¡y MÃ´ Phá»ng vá»›i QuestaSim
Thá»±c hiá»‡n cháº¡y mÃ´ phá»ng cÃ¡c testbench trÃªn QuestaSim Ä‘á»‘i vá»›i cáº£ Pipeline vÃ  Single Cycle Ä‘á»ƒ quan sÃ¡t waveform vÃ  debug.

---


---

## ğŸ¯ Má»¥c tiÃªu sau dá»± Ã¡n

- âœ… Hiá»ƒu cÃ¡ch bá»™ xá»­ lÃ½ láº¥y, giáº£i mÃ£, thá»±c hiá»‡n má»™t lá»‡nh trong má»™t hoáº·c nhiá»u chu ká»³
- âœ… Hiá»ƒu sá»± khÃ¡c biá»‡t giá»¯a kiáº¿n trÃºc Ä‘Æ¡n chu ká»³ vs pipeline
- âœ… Há»c cÃ¡ch xá»­ lÃ½ data hazards
- âœ… Hiá»ƒu forwarding, stalling, flushing
- âœ… LÃ m quen vá»›i thiáº¿t káº¿ FPGA vÃ  Verilog HDL
- âœ… Há»c RISC-V Instruction Set Architecture

---

## ğŸ“ Ghi ChÃº

- Cáº£ hai dá»± Ã¡n Ä‘á»u chá»‰ má»›i cháº¡y mÃ´ phá»ng trÃªn QuestaSim, chÆ°a triá»ƒn khai trÃªn FPGA
- CÃ¡c testbench cung cáº¥p cÃ¡c testcase cÆ¡ báº£n Ä‘á»ƒ kiá»ƒm tra hoáº¡t Ä‘á»™ng chá»©c nÄƒng
- ChÆ°a cÃ³ sá»± so sÃ¡nh hiá»‡u suáº¥t giá»¯a 2 kiáº¿n trÃºc RISC-V

---
-
