{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625151592671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625151592675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:59:32 2021 " "Processing started: Thu Jul  1 11:59:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625151592675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151592675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151592676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625151593286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625151593286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/d_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/d_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_reg-arch " "Found design unit 1: d_reg-arch" {  } { { "../PROJETO/d_reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/d_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603695 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_reg " "Found entity 1: d_reg" {  } { { "../PROJETO/d_reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/d_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603695 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "or2 " "Entity \"or2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../PROJETO/or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/or2.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1625151603695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2-dataflow " "Found design unit 1: or2-dataflow" {  } { { "../PROJETO/or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/or2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flsr-arch " "Found design unit 1: flsr-arch" {  } { { "../Tarefa 2/VHDL/flsr.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603696 ""} { "Info" "ISGN_ENTITY_NAME" "1 flsr " "Found entity 1: flsr" {  } { { "../Tarefa 2/VHDL/flsr.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_guru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Found design unit 1: fsm_guru-arch" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603697 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Found entity 1: fsm_guru" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Found design unit 1: base_control-arch" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603698 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Found entity 1: base_control" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_ovf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coll_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf-arch " "Found design unit 1: coll_ovf-arch" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603698 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf " "Found entity 1: coll_ovf" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_num-arch " "Found design unit 1: rand_num-arch" {  } { { "rand_num.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603699 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_num " "Found entity 1: rand_num" {  } { { "rand_num.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc-arch " "Found design unit 1: num_gen_disc-arch" {  } { { "num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603700 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc " "Found entity 1: num_gen_disc" {  } { { "num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_datapath-arch " "Found design unit 1: base_datapath-arch" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603700 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_datapath " "Found entity 1: base_datapath" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wisdom_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_circuit-arch " "Found design unit 1: wisdom_circuit-arch" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603701 ""} { "Info" "ISGN_ENTITY_NAME" "1 wisdom_circuit " "Found entity 1: wisdom_circuit" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603701 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Found design unit 1: alu-with_RCA" {  } { { "alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-dataflow " "Found design unit 1: xor2-dataflow" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603702 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_rand-arch " "Found design unit 1: num_gen_rand-arch" {  } { { "num_gen_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_rand.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603703 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_rand " "Found entity 1: num_gen_rand" {  } { { "num_gen_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_rand.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_disc_rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_disc_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc_rand-arch " "Found design unit 1: num_gen_disc_rand-arch" {  } { { "num_gen_disc_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc_rand.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603703 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc_rand " "Found entity 1: num_gen_disc_rand" {  } { { "num_gen_disc_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc_rand.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit-arch " "Found design unit 1: base_circuit-arch" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603704 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit " "Found entity 1: base_circuit" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen-arch " "Found design unit 1: num_gen-arch" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603705 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen " "Found entity 1: num_gen" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "full_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603705 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "full_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit_extended.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_circuit_extended.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit_extended-arch " "Found design unit 1: base_circuit_extended-arch" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603706 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit_extended " "Found entity 1: base_circuit_extended" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disciple_circuit-arch " "Found design unit 1: disciple_circuit-arch" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_circuit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603706 ""} { "Info" "ISGN_ENTITY_NAME" "1 disciple_circuit " "Found entity 1: disciple_circuit" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_circuit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603707 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_disc-arch " "Found design unit 1: fsm_disc-arch" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603708 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_disc " "Found entity 1: fsm_disc" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch " "Found design unit 1: reg_bank-arch" {  } { { "reg_bank.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603708 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "rc_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603709 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "rc_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-arquitetura " "Found design unit 1: main-arquitetura" {  } { { "main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/main.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603710 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-arch " "Found design unit 1: counter_trigger-arch" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603710 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Found design unit 1: fsm_main-arch" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603711 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-dataflow " "Found design unit 1: or_2-dataflow" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603711 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-SYN " "Found design unit 1: mem_2port-SYN" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603712 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Found entity 1: mem_2port" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file step_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_counter-arch " "Found design unit 1: step_counter-arch" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603713 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_counter " "Found entity 1: step_counter" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holder-fsm_arch " "Found design unit 1: holder-fsm_arch" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603714 ""} { "Info" "ISGN_ENTITY_NAME" "1 holder " "Found entity 1: holder" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Found design unit 1: fsm_init-arch" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603714 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Found entity 1: fsm_init" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603715 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_handler-arch " "Found design unit 1: button_handler-arch" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603715 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referee-fsm_arch " "Found design unit 1: referee-fsm_arch" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603716 ""} { "Info" "ISGN_ENTITY_NAME" "1 referee " "Found entity 1: referee" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "wisdom_package.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disc_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disc_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_datapath-arch " "Found design unit 1: disc_datapath-arch" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603718 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_datapath " "Found entity 1: disc_datapath" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625151603718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "disciple_circuit " "Elaborating entity \"disciple_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625151603799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disc_datapath disc_datapath:dp " "Elaborating entity \"disc_datapath\" for hierarchy \"disc_datapath:dp\"" {  } { { "disciple_circuit.vhd" "dp" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_circuit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625151603801 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_data.mem_wr_en disc_datapath.vhd(17) " "Using initial value X (don't care) for net \"mem_data.mem_wr_en\" at disc_datapath.vhd(17)" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603802 "|disciple_circuit|disc_datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_disc disc_datapath:dp\|num_gen_disc:n_g " "Elaborating entity \"num_gen_disc\" for hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\"" {  } { { "disc_datapath.vhd" "n_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625151603802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flsr disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR " "Elaborating entity \"flsr\" for hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR\"" {  } { { "num_gen_disc.vhd" "LFSR" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625151603803 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "x or2 \\g1:0:g2:ou " "Port \"x\" does not exist in primitive \"or2\" of instance \"\\g1:0:g2:ou\"" {  } { { "../Tarefa 2/VHDL/flsr.vhd" "\\g1:0:g2:ou" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd" 46 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625151603808 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "y or2 \\g1:0:g2:ou " "Port \"y\" does not exist in primitive \"or2\" of instance \"\\g1:0:g2:ou\"" {  } { { "../Tarefa 2/VHDL/flsr.vhd" "\\g1:0:g2:ou" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd" 46 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625151603808 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "z or2 \\g1:0:g2:ou " "Port \"z\" does not exist in primitive \"or2\" of instance \"\\g1:0:g2:ou\"" {  } { { "../Tarefa 2/VHDL/flsr.vhd" "\\g1:0:g2:ou" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd" 46 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625151603808 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR " "Can't elaborate user hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR\"" {  } { { "num_gen_disc.vhd" "LFSR" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd" 58 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625151603808 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625151603908 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul  1 12:00:03 2021 " "Processing ended: Thu Jul  1 12:00:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625151603908 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625151603908 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625151603908 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625151603908 ""}
