<!doctype html>
<html>
<head>
<title>CRF_APB Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > CRF_APB Module</p><h1>CRF_APB Module</h1>
<h2>CRF_APB Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>Clock and Reset control registers for FPD. (CRF_APB)</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>CRF_APB</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FD1A0000 (CRF_APB)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Clock and Reset control registers for FPD.</td></tr>
</table>
<h2>CRF_APB Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___err_ctrl.html")>ERR_CTRL</a></td><td class="hex">0x0000000000</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>SLVERR Error Signal Enable.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___ir_status.html")>IR_STATUS</a></td><td class="hex">0x0000000004</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>APB Register Address Decode Error Interrupt Status and Clear.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___ir_mask.html")>IR_MASK</a></td><td class="hex">0x0000000008</td><td class="center"> 1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000001</td><td>Interrupt Mask.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___ir_enable.html")>IR_ENABLE</a></td><td class="hex">0x000000000C</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Mask.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___ir_disable.html")>IR_DISABLE</a></td><td class="hex">0x0000000010</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___crf_wprot.html")>CRF_WPROT</a></td><td class="hex">0x000000001C</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>CRF_APB SLCR Write Protection.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___apll_ctrl.html")>APLL_CTRL</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00012C09</td><td>APLL Clock Unit Control</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___apll_cfg.html")>APLL_CFG</a></td><td class="hex">0x0000000024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>APLL Integer Helper Data Configuration.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___apll_frac_cfg.html")>APLL_FRAC_CFG</a></td><td class="hex">0x0000000028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Fractional control for the PLL</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dpll_ctrl.html")>DPLL_CTRL</a></td><td class="hex">0x000000002C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00002C09</td><td>DPLL Clock Unit Control</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dpll_cfg.html")>DPLL_CFG</a></td><td class="hex">0x0000000030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>DPLL Integer Helper Data Configuration.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dpll_frac_cfg.html")>DPLL_FRAC_CFG</a></td><td class="hex">0x0000000034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Fractional control for the PLL</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___vpll_ctrl.html")>VPLL_CTRL</a></td><td class="hex">0x0000000038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00012809</td><td>VPLL Clock Unit Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___vpll_cfg.html")>VPLL_CFG</a></td><td class="hex">0x000000003C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>VPLL Integer Helper Data Configuration.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___vpll_frac_cfg.html")>VPLL_FRAC_CFG</a></td><td class="hex">0x0000000040</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Fractional control for the PLL.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___pll_status.html")>PLL_STATUS</a></td><td class="hex">0x0000000044</td><td class="center"> 8</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000038</td><td>FPD PLL Clocking Status.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___apll_to_lpd_ctrl.html")>APLL_TO_LPD_CTRL</a></td><td class="hex">0x0000000048</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000400</td><td>APLL to LPD Clock Divisor.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dpll_to_lpd_ctrl.html")>DPLL_TO_LPD_CTRL</a></td><td class="hex">0x000000004C</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000400</td><td>DPLL to LPD Clock Divisor.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___vpll_to_lpd_ctrl.html")>VPLL_TO_LPD_CTRL</a></td><td class="hex">0x0000000050</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000400</td><td>VPLL to LPD Clock Divisor.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___acpu_ctrl.html")>ACPU_CTRL</a></td><td class="hex">0x0000000060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x03000400</td><td>APU MPCore Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dbg_trace_ctrl.html")>DBG_TRACE_CTRL</a></td><td class="hex">0x0000000064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00002500</td><td>Debug Trace Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dbg_fpd_ctrl.html")>DBG_FPD_CTRL</a></td><td class="hex">0x0000000068</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01002500</td><td>Debug in FPD Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dp_video_ref_ctrl.html")>DP_VIDEO_REF_CTRL</a></td><td class="hex">0x0000000070</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01002300</td><td>DisplayPort Video Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dp_audio_ref_ctrl.html")>DP_AUDIO_REF_CTRL</a></td><td class="hex">0x0000000074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01032300</td><td>DisplayPort Audio Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dp_stc_ref_ctrl.html")>DP_STC_REF_CTRL</a></td><td class="hex">0x000000007C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01203200</td><td>DisplayPort System Time Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___ddr_ctrl.html")>DDR_CTRL</a></td><td class="hex">0x0000000080</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01000500</td><td>DDR Memory Controller Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___gpu_ref_ctrl.html")>GPU_REF_CTRL</a></td><td class="hex">0x0000000084</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00001500</td><td>GPU Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___sata_ref_ctrl.html")>SATA_REF_CTRL</a></td><td class="hex">0x00000000A0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01001600</td><td>SATA Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___pcie_ref_ctrl.html")>PCIE_REF_CTRL</a></td><td class="hex">0x00000000B4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00001500</td><td>PCIe Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___gdma_ref_ctrl.html")>GDMA_REF_CTRL</a></td><td class="hex">0x00000000B8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01000500</td><td>FPD DMA Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dpdma_ref_ctrl.html")>DPDMA_REF_CTRL</a></td><td class="hex">0x00000000BC</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01000500</td><td>DisplayPort DMA Clock Generator Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___topsw_main_ctrl.html")>TOPSW_MAIN_CTRL</a></td><td class="hex">0x00000000C0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01000400</td><td>AXI Interconnect<br/>Clock Generator Config (TOPSW_MAIN_CLK)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___topsw_lsbus_ctrl.html")>TOPSW_LSBUS_CTRL</a></td><td class="hex">0x00000000C4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x01000800</td><td>APB Clock Generator Config (TOP_LSBUS_CLK)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___dbg_tstmp_ctrl.html")>DBG_TSTMP_CTRL</a></td><td class="hex">0x00000000F8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000A00</td><td>Debug Time Stamp<br/>Clock Generator Control in FPD.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___rst_fpd_top.html")>RST_FPD_TOP</a></td><td class="hex">0x0000000100</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x000F9FFE</td><td>Software Controlled FPD Resets.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___rst_fpd_apu.html")>RST_FPD_APU</a></td><td class="hex">0x0000000104</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00003D0F</td><td>Software Controlled APU MPCore Resets.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("crf_apb___rst_ddr_ss.html")>RST_DDR_SS</a></td><td class="hex">0x0000000108</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0000000F</td><td>Software Controlled DDR Memory Controller Resets.</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>