--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.764(R)|    2.761(R)|clk               |   0.000|
flashData<0> |    0.227(R)|    3.186(R)|clk               |   0.000|
flashData<1> |    0.192(R)|    3.214(R)|clk               |   0.000|
flashData<2> |    0.004(R)|    3.360(R)|clk               |   0.000|
flashData<3> |   -0.033(R)|    3.390(R)|clk               |   0.000|
flashData<4> |    0.254(R)|    3.162(R)|clk               |   0.000|
flashData<5> |    0.351(R)|    3.085(R)|clk               |   0.000|
flashData<6> |   -0.382(R)|    3.673(R)|clk               |   0.000|
flashData<7> |    0.223(R)|    3.189(R)|clk               |   0.000|
flashData<8> |    0.121(R)|    3.268(R)|clk               |   0.000|
flashData<9> |   -0.394(R)|    3.681(R)|clk               |   0.000|
flashData<10>|    0.397(R)|    3.048(R)|clk               |   0.000|
flashData<11>|    0.239(R)|    3.174(R)|clk               |   0.000|
flashData<12>|    0.381(R)|    3.063(R)|clk               |   0.000|
flashData<13>|    0.803(R)|    2.726(R)|clk               |   0.000|
flashData<14>|    0.294(R)|    3.130(R)|clk               |   0.000|
flashData<15>|    0.242(R)|    3.172(R)|clk               |   0.000|
ram1Data<0>  |    0.587(R)|    2.890(R)|clk               |   0.000|
ram1Data<1>  |   -1.216(R)|    4.346(R)|clk               |   0.000|
ram1Data<2>  |   -0.976(R)|    4.172(R)|clk               |   0.000|
ram1Data<3>  |   -0.820(R)|    4.048(R)|clk               |   0.000|
ram1Data<4>  |   -0.484(R)|    3.768(R)|clk               |   0.000|
ram1Data<5>  |   -1.042(R)|    4.226(R)|clk               |   0.000|
ram1Data<6>  |   -0.149(R)|    3.499(R)|clk               |   0.000|
ram1Data<7>  |    0.235(R)|    3.179(R)|clk               |   0.000|
ram2Data<0>  |    0.141(R)|    3.626(R)|clk               |   0.000|
ram2Data<1>  |    1.522(R)|    3.036(R)|clk               |   0.000|
ram2Data<2>  |    0.862(R)|    3.327(R)|clk               |   0.000|
ram2Data<3>  |    1.092(R)|    2.991(R)|clk               |   0.000|
ram2Data<4>  |    0.562(R)|    3.948(R)|clk               |   0.000|
ram2Data<5>  |    0.815(R)|    2.935(R)|clk               |   0.000|
ram2Data<6>  |    1.541(R)|    3.617(R)|clk               |   0.000|
ram2Data<7>  |    0.631(R)|    3.120(R)|clk               |   0.000|
ram2Data<8>  |   -0.707(R)|    4.031(R)|clk               |   0.000|
ram2Data<9>  |   -0.623(R)|    3.971(R)|clk               |   0.000|
ram2Data<10> |   -0.331(R)|    3.827(R)|clk               |   0.000|
ram2Data<11> |   -0.116(R)|    3.836(R)|clk               |   0.000|
ram2Data<12> |   -0.447(R)|    3.835(R)|clk               |   0.000|
ram2Data<13> |   -0.188(R)|    3.792(R)|clk               |   0.000|
ram2Data<14> |   -0.147(R)|    3.486(R)|clk               |   0.000|
ram2Data<15> |   -0.599(R)|    3.993(R)|clk               |   0.000|
tbre         |    1.795(R)|    1.923(R)|clk               |   0.000|
tsre         |    1.138(R)|    2.449(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.615(R)|    1.880(R)|clk               |   0.000|
flashData<0> |    0.078(R)|    2.305(R)|clk               |   0.000|
flashData<1> |    0.043(R)|    2.333(R)|clk               |   0.000|
flashData<2> |   -0.145(R)|    2.479(R)|clk               |   0.000|
flashData<3> |   -0.182(R)|    2.509(R)|clk               |   0.000|
flashData<4> |    0.105(R)|    2.281(R)|clk               |   0.000|
flashData<5> |    0.202(R)|    2.204(R)|clk               |   0.000|
flashData<6> |   -0.531(R)|    2.792(R)|clk               |   0.000|
flashData<7> |    0.074(R)|    2.308(R)|clk               |   0.000|
flashData<8> |   -0.028(R)|    2.387(R)|clk               |   0.000|
flashData<9> |   -0.543(R)|    2.800(R)|clk               |   0.000|
flashData<10>|    0.248(R)|    2.167(R)|clk               |   0.000|
flashData<11>|    0.090(R)|    2.293(R)|clk               |   0.000|
flashData<12>|    0.232(R)|    2.182(R)|clk               |   0.000|
flashData<13>|    0.654(R)|    1.845(R)|clk               |   0.000|
flashData<14>|    0.145(R)|    2.249(R)|clk               |   0.000|
flashData<15>|    0.093(R)|    2.291(R)|clk               |   0.000|
ram1Data<0>  |    0.438(R)|    2.009(R)|clk               |   0.000|
ram1Data<1>  |   -1.365(R)|    3.465(R)|clk               |   0.000|
ram1Data<2>  |   -1.125(R)|    3.291(R)|clk               |   0.000|
ram1Data<3>  |   -0.969(R)|    3.167(R)|clk               |   0.000|
ram1Data<4>  |   -0.633(R)|    2.887(R)|clk               |   0.000|
ram1Data<5>  |   -1.191(R)|    3.345(R)|clk               |   0.000|
ram1Data<6>  |   -0.298(R)|    2.618(R)|clk               |   0.000|
ram1Data<7>  |    0.086(R)|    2.298(R)|clk               |   0.000|
ram2Data<0>  |   -0.008(R)|    2.745(R)|clk               |   0.000|
ram2Data<1>  |    1.373(R)|    2.155(R)|clk               |   0.000|
ram2Data<2>  |    0.713(R)|    2.446(R)|clk               |   0.000|
ram2Data<3>  |    0.943(R)|    2.110(R)|clk               |   0.000|
ram2Data<4>  |    0.413(R)|    3.067(R)|clk               |   0.000|
ram2Data<5>  |    0.666(R)|    2.054(R)|clk               |   0.000|
ram2Data<6>  |    1.392(R)|    2.736(R)|clk               |   0.000|
ram2Data<7>  |    0.482(R)|    2.239(R)|clk               |   0.000|
ram2Data<8>  |   -0.856(R)|    3.150(R)|clk               |   0.000|
ram2Data<9>  |   -0.772(R)|    3.090(R)|clk               |   0.000|
ram2Data<10> |   -0.480(R)|    2.946(R)|clk               |   0.000|
ram2Data<11> |   -0.265(R)|    2.955(R)|clk               |   0.000|
ram2Data<12> |   -0.596(R)|    2.954(R)|clk               |   0.000|
ram2Data<13> |   -0.337(R)|    2.911(R)|clk               |   0.000|
ram2Data<14> |   -0.296(R)|    2.605(R)|clk               |   0.000|
ram2Data<15> |   -0.748(R)|    3.112(R)|clk               |   0.000|
tbre         |    1.646(R)|    1.042(R)|clk               |   0.000|
tsre         |    0.989(R)|    1.568(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.308(R)|    2.263(R)|clk               |   0.000|
flashData<0> |   -0.229(R)|    2.688(R)|clk               |   0.000|
flashData<1> |   -0.264(R)|    2.716(R)|clk               |   0.000|
flashData<2> |   -0.452(R)|    2.862(R)|clk               |   0.000|
flashData<3> |   -0.489(R)|    2.892(R)|clk               |   0.000|
flashData<4> |   -0.202(R)|    2.664(R)|clk               |   0.000|
flashData<5> |   -0.105(R)|    2.587(R)|clk               |   0.000|
flashData<6> |   -0.838(R)|    3.175(R)|clk               |   0.000|
flashData<7> |   -0.233(R)|    2.691(R)|clk               |   0.000|
flashData<8> |   -0.335(R)|    2.770(R)|clk               |   0.000|
flashData<9> |   -0.850(R)|    3.183(R)|clk               |   0.000|
flashData<10>|   -0.059(R)|    2.550(R)|clk               |   0.000|
flashData<11>|   -0.217(R)|    2.676(R)|clk               |   0.000|
flashData<12>|   -0.075(R)|    2.565(R)|clk               |   0.000|
flashData<13>|    0.347(R)|    2.228(R)|clk               |   0.000|
flashData<14>|   -0.162(R)|    2.632(R)|clk               |   0.000|
flashData<15>|   -0.214(R)|    2.674(R)|clk               |   0.000|
ram1Data<0>  |    0.131(R)|    2.392(R)|clk               |   0.000|
ram1Data<1>  |   -1.672(R)|    3.848(R)|clk               |   0.000|
ram1Data<2>  |   -1.432(R)|    3.674(R)|clk               |   0.000|
ram1Data<3>  |   -1.276(R)|    3.550(R)|clk               |   0.000|
ram1Data<4>  |   -0.940(R)|    3.270(R)|clk               |   0.000|
ram1Data<5>  |   -1.498(R)|    3.728(R)|clk               |   0.000|
ram1Data<6>  |   -0.605(R)|    3.001(R)|clk               |   0.000|
ram1Data<7>  |   -0.221(R)|    2.681(R)|clk               |   0.000|
ram2Data<0>  |   -0.315(R)|    3.128(R)|clk               |   0.000|
ram2Data<1>  |    1.066(R)|    2.538(R)|clk               |   0.000|
ram2Data<2>  |    0.406(R)|    2.829(R)|clk               |   0.000|
ram2Data<3>  |    0.636(R)|    2.493(R)|clk               |   0.000|
ram2Data<4>  |    0.106(R)|    3.450(R)|clk               |   0.000|
ram2Data<5>  |    0.359(R)|    2.437(R)|clk               |   0.000|
ram2Data<6>  |    1.085(R)|    3.119(R)|clk               |   0.000|
ram2Data<7>  |    0.175(R)|    2.622(R)|clk               |   0.000|
ram2Data<8>  |   -1.163(R)|    3.533(R)|clk               |   0.000|
ram2Data<9>  |   -1.079(R)|    3.473(R)|clk               |   0.000|
ram2Data<10> |   -0.787(R)|    3.329(R)|clk               |   0.000|
ram2Data<11> |   -0.572(R)|    3.338(R)|clk               |   0.000|
ram2Data<12> |   -0.903(R)|    3.337(R)|clk               |   0.000|
ram2Data<13> |   -0.644(R)|    3.294(R)|clk               |   0.000|
ram2Data<14> |   -0.603(R)|    2.988(R)|clk               |   0.000|
ram2Data<15> |   -1.055(R)|    3.495(R)|clk               |   0.000|
tbre         |    1.339(R)|    1.425(R)|clk               |   0.000|
tsre         |    0.682(R)|    1.951(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.533(R)|    1.982(R)|clk               |   0.000|
flashData<0> |   -0.004(R)|    2.407(R)|clk               |   0.000|
flashData<1> |   -0.039(R)|    2.435(R)|clk               |   0.000|
flashData<2> |   -0.227(R)|    2.581(R)|clk               |   0.000|
flashData<3> |   -0.264(R)|    2.611(R)|clk               |   0.000|
flashData<4> |    0.023(R)|    2.383(R)|clk               |   0.000|
flashData<5> |    0.120(R)|    2.306(R)|clk               |   0.000|
flashData<6> |   -0.613(R)|    2.894(R)|clk               |   0.000|
flashData<7> |   -0.008(R)|    2.410(R)|clk               |   0.000|
flashData<8> |   -0.110(R)|    2.489(R)|clk               |   0.000|
flashData<9> |   -0.625(R)|    2.902(R)|clk               |   0.000|
flashData<10>|    0.166(R)|    2.269(R)|clk               |   0.000|
flashData<11>|    0.008(R)|    2.395(R)|clk               |   0.000|
flashData<12>|    0.150(R)|    2.284(R)|clk               |   0.000|
flashData<13>|    0.572(R)|    1.947(R)|clk               |   0.000|
flashData<14>|    0.063(R)|    2.351(R)|clk               |   0.000|
flashData<15>|    0.011(R)|    2.393(R)|clk               |   0.000|
ram1Data<0>  |    0.356(R)|    2.111(R)|clk               |   0.000|
ram1Data<1>  |   -1.447(R)|    3.567(R)|clk               |   0.000|
ram1Data<2>  |   -1.207(R)|    3.393(R)|clk               |   0.000|
ram1Data<3>  |   -1.051(R)|    3.269(R)|clk               |   0.000|
ram1Data<4>  |   -0.715(R)|    2.989(R)|clk               |   0.000|
ram1Data<5>  |   -1.273(R)|    3.447(R)|clk               |   0.000|
ram1Data<6>  |   -0.380(R)|    2.720(R)|clk               |   0.000|
ram1Data<7>  |    0.004(R)|    2.400(R)|clk               |   0.000|
ram2Data<0>  |   -0.090(R)|    2.847(R)|clk               |   0.000|
ram2Data<1>  |    1.291(R)|    2.257(R)|clk               |   0.000|
ram2Data<2>  |    0.631(R)|    2.548(R)|clk               |   0.000|
ram2Data<3>  |    0.861(R)|    2.212(R)|clk               |   0.000|
ram2Data<4>  |    0.331(R)|    3.169(R)|clk               |   0.000|
ram2Data<5>  |    0.584(R)|    2.156(R)|clk               |   0.000|
ram2Data<6>  |    1.310(R)|    2.838(R)|clk               |   0.000|
ram2Data<7>  |    0.400(R)|    2.341(R)|clk               |   0.000|
ram2Data<8>  |   -0.938(R)|    3.252(R)|clk               |   0.000|
ram2Data<9>  |   -0.854(R)|    3.192(R)|clk               |   0.000|
ram2Data<10> |   -0.562(R)|    3.048(R)|clk               |   0.000|
ram2Data<11> |   -0.347(R)|    3.057(R)|clk               |   0.000|
ram2Data<12> |   -0.678(R)|    3.056(R)|clk               |   0.000|
ram2Data<13> |   -0.419(R)|    3.013(R)|clk               |   0.000|
ram2Data<14> |   -0.378(R)|    2.707(R)|clk               |   0.000|
ram2Data<15> |   -0.830(R)|    3.214(R)|clk               |   0.000|
tbre         |    1.564(R)|    1.144(R)|clk               |   0.000|
tsre         |    0.907(R)|    1.670(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.023(R)|clk               |   0.000|
digit1<1>    |   16.418(R)|clk               |   0.000|
digit1<2>    |   17.591(R)|clk               |   0.000|
digit1<3>    |   16.568(R)|clk               |   0.000|
digit1<4>    |   16.207(R)|clk               |   0.000|
digit1<5>    |   16.695(R)|clk               |   0.000|
digit1<6>    |   16.772(R)|clk               |   0.000|
digit2<0>    |   16.568(R)|clk               |   0.000|
digit2<1>    |   16.798(R)|clk               |   0.000|
digit2<2>    |   16.601(R)|clk               |   0.000|
digit2<3>    |   17.223(R)|clk               |   0.000|
digit2<4>    |   16.695(R)|clk               |   0.000|
digit2<5>    |   15.686(R)|clk               |   0.000|
digit2<6>    |   17.141(R)|clk               |   0.000|
flashAddr<1> |   13.272(R)|clk               |   0.000|
flashAddr<2> |   13.223(R)|clk               |   0.000|
flashAddr<3> |   13.253(R)|clk               |   0.000|
flashAddr<4> |   12.657(R)|clk               |   0.000|
flashAddr<5> |   12.852(R)|clk               |   0.000|
flashAddr<6> |   12.439(R)|clk               |   0.000|
flashAddr<7> |   12.899(R)|clk               |   0.000|
flashAddr<8> |   12.000(R)|clk               |   0.000|
flashAddr<9> |   12.061(R)|clk               |   0.000|
flashAddr<10>|   12.937(R)|clk               |   0.000|
flashAddr<11>|   13.146(R)|clk               |   0.000|
flashAddr<12>|   12.295(R)|clk               |   0.000|
flashAddr<13>|   12.893(R)|clk               |   0.000|
flashAddr<14>|   12.903(R)|clk               |   0.000|
flashAddr<15>|   12.633(R)|clk               |   0.000|
flashAddr<16>|   13.067(R)|clk               |   0.000|
flashCe      |   14.297(R)|clk               |   0.000|
flashData<0> |   14.524(R)|clk               |   0.000|
flashData<1> |   14.494(R)|clk               |   0.000|
flashData<2> |   14.744(R)|clk               |   0.000|
flashData<3> |   14.774(R)|clk               |   0.000|
flashData<4> |   14.983(R)|clk               |   0.000|
flashData<5> |   14.998(R)|clk               |   0.000|
flashData<6> |   14.982(R)|clk               |   0.000|
flashData<7> |   14.744(R)|clk               |   0.000|
flashData<8> |   15.230(R)|clk               |   0.000|
flashData<9> |   14.490(R)|clk               |   0.000|
flashData<10>|   15.238(R)|clk               |   0.000|
flashData<11>|   15.251(R)|clk               |   0.000|
flashData<12>|   15.505(R)|clk               |   0.000|
flashData<13>|   15.494(R)|clk               |   0.000|
flashData<14>|   15.753(R)|clk               |   0.000|
flashData<15>|   15.744(R)|clk               |   0.000|
flashOe      |   15.292(R)|clk               |   0.000|
flashWe      |   15.563(R)|clk               |   0.000|
led<8>       |   14.496(R)|clk               |   0.000|
led<9>       |   13.662(R)|clk               |   0.000|
led<10>      |   15.289(R)|clk               |   0.000|
led<11>      |   13.882(R)|clk               |   0.000|
led<12>      |   13.630(R)|clk               |   0.000|
led<13>      |   15.258(R)|clk               |   0.000|
led<14>      |   14.412(R)|clk               |   0.000|
led<15>      |   13.367(R)|clk               |   0.000|
ram1Data<0>  |   12.839(R)|clk               |   0.000|
ram1Data<1>  |   12.925(R)|clk               |   0.000|
ram1Data<2>  |   12.660(R)|clk               |   0.000|
ram1Data<3>  |   12.678(R)|clk               |   0.000|
ram1Data<4>  |   12.422(R)|clk               |   0.000|
ram1Data<5>  |   12.424(R)|clk               |   0.000|
ram1Data<6>  |   12.191(R)|clk               |   0.000|
ram1Data<7>  |   12.125(R)|clk               |   0.000|
ram2Addr<0>  |   13.331(R)|clk               |   0.000|
ram2Addr<1>  |   13.633(R)|clk               |   0.000|
ram2Addr<2>  |   13.269(R)|clk               |   0.000|
ram2Addr<3>  |   13.366(R)|clk               |   0.000|
ram2Addr<4>  |   13.656(R)|clk               |   0.000|
ram2Addr<5>  |   12.836(R)|clk               |   0.000|
ram2Addr<6>  |   14.222(R)|clk               |   0.000|
ram2Addr<7>  |   14.061(R)|clk               |   0.000|
ram2Addr<8>  |   14.571(R)|clk               |   0.000|
ram2Addr<9>  |   14.901(R)|clk               |   0.000|
ram2Addr<10> |   15.386(R)|clk               |   0.000|
ram2Addr<11> |   14.474(R)|clk               |   0.000|
ram2Addr<12> |   14.162(R)|clk               |   0.000|
ram2Addr<13> |   14.413(R)|clk               |   0.000|
ram2Addr<14> |   13.111(R)|clk               |   0.000|
ram2Addr<15> |   13.116(R)|clk               |   0.000|
ram2Data<0>  |   13.839(R)|clk               |   0.000|
ram2Data<1>  |   15.198(R)|clk               |   0.000|
ram2Data<2>  |   14.640(R)|clk               |   0.000|
ram2Data<3>  |   15.560(R)|clk               |   0.000|
ram2Data<4>  |   13.801(R)|clk               |   0.000|
ram2Data<5>  |   14.462(R)|clk               |   0.000|
ram2Data<6>  |   14.630(R)|clk               |   0.000|
ram2Data<7>  |   14.334(R)|clk               |   0.000|
ram2Data<8>  |   14.398(R)|clk               |   0.000|
ram2Data<9>  |   15.348(R)|clk               |   0.000|
ram2Data<10> |   14.067(R)|clk               |   0.000|
ram2Data<11> |   14.633(R)|clk               |   0.000|
ram2Data<12> |   14.713(R)|clk               |   0.000|
ram2Data<13> |   15.497(R)|clk               |   0.000|
ram2Data<14> |   14.342(R)|clk               |   0.000|
ram2Data<15> |   14.654(R)|clk               |   0.000|
ram2Oe       |   12.605(R)|clk               |   0.000|
ram2We       |   12.540(R)|clk               |   0.000|
rdn          |   15.468(R)|clk               |   0.000|
wrn          |   14.258(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.142(R)|clk               |   0.000|
digit1<1>    |   15.537(R)|clk               |   0.000|
digit1<2>    |   16.710(R)|clk               |   0.000|
digit1<3>    |   15.687(R)|clk               |   0.000|
digit1<4>    |   15.326(R)|clk               |   0.000|
digit1<5>    |   15.814(R)|clk               |   0.000|
digit1<6>    |   15.891(R)|clk               |   0.000|
digit2<0>    |   15.687(R)|clk               |   0.000|
digit2<1>    |   15.917(R)|clk               |   0.000|
digit2<2>    |   15.720(R)|clk               |   0.000|
digit2<3>    |   16.342(R)|clk               |   0.000|
digit2<4>    |   15.814(R)|clk               |   0.000|
digit2<5>    |   14.805(R)|clk               |   0.000|
digit2<6>    |   16.260(R)|clk               |   0.000|
flashAddr<1> |   12.391(R)|clk               |   0.000|
flashAddr<2> |   12.342(R)|clk               |   0.000|
flashAddr<3> |   12.372(R)|clk               |   0.000|
flashAddr<4> |   11.776(R)|clk               |   0.000|
flashAddr<5> |   11.971(R)|clk               |   0.000|
flashAddr<6> |   11.558(R)|clk               |   0.000|
flashAddr<7> |   12.018(R)|clk               |   0.000|
flashAddr<8> |   11.119(R)|clk               |   0.000|
flashAddr<9> |   11.180(R)|clk               |   0.000|
flashAddr<10>|   12.056(R)|clk               |   0.000|
flashAddr<11>|   12.265(R)|clk               |   0.000|
flashAddr<12>|   11.414(R)|clk               |   0.000|
flashAddr<13>|   12.012(R)|clk               |   0.000|
flashAddr<14>|   12.022(R)|clk               |   0.000|
flashAddr<15>|   11.752(R)|clk               |   0.000|
flashAddr<16>|   12.186(R)|clk               |   0.000|
flashCe      |   13.416(R)|clk               |   0.000|
flashData<0> |   13.643(R)|clk               |   0.000|
flashData<1> |   13.613(R)|clk               |   0.000|
flashData<2> |   13.863(R)|clk               |   0.000|
flashData<3> |   13.893(R)|clk               |   0.000|
flashData<4> |   14.102(R)|clk               |   0.000|
flashData<5> |   14.117(R)|clk               |   0.000|
flashData<6> |   14.101(R)|clk               |   0.000|
flashData<7> |   13.863(R)|clk               |   0.000|
flashData<8> |   14.349(R)|clk               |   0.000|
flashData<9> |   13.609(R)|clk               |   0.000|
flashData<10>|   14.357(R)|clk               |   0.000|
flashData<11>|   14.370(R)|clk               |   0.000|
flashData<12>|   14.624(R)|clk               |   0.000|
flashData<13>|   14.613(R)|clk               |   0.000|
flashData<14>|   14.872(R)|clk               |   0.000|
flashData<15>|   14.863(R)|clk               |   0.000|
flashOe      |   14.411(R)|clk               |   0.000|
flashWe      |   14.682(R)|clk               |   0.000|
led<8>       |   13.615(R)|clk               |   0.000|
led<9>       |   12.781(R)|clk               |   0.000|
led<10>      |   14.408(R)|clk               |   0.000|
led<11>      |   13.001(R)|clk               |   0.000|
led<12>      |   12.749(R)|clk               |   0.000|
led<13>      |   14.377(R)|clk               |   0.000|
led<14>      |   13.531(R)|clk               |   0.000|
led<15>      |   12.486(R)|clk               |   0.000|
ram1Data<0>  |   11.958(R)|clk               |   0.000|
ram1Data<1>  |   12.044(R)|clk               |   0.000|
ram1Data<2>  |   11.779(R)|clk               |   0.000|
ram1Data<3>  |   11.797(R)|clk               |   0.000|
ram1Data<4>  |   11.541(R)|clk               |   0.000|
ram1Data<5>  |   11.543(R)|clk               |   0.000|
ram1Data<6>  |   11.310(R)|clk               |   0.000|
ram1Data<7>  |   11.244(R)|clk               |   0.000|
ram2Addr<0>  |   12.450(R)|clk               |   0.000|
ram2Addr<1>  |   12.752(R)|clk               |   0.000|
ram2Addr<2>  |   12.388(R)|clk               |   0.000|
ram2Addr<3>  |   12.485(R)|clk               |   0.000|
ram2Addr<4>  |   12.775(R)|clk               |   0.000|
ram2Addr<5>  |   11.955(R)|clk               |   0.000|
ram2Addr<6>  |   13.341(R)|clk               |   0.000|
ram2Addr<7>  |   13.180(R)|clk               |   0.000|
ram2Addr<8>  |   13.690(R)|clk               |   0.000|
ram2Addr<9>  |   14.020(R)|clk               |   0.000|
ram2Addr<10> |   14.505(R)|clk               |   0.000|
ram2Addr<11> |   13.593(R)|clk               |   0.000|
ram2Addr<12> |   13.281(R)|clk               |   0.000|
ram2Addr<13> |   13.532(R)|clk               |   0.000|
ram2Addr<14> |   12.230(R)|clk               |   0.000|
ram2Addr<15> |   12.235(R)|clk               |   0.000|
ram2Data<0>  |   12.958(R)|clk               |   0.000|
ram2Data<1>  |   14.317(R)|clk               |   0.000|
ram2Data<2>  |   13.759(R)|clk               |   0.000|
ram2Data<3>  |   14.679(R)|clk               |   0.000|
ram2Data<4>  |   12.920(R)|clk               |   0.000|
ram2Data<5>  |   13.581(R)|clk               |   0.000|
ram2Data<6>  |   13.749(R)|clk               |   0.000|
ram2Data<7>  |   13.453(R)|clk               |   0.000|
ram2Data<8>  |   13.517(R)|clk               |   0.000|
ram2Data<9>  |   14.467(R)|clk               |   0.000|
ram2Data<10> |   13.186(R)|clk               |   0.000|
ram2Data<11> |   13.752(R)|clk               |   0.000|
ram2Data<12> |   13.832(R)|clk               |   0.000|
ram2Data<13> |   14.616(R)|clk               |   0.000|
ram2Data<14> |   13.461(R)|clk               |   0.000|
ram2Data<15> |   13.773(R)|clk               |   0.000|
ram2Oe       |   11.724(R)|clk               |   0.000|
ram2We       |   11.659(R)|clk               |   0.000|
rdn          |   14.587(R)|clk               |   0.000|
wrn          |   13.377(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.525(R)|clk               |   0.000|
digit1<1>    |   15.920(R)|clk               |   0.000|
digit1<2>    |   17.093(R)|clk               |   0.000|
digit1<3>    |   16.070(R)|clk               |   0.000|
digit1<4>    |   15.709(R)|clk               |   0.000|
digit1<5>    |   16.197(R)|clk               |   0.000|
digit1<6>    |   16.274(R)|clk               |   0.000|
digit2<0>    |   16.070(R)|clk               |   0.000|
digit2<1>    |   16.300(R)|clk               |   0.000|
digit2<2>    |   16.103(R)|clk               |   0.000|
digit2<3>    |   16.725(R)|clk               |   0.000|
digit2<4>    |   16.197(R)|clk               |   0.000|
digit2<5>    |   15.188(R)|clk               |   0.000|
digit2<6>    |   16.643(R)|clk               |   0.000|
flashAddr<1> |   12.774(R)|clk               |   0.000|
flashAddr<2> |   12.725(R)|clk               |   0.000|
flashAddr<3> |   12.755(R)|clk               |   0.000|
flashAddr<4> |   12.159(R)|clk               |   0.000|
flashAddr<5> |   12.354(R)|clk               |   0.000|
flashAddr<6> |   11.941(R)|clk               |   0.000|
flashAddr<7> |   12.401(R)|clk               |   0.000|
flashAddr<8> |   11.502(R)|clk               |   0.000|
flashAddr<9> |   11.563(R)|clk               |   0.000|
flashAddr<10>|   12.439(R)|clk               |   0.000|
flashAddr<11>|   12.648(R)|clk               |   0.000|
flashAddr<12>|   11.797(R)|clk               |   0.000|
flashAddr<13>|   12.395(R)|clk               |   0.000|
flashAddr<14>|   12.405(R)|clk               |   0.000|
flashAddr<15>|   12.135(R)|clk               |   0.000|
flashAddr<16>|   12.569(R)|clk               |   0.000|
flashCe      |   13.799(R)|clk               |   0.000|
flashData<0> |   14.026(R)|clk               |   0.000|
flashData<1> |   13.996(R)|clk               |   0.000|
flashData<2> |   14.246(R)|clk               |   0.000|
flashData<3> |   14.276(R)|clk               |   0.000|
flashData<4> |   14.485(R)|clk               |   0.000|
flashData<5> |   14.500(R)|clk               |   0.000|
flashData<6> |   14.484(R)|clk               |   0.000|
flashData<7> |   14.246(R)|clk               |   0.000|
flashData<8> |   14.732(R)|clk               |   0.000|
flashData<9> |   13.992(R)|clk               |   0.000|
flashData<10>|   14.740(R)|clk               |   0.000|
flashData<11>|   14.753(R)|clk               |   0.000|
flashData<12>|   15.007(R)|clk               |   0.000|
flashData<13>|   14.996(R)|clk               |   0.000|
flashData<14>|   15.255(R)|clk               |   0.000|
flashData<15>|   15.246(R)|clk               |   0.000|
flashOe      |   14.794(R)|clk               |   0.000|
flashWe      |   15.065(R)|clk               |   0.000|
led<8>       |   13.998(R)|clk               |   0.000|
led<9>       |   13.164(R)|clk               |   0.000|
led<10>      |   14.791(R)|clk               |   0.000|
led<11>      |   13.384(R)|clk               |   0.000|
led<12>      |   13.132(R)|clk               |   0.000|
led<13>      |   14.760(R)|clk               |   0.000|
led<14>      |   13.914(R)|clk               |   0.000|
led<15>      |   12.869(R)|clk               |   0.000|
ram1Data<0>  |   12.341(R)|clk               |   0.000|
ram1Data<1>  |   12.427(R)|clk               |   0.000|
ram1Data<2>  |   12.162(R)|clk               |   0.000|
ram1Data<3>  |   12.180(R)|clk               |   0.000|
ram1Data<4>  |   11.924(R)|clk               |   0.000|
ram1Data<5>  |   11.926(R)|clk               |   0.000|
ram1Data<6>  |   11.693(R)|clk               |   0.000|
ram1Data<7>  |   11.627(R)|clk               |   0.000|
ram2Addr<0>  |   12.833(R)|clk               |   0.000|
ram2Addr<1>  |   13.135(R)|clk               |   0.000|
ram2Addr<2>  |   12.771(R)|clk               |   0.000|
ram2Addr<3>  |   12.868(R)|clk               |   0.000|
ram2Addr<4>  |   13.158(R)|clk               |   0.000|
ram2Addr<5>  |   12.338(R)|clk               |   0.000|
ram2Addr<6>  |   13.724(R)|clk               |   0.000|
ram2Addr<7>  |   13.563(R)|clk               |   0.000|
ram2Addr<8>  |   14.073(R)|clk               |   0.000|
ram2Addr<9>  |   14.403(R)|clk               |   0.000|
ram2Addr<10> |   14.888(R)|clk               |   0.000|
ram2Addr<11> |   13.976(R)|clk               |   0.000|
ram2Addr<12> |   13.664(R)|clk               |   0.000|
ram2Addr<13> |   13.915(R)|clk               |   0.000|
ram2Addr<14> |   12.613(R)|clk               |   0.000|
ram2Addr<15> |   12.618(R)|clk               |   0.000|
ram2Data<0>  |   13.341(R)|clk               |   0.000|
ram2Data<1>  |   14.700(R)|clk               |   0.000|
ram2Data<2>  |   14.142(R)|clk               |   0.000|
ram2Data<3>  |   15.062(R)|clk               |   0.000|
ram2Data<4>  |   13.303(R)|clk               |   0.000|
ram2Data<5>  |   13.964(R)|clk               |   0.000|
ram2Data<6>  |   14.132(R)|clk               |   0.000|
ram2Data<7>  |   13.836(R)|clk               |   0.000|
ram2Data<8>  |   13.900(R)|clk               |   0.000|
ram2Data<9>  |   14.850(R)|clk               |   0.000|
ram2Data<10> |   13.569(R)|clk               |   0.000|
ram2Data<11> |   14.135(R)|clk               |   0.000|
ram2Data<12> |   14.215(R)|clk               |   0.000|
ram2Data<13> |   14.999(R)|clk               |   0.000|
ram2Data<14> |   13.844(R)|clk               |   0.000|
ram2Data<15> |   14.156(R)|clk               |   0.000|
ram2Oe       |   12.107(R)|clk               |   0.000|
ram2We       |   12.042(R)|clk               |   0.000|
rdn          |   14.970(R)|clk               |   0.000|
wrn          |   13.760(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.244(R)|clk               |   0.000|
digit1<1>    |   15.639(R)|clk               |   0.000|
digit1<2>    |   16.812(R)|clk               |   0.000|
digit1<3>    |   15.789(R)|clk               |   0.000|
digit1<4>    |   15.428(R)|clk               |   0.000|
digit1<5>    |   15.916(R)|clk               |   0.000|
digit1<6>    |   15.993(R)|clk               |   0.000|
digit2<0>    |   15.789(R)|clk               |   0.000|
digit2<1>    |   16.019(R)|clk               |   0.000|
digit2<2>    |   15.822(R)|clk               |   0.000|
digit2<3>    |   16.444(R)|clk               |   0.000|
digit2<4>    |   15.916(R)|clk               |   0.000|
digit2<5>    |   14.907(R)|clk               |   0.000|
digit2<6>    |   16.362(R)|clk               |   0.000|
flashAddr<1> |   12.493(R)|clk               |   0.000|
flashAddr<2> |   12.444(R)|clk               |   0.000|
flashAddr<3> |   12.474(R)|clk               |   0.000|
flashAddr<4> |   11.878(R)|clk               |   0.000|
flashAddr<5> |   12.073(R)|clk               |   0.000|
flashAddr<6> |   11.660(R)|clk               |   0.000|
flashAddr<7> |   12.120(R)|clk               |   0.000|
flashAddr<8> |   11.221(R)|clk               |   0.000|
flashAddr<9> |   11.282(R)|clk               |   0.000|
flashAddr<10>|   12.158(R)|clk               |   0.000|
flashAddr<11>|   12.367(R)|clk               |   0.000|
flashAddr<12>|   11.516(R)|clk               |   0.000|
flashAddr<13>|   12.114(R)|clk               |   0.000|
flashAddr<14>|   12.124(R)|clk               |   0.000|
flashAddr<15>|   11.854(R)|clk               |   0.000|
flashAddr<16>|   12.288(R)|clk               |   0.000|
flashCe      |   13.518(R)|clk               |   0.000|
flashData<0> |   13.745(R)|clk               |   0.000|
flashData<1> |   13.715(R)|clk               |   0.000|
flashData<2> |   13.965(R)|clk               |   0.000|
flashData<3> |   13.995(R)|clk               |   0.000|
flashData<4> |   14.204(R)|clk               |   0.000|
flashData<5> |   14.219(R)|clk               |   0.000|
flashData<6> |   14.203(R)|clk               |   0.000|
flashData<7> |   13.965(R)|clk               |   0.000|
flashData<8> |   14.451(R)|clk               |   0.000|
flashData<9> |   13.711(R)|clk               |   0.000|
flashData<10>|   14.459(R)|clk               |   0.000|
flashData<11>|   14.472(R)|clk               |   0.000|
flashData<12>|   14.726(R)|clk               |   0.000|
flashData<13>|   14.715(R)|clk               |   0.000|
flashData<14>|   14.974(R)|clk               |   0.000|
flashData<15>|   14.965(R)|clk               |   0.000|
flashOe      |   14.513(R)|clk               |   0.000|
flashWe      |   14.784(R)|clk               |   0.000|
led<8>       |   13.717(R)|clk               |   0.000|
led<9>       |   12.883(R)|clk               |   0.000|
led<10>      |   14.510(R)|clk               |   0.000|
led<11>      |   13.103(R)|clk               |   0.000|
led<12>      |   12.851(R)|clk               |   0.000|
led<13>      |   14.479(R)|clk               |   0.000|
led<14>      |   13.633(R)|clk               |   0.000|
led<15>      |   12.588(R)|clk               |   0.000|
ram1Data<0>  |   12.060(R)|clk               |   0.000|
ram1Data<1>  |   12.146(R)|clk               |   0.000|
ram1Data<2>  |   11.881(R)|clk               |   0.000|
ram1Data<3>  |   11.899(R)|clk               |   0.000|
ram1Data<4>  |   11.643(R)|clk               |   0.000|
ram1Data<5>  |   11.645(R)|clk               |   0.000|
ram1Data<6>  |   11.412(R)|clk               |   0.000|
ram1Data<7>  |   11.346(R)|clk               |   0.000|
ram2Addr<0>  |   12.552(R)|clk               |   0.000|
ram2Addr<1>  |   12.854(R)|clk               |   0.000|
ram2Addr<2>  |   12.490(R)|clk               |   0.000|
ram2Addr<3>  |   12.587(R)|clk               |   0.000|
ram2Addr<4>  |   12.877(R)|clk               |   0.000|
ram2Addr<5>  |   12.057(R)|clk               |   0.000|
ram2Addr<6>  |   13.443(R)|clk               |   0.000|
ram2Addr<7>  |   13.282(R)|clk               |   0.000|
ram2Addr<8>  |   13.792(R)|clk               |   0.000|
ram2Addr<9>  |   14.122(R)|clk               |   0.000|
ram2Addr<10> |   14.607(R)|clk               |   0.000|
ram2Addr<11> |   13.695(R)|clk               |   0.000|
ram2Addr<12> |   13.383(R)|clk               |   0.000|
ram2Addr<13> |   13.634(R)|clk               |   0.000|
ram2Addr<14> |   12.332(R)|clk               |   0.000|
ram2Addr<15> |   12.337(R)|clk               |   0.000|
ram2Data<0>  |   13.060(R)|clk               |   0.000|
ram2Data<1>  |   14.419(R)|clk               |   0.000|
ram2Data<2>  |   13.861(R)|clk               |   0.000|
ram2Data<3>  |   14.781(R)|clk               |   0.000|
ram2Data<4>  |   13.022(R)|clk               |   0.000|
ram2Data<5>  |   13.683(R)|clk               |   0.000|
ram2Data<6>  |   13.851(R)|clk               |   0.000|
ram2Data<7>  |   13.555(R)|clk               |   0.000|
ram2Data<8>  |   13.619(R)|clk               |   0.000|
ram2Data<9>  |   14.569(R)|clk               |   0.000|
ram2Data<10> |   13.288(R)|clk               |   0.000|
ram2Data<11> |   13.854(R)|clk               |   0.000|
ram2Data<12> |   13.934(R)|clk               |   0.000|
ram2Data<13> |   14.718(R)|clk               |   0.000|
ram2Data<14> |   13.563(R)|clk               |   0.000|
ram2Data<15> |   13.875(R)|clk               |   0.000|
ram2Oe       |   11.826(R)|clk               |   0.000|
ram2We       |   11.761(R)|clk               |   0.000|
rdn          |   14.689(R)|clk               |   0.000|
wrn          |   13.479(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.134|         |         |         |
clk_hand       |    8.134|         |         |         |
opt            |    8.134|         |         |         |
rst            |   15.928|   15.928|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.134|         |         |         |
clk_hand       |    8.134|         |         |         |
opt            |    8.134|         |         |         |
rst            |   15.779|   15.779|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.134|         |         |         |
clk_hand       |    8.134|         |         |         |
opt            |    8.134|         |         |         |
rst            |   15.472|   15.472|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.134|         |         |         |
clk_hand       |    8.134|         |         |         |
opt            |    8.134|         |         |         |
rst            |   15.697|   15.697|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 07 13:09:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



