// Seed: 161024162
module module_0 #(
    parameter id_5 = 32'd86
) ();
  bit id_1, id_2, id_3;
  initial id_1 = id_2;
  wire id_4;
  assign id_3 = 1;
  wire _id_5;
  assign id_1 = id_4;
  logic id_6;
  ;
  logic id_7;
  wire id_8;
  wire id_9;
  wire [1  -  -1 : id_5] id_10;
  wire ['b0 : -1] id_11, id_12, id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    output uwire id_9,
    input uwire id_10,
    output wire id_11,
    input wand id_12,
    input tri0 id_13,
    output wor id_14
);
  assign id_8 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
