// Seed: 823455127
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  assign module_1.type_7 = 0;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input logic id_2,
    output tri id_3,
    input wire id_4,
    output logic id_5,
    output uwire id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    output logic id_10,
    input tri id_11,
    input uwire id_12,
    input tri0 id_13,
    output wor id_14
);
  tri0 id_16 = 1;
  wand id_17 = id_8;
  assign id_3  = id_13;
  assign id_10 = id_2;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  always_comb @(negedge id_8 or posedge id_0) begin : LABEL_0
    id_5 <= id_2;
  end
endmodule
