\hypertarget{struct_l_p_s_p_i___type}{}\doxysection{LPSPI\+\_\+\+Type Struct Reference}
\label{struct_l_p_s_p_i___type}\index{LPSPI\_Type@{LPSPI\_Type}}


LPSPI -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_ab20ff3f0387cbcc2652477ed5d2702df}{VERID}}
\begin{DoxyCompactList}\small\item\em Version ID Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a96563b10e1e91f05203f88047408044a}{PARAM}}
\begin{DoxyCompactList}\small\item\em Parameter Register, offset\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\begin{DoxyCompactList}\small\item\em Control Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\begin{DoxyCompactList}\small\item\em Status Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\begin{DoxyCompactList}\small\item\em Interrupt Enable Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_ad1e1d38c4a2b1e17222f7a607d4fc6e0}{DER}}
\begin{DoxyCompactList}\small\item\em DMA Enable Register, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_adb3d8188b19e5ef679597062d450d8b3}{CFGR0}}
\begin{DoxyCompactList}\small\item\em Configuration Register 0, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}}
\begin{DoxyCompactList}\small\item\em Configuration Register 1, offset\+: 0x24. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_ae93401f2965e0fe1e343d6ea380b624e}{RESERVED\+\_\+1}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a53e95f2236bc9f437e401fd8570e12c9}{DMR0}}
\begin{DoxyCompactList}\small\item\em Data Match Register 0, offset\+: 0x30. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a3ea49633a45653dc57aa9b22b3dc16f9}{DMR1}}
\begin{DoxyCompactList}\small\item\em Data Match Register 1, offset\+: 0x34. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a186e433a83d42ecd6b4e218ea63d9674}{RESERVED\+\_\+2}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\begin{DoxyCompactList}\small\item\em Clock Configuration Register, offset\+: 0x40. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a6c5f07c0d51983920ebca05f9e650883}{RESERVED\+\_\+3}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}}
\begin{DoxyCompactList}\small\item\em FIFO Control Register, offset\+: 0x58. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a67537a582125686e773c43fb8cd4b7f5}{FSR}}
\begin{DoxyCompactList}\small\item\em FIFO Status Register, offset\+: 0x5C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_ae9dd9282fab299d0cd6e119564688e53}{TCR}}
\begin{DoxyCompactList}\small\item\em Transmit Command Register, offset\+: 0x60. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_abacded442729b284aedf77044474f886}{TDR}}
\begin{DoxyCompactList}\small\item\em Transmit Data Register, offset\+: 0x64. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a71033e44d51c3ca5bd7d938bf1685d47}{RESERVED\+\_\+4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_aa8899d3f27f62b5ba1aa04e73ec5a702}{RSR}}
\begin{DoxyCompactList}\small\item\em Receive Status Register, offset\+: 0x70. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_s_p_i___type_a3482a239d5d9b90d7e42a530c1be18de}{RDR}}
\begin{DoxyCompactList}\small\item\em Receive Data Register, offset\+: 0x74. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LPSPI -\/ Size of Registers Arrays. 

LPSPI -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_s_p_i___type_a5e1322e27c40bf91d172f9673f205c97}\label{struct_l_p_s_p_i___type_a5e1322e27c40bf91d172f9673f205c97}} 
\index{LPSPI\_Type@{LPSPI\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}



Clock Configuration Register, offset\+: 0x40. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_adb3d8188b19e5ef679597062d450d8b3}\label{struct_l_p_s_p_i___type_adb3d8188b19e5ef679597062d450d8b3}} 
\index{LPSPI\_Type@{LPSPI\_Type}!CFGR0@{CFGR0}}
\index{CFGR0@{CFGR0}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{CFGR0}{CFGR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR0}



Configuration Register 0, offset\+: 0x20. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a7a12ab903dcfa91c96beb2e36562eed6}\label{struct_l_p_s_p_i___type_a7a12ab903dcfa91c96beb2e36562eed6}} 
\index{LPSPI\_Type@{LPSPI\_Type}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR1}



Configuration Register 1, offset\+: 0x24. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_l_p_s_p_i___type_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{LPSPI\_Type@{LPSPI\_Type}!CR@{CR}}
\index{CR@{CR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}



Control Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_ad1e1d38c4a2b1e17222f7a607d4fc6e0}\label{struct_l_p_s_p_i___type_ad1e1d38c4a2b1e17222f7a607d4fc6e0}} 
\index{LPSPI\_Type@{LPSPI\_Type}!DER@{DER}}
\index{DER@{DER}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{DER}{DER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DER}



DMA Enable Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a53e95f2236bc9f437e401fd8570e12c9}\label{struct_l_p_s_p_i___type_a53e95f2236bc9f437e401fd8570e12c9}} 
\index{LPSPI\_Type@{LPSPI\_Type}!DMR0@{DMR0}}
\index{DMR0@{DMR0}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{DMR0}{DMR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMR0}



Data Match Register 0, offset\+: 0x30. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a3ea49633a45653dc57aa9b22b3dc16f9}\label{struct_l_p_s_p_i___type_a3ea49633a45653dc57aa9b22b3dc16f9}} 
\index{LPSPI\_Type@{LPSPI\_Type}!DMR1@{DMR1}}
\index{DMR1@{DMR1}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{DMR1}{DMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMR1}



Data Match Register 1, offset\+: 0x34. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a5d5cc7f32884945503dd29f8f6cbb415}\label{struct_l_p_s_p_i___type_a5d5cc7f32884945503dd29f8f6cbb415}} 
\index{LPSPI\_Type@{LPSPI\_Type}!FCR@{FCR}}
\index{FCR@{FCR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FCR}



FIFO Control Register, offset\+: 0x58. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a67537a582125686e773c43fb8cd4b7f5}\label{struct_l_p_s_p_i___type_a67537a582125686e773c43fb8cd4b7f5}} 
\index{LPSPI\_Type@{LPSPI\_Type}!FSR@{FSR}}
\index{FSR@{FSR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{FSR}{FSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FSR}



FIFO Status Register, offset\+: 0x5C. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_l_p_s_p_i___type_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{LPSPI\_Type@{LPSPI\_Type}!IER@{IER}}
\index{IER@{IER}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}



Interrupt Enable Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a96563b10e1e91f05203f88047408044a}\label{struct_l_p_s_p_i___type_a96563b10e1e91f05203f88047408044a}} 
\index{LPSPI\_Type@{LPSPI\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PARAM}



Parameter Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a3482a239d5d9b90d7e42a530c1be18de}\label{struct_l_p_s_p_i___type_a3482a239d5d9b90d7e42a530c1be18de}} 
\index{LPSPI\_Type@{LPSPI\_Type}!RDR@{RDR}}
\index{RDR@{RDR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RDR}



Receive Data Register, offset\+: 0x74. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_l_p_s_p_i___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{LPSPI\_Type@{LPSPI\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_l_p_s_p_i___type_ae93401f2965e0fe1e343d6ea380b624e}\label{struct_l_p_s_p_i___type_ae93401f2965e0fe1e343d6ea380b624e}} 
\index{LPSPI\_Type@{LPSPI\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a186e433a83d42ecd6b4e218ea63d9674}\label{struct_l_p_s_p_i___type_a186e433a83d42ecd6b4e218ea63d9674}} 
\index{LPSPI\_Type@{LPSPI\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a6c5f07c0d51983920ebca05f9e650883}\label{struct_l_p_s_p_i___type_a6c5f07c0d51983920ebca05f9e650883}} 
\index{LPSPI\_Type@{LPSPI\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{struct_l_p_s_p_i___type_a71033e44d51c3ca5bd7d938bf1685d47}\label{struct_l_p_s_p_i___type_a71033e44d51c3ca5bd7d938bf1685d47}} 
\index{LPSPI\_Type@{LPSPI\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_l_p_s_p_i___type_aa8899d3f27f62b5ba1aa04e73ec5a702}\label{struct_l_p_s_p_i___type_aa8899d3f27f62b5ba1aa04e73ec5a702}} 
\index{LPSPI\_Type@{LPSPI\_Type}!RSR@{RSR}}
\index{RSR@{RSR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RSR}{RSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RSR}



Receive Status Register, offset\+: 0x70. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_l_p_s_p_i___type_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{LPSPI\_Type@{LPSPI\_Type}!SR@{SR}}
\index{SR@{SR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}



Status Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_ae9dd9282fab299d0cd6e119564688e53}\label{struct_l_p_s_p_i___type_ae9dd9282fab299d0cd6e119564688e53}} 
\index{LPSPI\_Type@{LPSPI\_Type}!TCR@{TCR}}
\index{TCR@{TCR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR}



Transmit Command Register, offset\+: 0x60. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_abacded442729b284aedf77044474f886}\label{struct_l_p_s_p_i___type_abacded442729b284aedf77044474f886}} 
\index{LPSPI\_Type@{LPSPI\_Type}!TDR@{TDR}}
\index{TDR@{TDR}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t TDR}



Transmit Data Register, offset\+: 0x64. 

\mbox{\Hypertarget{struct_l_p_s_p_i___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_l_p_s_p_i___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{LPSPI\_Type@{LPSPI\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!LPSPI\_Type@{LPSPI\_Type}}
\doxysubsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t VERID}



Version ID Register, offset\+: 0x0. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
