
---------- Begin Simulation Statistics ----------
final_tick                               560740413355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51315                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880068                       # Number of bytes of host memory used
host_op_rate                                   115343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   194.87                       # Real time elapsed on the host
host_tick_rate                               32769368                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006386                       # Number of seconds simulated
sim_ticks                                  6385905500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        122907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35121                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40207                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28183                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35121                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6938                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45692                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329262                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1482189                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468944                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     12680712                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.772561                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.816048                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      7837716     61.81%     61.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       781927      6.17%     67.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       883693      6.97%     74.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       291928      2.30%     77.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       573010      4.52%     81.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       282672      2.23%     83.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       343717      2.71%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       203860      1.61%     88.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1482189     11.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12680712                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.277179                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.277179                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8992418                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108198                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           678114                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2345664                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6072                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        719698                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786237                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1494                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366478                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45692                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084042                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11631633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473296                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12144                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003578                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1104603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33294                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.820034                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     12742308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.828895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.187032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9243216     72.54%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           110647      0.87%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           231049      1.81%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170144      1.34%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177446      1.39%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143733      1.13%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           228847      1.80%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            78171      0.61%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2359055     18.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     12742308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988111                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171472                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36996                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.811423                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10317678                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366478                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          153753                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789835                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418879                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042381                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7951200                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4651                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23135112                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2809149                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6072                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2814113                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        30918                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       630365                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138682                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167272                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28505196                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22917596                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.608157                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17335635                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.794392                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22960641                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21308292                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345014                       # number of integer regfile writes
system.switch_cpus.ipc                       0.782976                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.782976                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237320     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476935     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002383     17.30%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       765354      3.31%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94661      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7187447     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2271980      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23139769                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22496108                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44071368                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21441632                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21670996                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1020348                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044095                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             771      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       124987     12.25%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       269848     26.45%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86947      8.52%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11378      1.12%     48.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       480424     47.08%     95.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        45993      4.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622859                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     15971378                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475964                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936632                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23139769                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          558                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       282223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12742308                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.815979                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.520236                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7245570     56.86%     56.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       719758      5.65%     62.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       780422      6.12%     68.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       651002      5.11%     73.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       925384      7.26%     81.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       737291      5.79%     86.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       742564      5.83%     92.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       459750      3.61%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       480567      3.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12742308                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.811787                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084042                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        18182                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91400                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418879                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10625417                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 12771790                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3016331                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          66848                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1010079                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1024676                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         19254                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937898                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064601                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906239                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2726974                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4699410                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6072                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5982510                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515261                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040437                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168165                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4402151                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34078238                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954211                       # The number of ROB writes
system.switch_cpus.timesIdled                     326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        33271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          33271                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18250                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38958                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21069                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21069                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       188606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       188606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 188606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65699                       # Request fanout histogram
system.membus.reqLayer2.occupancy           207849500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          363537250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6385905500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           98900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30916                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11126720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11159552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           68767                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1168000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           180795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.387507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 147524     81.60%     81.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  33271     18.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             180795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          173713000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167442000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           94                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        46235                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46329                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           94                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        46235                       # number of overall hits
system.l2.overall_hits::total                   46329                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          301                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        65393                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65699                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          301                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        65393                       # number of overall misses
system.l2.overall_misses::total                 65699                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     22927500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6620234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6643161500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     22927500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6620234000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6643161500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.762025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.585812                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.586452                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.762025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.585812                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.586452                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76171.096346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101237.655407                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101115.108297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76171.096346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101237.655407                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101115.108297                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18250                       # number of writebacks
system.l2.writebacks::total                     18250                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        65393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        65393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65694                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     19917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5966304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5986221500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     19917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5966304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5986221500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.762025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.585812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.586407                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.762025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.585812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.586407                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66171.096346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91237.655407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91122.804213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66171.096346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91237.655407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91122.804213                       # average overall mshr miss latency
system.l2.replacements                          68767                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62224                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        21712                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21712                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        21067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21069                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2053658000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2053658000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.681471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.681492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97482.223383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97472.969766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1842988000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1842988000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.681471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.681427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87482.223383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87482.223383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     22927500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22927500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.762025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.763224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76171.096346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75668.316832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     19917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.762025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.758186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66171.096346                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66171.096346                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        36388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        44326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           44327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4566576000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4566576000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.549174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549179                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103022.515002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103020.190854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        44326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        44326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4123316000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4123316000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.549174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.549167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93022.515002                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93022.515002                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7776.972319                       # Cycle average of tags in use
system.l2.tags.total_refs                       99372                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68767                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.445054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     302.636710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.302312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.797957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    34.608820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7438.626520                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.908035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949337                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1858967                       # Number of tag accesses
system.l2.tags.data_accesses                  1858967                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        19264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4185152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4204736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        19264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1168000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1168000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        65393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               65699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             20044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             30066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3016643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    655373306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             658440060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        20044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3016643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3036688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182902801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182902801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182902801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            20044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            30066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3016643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    655373306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            841342860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     18250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     65354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000399636250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1093                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1093                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              132803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17143                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       65694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18250                       # Number of write requests accepted
system.mem_ctrls.readBursts                     65694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2031951750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  328275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3262983000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30948.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49698.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 65694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18250                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   34935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.101102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.159113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.620511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54425     88.31%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4006      6.50%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1672      2.71%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          840      1.36%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          373      0.61%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      0.29%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      0.11%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.07%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.039341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.275658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.271598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1092     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1093                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.672461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.634705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.157371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              794     72.64%     72.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.46%     73.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              177     16.19%     89.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      8.87%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      1.56%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1093                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4201920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1166272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4204416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1168000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       658.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    658.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6384669500                       # Total gap between requests
system.mem_ctrls.avgGap                      76058.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        19264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4182656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1166272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3016643.450173198245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 654982445.324316263199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182632204.626266390085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        65393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        18250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7547500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3255435500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 146353634000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25074.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49782.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8019377.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            219447900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116639325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           238197540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           47689920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     504004800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2827235910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         71330400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4024545795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        630.223199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    162852500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    213200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6009842500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            220604580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            117250320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           230579160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           47434140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     504004800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2817462120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         79559520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4016894640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.025068                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    184194500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    213200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5988500500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6385895000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083638                       # number of overall hits
system.cpu.icache.overall_hits::total         1083649                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25350500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25350500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25350500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25350500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084055                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084055                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 62748.762376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62439.655172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 62748.762376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62439.655172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     24522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     24522500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24522500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 62082.278481                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62082.278481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 62082.278481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62082.278481                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083649                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 62748.762376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62439.655172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     24522500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24522500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 62082.278481                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62082.278481                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003183                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.879310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168507                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168507                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9225759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9225762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9239258                       # number of overall hits
system.cpu.dcache.overall_hits::total         9239261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       164171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       168048                       # number of overall misses
system.cpu.dcache.overall_misses::total        168051                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10092960179                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10092960179                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10092960179                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10092960179                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9389930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9389936                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9407306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9407312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61478.337703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61477.214291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60059.983927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60058.911753                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1785452                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31629                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.449840                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        62224                       # number of writebacks
system.cpu.dcache.writebacks::total             62224                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53822                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7181833179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7181833179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7283670179                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7283670179                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011752                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011866                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65082.902237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65082.902237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65249.490979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65249.490979                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7005117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7005118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   7856652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7856652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7138350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7138352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58969.268124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58968.825525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4976707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4976707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62651.312394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62651.312394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2236307679                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2236307679                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72283.524436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72278.851939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2205126179                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2205126179                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71330.988517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71330.988517                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13499                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13499                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3877                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3877                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.223124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.223124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    101837000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    101837000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 79622.361220                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79622.361220                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560740413355500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7633520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.014800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18926255                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18926255                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560758593065000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66569                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899420                       # Number of bytes of host memory used
host_op_rate                                   149459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   600.88                       # Real time elapsed on the host
host_tick_rate                               30255187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018180                       # Number of seconds simulated
sim_ticks                                 18179709500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       180732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        361715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       200759                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7506                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       226501                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126397                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       200759                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        74362                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          268384                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28114                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3988                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1110923                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1270177                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7744                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4356902                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1713623                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     36037233                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.868326                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.844437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     21311877     59.14%     59.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2478965      6.88%     66.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2712237      7.53%     73.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       927375      2.57%     76.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1726025      4.79%     80.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       867886      2.41%     83.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1046776      2.90%     86.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       609190      1.69%     87.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4356902     12.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36037233                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.211981                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.211981                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      25015824                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69629793                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2017062                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6933817                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24874                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2273088                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23264487                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4761                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7106776                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1853                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              268384                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3288852                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              32872807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31678343                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1575                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           49748                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.007381                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3365089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154511                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.871255                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     36264665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.938606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.245294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         25678545     70.81%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           342288      0.94%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           705036      1.94%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           514619      1.42%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           553524      1.53%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           441091      1.22%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           698728      1.93%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           251903      0.69%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7078931     19.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     36264665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106669176                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56827933                       # number of floating regfile writes
system.switch_cpus.idleCycles                   94754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9913                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212013                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.912998                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30880152                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7106776                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          323490                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23285464                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281844                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69350664                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23773376                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        25813                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69555482                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           6149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7922335                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24874                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7936653                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        99242                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1943273                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          755                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       476431                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550734                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          755                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2978                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85087968                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68870519                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.608992                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51817892                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.894159                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69011844                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64640929                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4727741                       # number of integer regfile writes
system.switch_cpus.ipc                       0.825096                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.825096                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137260      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10271067     14.76%     14.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8727      0.01%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          791      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152036      0.22%     15.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4983      0.01%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5136      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216400     23.31%     38.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860148     17.05%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2439300      3.51%     59.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320434      0.46%     59.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21341324     30.67%     90.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6787665      9.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69581292                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66723343                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130747335                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63614443                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64361657                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3010819                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043271                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           15377      0.51%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            679      0.02%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       368190     12.23%     12.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       796296     26.45%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     39.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         258183      8.58%     47.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         36661      1.22%     49.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1403361     46.61%     95.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       131709      4.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5731508                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     47695116                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5256076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7011136                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69338161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69581292                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12503                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2021383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4380                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1163504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     36264665                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.918708                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.538112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     19564204     53.95%     53.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2227903      6.14%     60.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2446906      6.75%     66.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2003541      5.52%     72.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2816035      7.77%     80.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2226539      6.14%     86.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2214226      6.11%     92.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1355725      3.74%     96.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1409586      3.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     36264665                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.913707                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289116                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   333                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        42316                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       287483                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23285464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32002909                       # number of misc regfile reads
system.switch_cpus.numCycles                 36359419                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8426648                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         159360                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3064629                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1565972                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         53856                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204259371                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69465481                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63147586                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8139533                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14229320                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24874                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      16608917                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1922560                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106839047                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64429265                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           64                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           14                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13835112                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           14                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            100506930                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138313534                       # The number of ROB writes
system.switch_cpus.timesIdled                    1213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        96416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678714                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          96416                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18179709500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             122560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        58815                       # Transaction distribution
system.membus.trans_dist::CleanEvict           121917                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58423                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        122560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       542698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       542698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 542698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15347072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15347072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15347072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180983                       # Request fanout histogram
system.membus.reqLayer2.occupancy           631829500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1001001500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  18179709500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18179709500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  18179709500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18179709500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       269188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1986                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          283246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240369                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       268928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     35048256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               35317184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          215178                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3764160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           554650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.173834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.378967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 458233     82.62%     82.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  96417     17.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             554650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          551716000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505884000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3326495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  18179709500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1112                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       157377                       # number of demand (read+write) hits
system.l2.demand_hits::total                   158489                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1112                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       157377                       # number of overall hits
system.l2.overall_hits::total                  158489                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1104                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       179879                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180983                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1104                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       179879                       # number of overall misses
system.l2.overall_misses::total                180983                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     91764500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  18479668500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18571433000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     91764500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  18479668500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18571433000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.498195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.533360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.533131                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.498195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.533360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.533131                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83120.018116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102733.885000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102614.240011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83120.018116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102733.885000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102614.240011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               58815                       # number of writebacks
system.l2.writebacks::total                     58815                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       179879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       179879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180983                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     80724500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  16680878500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16761603000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     80724500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  16680878500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16761603000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.498195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.533360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.533131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.498195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.533360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.533131                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73120.018116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92733.885000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92614.240011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73120.018116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92733.885000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92614.240011                       # average overall mshr miss latency
system.l2.replacements                         215178                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       210373                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           210373                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       210373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       210373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1986                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1986                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1986                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1986                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        61970                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         61970                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        38464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38464                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        58423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58423                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5698940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5698940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.603001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.603001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97546.171884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97546.171884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        58423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5114710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5114710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.603001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.603001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87546.171884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87546.171884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     91764500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     91764500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.498195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.498195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83120.018116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83120.018116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     80724500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80724500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.498195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.498195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73120.018116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73120.018116                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       118913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            118913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       121456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          121456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12780728500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12780728500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.505290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 105229.288796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105229.288796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       121456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       121456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11566168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11566168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.505290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.505290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 95229.288796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95229.288796                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18179709500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      718410                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.216233                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     379.167240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    17.331860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7795.500900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.951599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          848                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3955                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5644882                       # Number of tag accesses
system.l2.tags.data_accesses                  5644882                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18179709500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        70656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11512256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11582912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        70656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3764160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3764160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       179879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        58815                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58815                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3886531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    633247522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             637134053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3886531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3886531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207052813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207052813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207052813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3886531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    633247522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            844186867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     58812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    179845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158454250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3538                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3538                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              375000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              55341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58815                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58815                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5866334750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  904745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9259128500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32419.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51169.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24348                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43850                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58815                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       171561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.436457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.856851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    89.908331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       151283     88.18%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10374      6.05%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4758      2.77%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2885      1.68%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1160      0.68%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          666      0.39%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          225      0.13%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           90      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       171561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.150933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.337819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.192596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               7      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             35      0.99%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            57      1.61%      2.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           171      4.83%      7.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           521     14.73%     22.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           797     22.53%     44.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           783     22.13%     67.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           533     15.07%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           259      7.32%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           204      5.77%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            68      1.92%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            44      1.24%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           17      0.48%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           12      0.34%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.28%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.11%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3538                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.624929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.590845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.100965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2590     73.21%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.68%     73.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              656     18.54%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              219      6.19%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      1.10%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3538                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11580736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3764416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11582912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3764160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       637.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    637.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18180323000                       # Total gap between requests
system.mem_ctrls.avgGap                      75815.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        70656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11510080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3764416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3886530.750120072160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 633127828.582739472389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 207066895.100826561451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       179879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        58815                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     35276750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   9223851750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 442270546000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31953.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51278.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7519689.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            613511640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            326070195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           647983560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          155070540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1434569760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7986246060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        255748320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11419200075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.128853                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    598303250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    606840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16974566250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            611498160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            325003800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643992300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          151964640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1434569760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7974078840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        265994400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11407101900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.463376                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    626608750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    606840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16946260750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24565604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369978                       # number of overall hits
system.cpu.icache.overall_hits::total         4369989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2916                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2914                       # number of overall misses
system.cpu.icache.overall_misses::total          2916                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    147864999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147864999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    147864999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147864999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372905                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 50742.964653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50708.161523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 50742.964653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50708.161523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          901                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.307692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2102                       # number of writebacks
system.cpu.icache.writebacks::total              2102                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          303                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2611                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2611                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2611                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2611                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    131389999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131389999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    131389999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131389999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50321.715435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50321.715435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50321.715435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50321.715435                       # average overall mshr miss latency
system.cpu.icache.replacements                   2102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    147864999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147864999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 50742.964653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50708.161523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          303                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    131389999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131389999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50321.715435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50321.715435                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372602                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1673.402985                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.016607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748423                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748423                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36724435                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36724438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36780075                       # number of overall hits
system.cpu.dcache.overall_hits::total        36780078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       661035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         661038                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       678967                       # number of overall misses
system.cpu.dcache.overall_misses::total        678970                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  38809753335                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38809753335                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  38809753335                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38809753335                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37385470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37385476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37459042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37459048                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017682                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58710.587692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58710.321245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57159.999433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57159.746874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7374817                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            133237                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.351119                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       272597                       # number of writebacks
system.cpu.dcache.writebacks::total            272597                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       217591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       217591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       217591                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       217591                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448884                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  27526860335                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27526860335                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  27955629835                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27955629835                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011861                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011861                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011983                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011983                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62075.166955                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62075.166955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62278.071473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62278.071473                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447863                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27869611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27869612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       533142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        533143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30223026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30223026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28402753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28402755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56688.510753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56688.404424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       217499                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       217499                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  19068944500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19068944500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60413.012486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60413.012486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8586727335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8586727335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67139.932092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67138.882169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8457915835                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8457915835                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66180.357235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66180.357235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        55640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         55640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        17932                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        17932                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.243734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.243734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    428769500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    428769500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 78817.922794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78817.922794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560758593065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.044740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37228965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.936162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.044738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75366983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75366983                       # Number of data accesses

---------- End Simulation Statistics   ----------
