clk 1 std_logic bool
rst 1 std_logic sc_logic
weight_in_vec_0_val 1 std_logic sc_logic
weight_in_vec_1_val 1 std_logic sc_logic
weight_in_vec_2_val 1 std_logic sc_logic
weight_in_vec_3_val 1 std_logic sc_logic
weight_in_vec_4_val 1 std_logic sc_logic
weight_in_vec_5_val 1 std_logic sc_logic
weight_in_vec_6_val 1 std_logic sc_logic
weight_in_vec_7_val 1 std_logic sc_logic
weight_in_vec_0_rdy 1 std_logic sc_logic
weight_in_vec_1_rdy 1 std_logic sc_logic
weight_in_vec_2_rdy 1 std_logic sc_logic
weight_in_vec_3_rdy 1 std_logic sc_logic
weight_in_vec_4_rdy 1 std_logic sc_logic
weight_in_vec_5_rdy 1 std_logic sc_logic
weight_in_vec_6_rdy 1 std_logic sc_logic
weight_in_vec_7_rdy 1 std_logic sc_logic
weight_in_vec_0_msg 8 std_logic_vector sc_lv
weight_in_vec_1_msg 8 std_logic_vector sc_lv
weight_in_vec_2_msg 8 std_logic_vector sc_lv
weight_in_vec_3_msg 8 std_logic_vector sc_lv
weight_in_vec_4_msg 8 std_logic_vector sc_lv
weight_in_vec_5_msg 8 std_logic_vector sc_lv
weight_in_vec_6_msg 8 std_logic_vector sc_lv
weight_in_vec_7_msg 8 std_logic_vector sc_lv
act_in_vec_0_val 1 std_logic sc_logic
act_in_vec_1_val 1 std_logic sc_logic
act_in_vec_2_val 1 std_logic sc_logic
act_in_vec_3_val 1 std_logic sc_logic
act_in_vec_4_val 1 std_logic sc_logic
act_in_vec_5_val 1 std_logic sc_logic
act_in_vec_6_val 1 std_logic sc_logic
act_in_vec_7_val 1 std_logic sc_logic
act_in_vec_0_rdy 1 std_logic sc_logic
act_in_vec_1_rdy 1 std_logic sc_logic
act_in_vec_2_rdy 1 std_logic sc_logic
act_in_vec_3_rdy 1 std_logic sc_logic
act_in_vec_4_rdy 1 std_logic sc_logic
act_in_vec_5_rdy 1 std_logic sc_logic
act_in_vec_6_rdy 1 std_logic sc_logic
act_in_vec_7_rdy 1 std_logic sc_logic
act_in_vec_0_msg 8 std_logic_vector sc_lv
act_in_vec_1_msg 8 std_logic_vector sc_lv
act_in_vec_2_msg 8 std_logic_vector sc_lv
act_in_vec_3_msg 8 std_logic_vector sc_lv
act_in_vec_4_msg 8 std_logic_vector sc_lv
act_in_vec_5_msg 8 std_logic_vector sc_lv
act_in_vec_6_msg 8 std_logic_vector sc_lv
act_in_vec_7_msg 8 std_logic_vector sc_lv
accum_out_vec_0_val 1 std_logic sc_logic
accum_out_vec_1_val 1 std_logic sc_logic
accum_out_vec_2_val 1 std_logic sc_logic
accum_out_vec_3_val 1 std_logic sc_logic
accum_out_vec_4_val 1 std_logic sc_logic
accum_out_vec_5_val 1 std_logic sc_logic
accum_out_vec_6_val 1 std_logic sc_logic
accum_out_vec_7_val 1 std_logic sc_logic
accum_out_vec_0_rdy 1 std_logic sc_logic
accum_out_vec_1_rdy 1 std_logic sc_logic
accum_out_vec_2_rdy 1 std_logic sc_logic
accum_out_vec_3_rdy 1 std_logic sc_logic
accum_out_vec_4_rdy 1 std_logic sc_logic
accum_out_vec_5_rdy 1 std_logic sc_logic
accum_out_vec_6_rdy 1 std_logic sc_logic
accum_out_vec_7_rdy 1 std_logic sc_logic
accum_out_vec_0_msg 32 std_logic_vector sc_lv
accum_out_vec_1_msg 32 std_logic_vector sc_lv
accum_out_vec_2_msg 32 std_logic_vector sc_lv
accum_out_vec_3_msg 32 std_logic_vector sc_lv
accum_out_vec_4_msg 32 std_logic_vector sc_lv
accum_out_vec_5_msg 32 std_logic_vector sc_lv
accum_out_vec_6_msg 32 std_logic_vector sc_lv
accum_out_vec_7_msg 32 std_logic_vector sc_lv
