

/*****************************************************************************
  1 其他头文件包含
*****************************************************************************/

#ifndef __PHY_RF_INTERFACE_6361_H__
#define __PHY_RF_INTERFACE_6361_H__

#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif



/*****************************************************************************
  2 宏定义
*****************************************************************************/
#define RF_BASE_ADDR                            ( 0x0000 )

/***======================================================================***
                     (1/1) register_define_ulmod
 ***======================================================================***/
/* 寄存器说明：
 bit[15:13]  LNA Input Selection - Datapath-A
               0 : No LNA inputs Selected
               1 : LB1      ( LO:Div4)
               2 : LB2       (LO:Div4)
               3 : LB3       (LO:Div4)
               4 : HB1       (LO:Div2)
               5 : HB2       (LO:Div2)
               6:  UHB1     (LO:Div2)
               7:  UHB2     (LO:Div2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[12:10]  LNA Input Selection - Datapath-B
               0 : No LNA inputs Selected
               1 : LB1
               2 : LB2
               3 : No LNA inputs Selected
               4 : HB1
               5 : HB2
               6:  UHB1
               7:  UHB2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[9:6]    TX &amp; RX Datapath Bandwidth Configuration
               0 : 2G 
               1 : Reserved : UNUSED  
               2 : TDSCDMA - Single Carrier
               3 : TDSCDMA - Dual Carrier
               4 : TDSCDMA - 3 Carrier
               5 : Reserved : UNUSED  
               6 : 4G - 1.4MHz
               7 : 4G - 3.0MHz
               8 : 4G - 5MHz
               9 : 4G - 10MHz
               A : 4G - 15MHz
               B : 4G - 20MHz
               C:  4G - 30 MHz
               D : 4G - 40 MHz
               E : RX DCOC Calibration
               F : TX Calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[5]      TDD-RX AGC and DCOC Synchronization Mode Bypass
              0: Synchronization Mode enabled - 
                   AGC and DCOC value will be applied only after the rx_agc_sync_trig is written to 1
              1: Synchronization Mode disabled -
                   AGC and DCOC values are applied immediately                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[4:3]    RX Datapath selection for TDD operation
              0 : Reserved
              1 : RX-A path selected
              2 : RX-B path selected
              3 : RX-A and RX-B paths are both selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[2:0]    TDD Operational Mode
               0 : Idle
               1 : TDD Datapath Standby
               2 : TX Datapath On
               3 : RX Datapath On
               4 : RX Calibration
               5 : TX Calibration
               6-7 : Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_TDD_CONFIG1_UNION */
#define RF_TDD_CONFIG1_ADDR                           (RF_BASE_ADDR + 0x0)

/* 寄存器说明：
 bit[15:13]  TX RF Output Port Selection.
              0 : TXRF - LB1    (LO:Div4)
              1 : TXRF - LB2    (LO:Div4)
              2 : TXRF - LB3    (LO:Div4)
              3 : TXRF - HB1    (LO:Div2)
              4 : TXRF - HB2    (LO:Div2)
              5 : TXRF - HB3    (LO:Div2)
              6 : TXRF - UHB1   (LO:Div2)
              7 : TXRF - UHB2   (LO:Div2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[12:0]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_TDD_CONFIG2_UNION */
#define RF_TDD_CONFIG2_ADDR                           (RF_BASE_ADDR + 0x1)

/* 寄存器说明：
 bit[15:13]  TX RF Output Port Selection.
              0 : TXRF - LB1    (LO:Div4)
              1 : TXRF - LB2    (LO:Div4)
              2 : TXRF - LB3    (LO:Div4)
              3 : TXRF - HB1    (LO:Div2)
              4 : TXRF - HB2    (LO:Div2)
              5 : TXRF - HB3    (LO:Div2)
              6 : TXRF - UHB1   (LO:Div2)
              7 : TXRF - UHB2   (LO:Div2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[12:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:6]    TX Datapath Bandwidth Configuration
               0 : 2G (BW = 0.407 MHz)
               1 : Reserved- Unused
               2 : 3G - Single Carrier (BW = 3.25 MHz)
               3 : 3G - Dual Carrier (BW = 7.22 MHz)
               4 :Reserved - Unused
               5: Reserved - Unused
               6 : 4G - 1.4MHz (BW = 3.25 MHz)
               7 : 4G - 3.0MHz (BW = 3.25 MHz)
               8 : 4G - 5MHz (BW = 6.93 MHz)
               9 : 4G - 10MHz (BW = 6.93 MHz)
               A : 4G - 15MHz (BW = 9.75 MHz)
               B : 4G - 20MHz (BW = 11.2 MHz)
               C : 4G - 30MHz (BW = 25.5 MHz)
               D : 4G - 40MHz (BW = 25.5 MHz)
               E : Reserved
               F : TX Calibration (BW = 25.5 MHz)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[5:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    TX Operational Mode
               0 : Idle
               1 : TX Datapath Standby
               2 : CAL Mode
               3 : TX Datapath On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_FDD_TX_CONFIG_UNION */
#define RF_FDD_TX_CONFIG_ADDR                         (RF_BASE_ADDR + 0x2)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   TX baseband attenuation Control
             Gain = 7dB - (1dB * code), for values 0-10d
             11-31d : Reserved (do not use)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:4]    TX RF signal path gain control 
              - the gain value is dependent on the band of operation &amp; bias current setting
             txrf_gain = F( operating_band,  ibias )                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:0]    Tx RF VGA common source amplifier (x1) bias current adjustment.
             Idd = 5.5mA + (code * 0.75mA)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_TX_AGC_UNION */
#define RF_TX_AGC_ADDR                                (RF_BASE_ADDR + 0x3)

/* 寄存器说明：
 bit[15:13]  LNA Input Selection - Datapath-A
               0 : No LNA inputs Selected
               1 : LB1       ( LO:Div4)
               2 : LB2       (LO:Div4)
               3 : LB3       (LO:Div4)
               4 : HB1       (LO:Div2)
               5 : HB2       (LO:Div2)
               6:  UHB1     (LO:Div2)
               7:  UHB2     (LO:Div2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[12:10]  LNA Input Selection - Datapath-B
               0 : No LNA inputs Selected
               1 : LB1
               2 : LB2
               3 : No LNA inputs Selected
               4 : HB1
               5 : HB2
               6:  UHB1
               7:  UHB2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[9:6]    RFX Datapath Bandwidth Configuration
               0 : 2G
               1 : 2G Monitoring
               2 : 3G - Single Carrier, 
               3 : 3G - Dual Carrier, 
               4 : 3G - 3 Carrier,
               5:  3G - 4 Carrier,
               6 : 4G - 1.4MHz
               7 : 4G - 3.0MHz
               8 : 4G - 5MHz
               9 : 4G - 10MHz
               A : 4G - 15MHz
               B : 4G - 20MHz
               C : 4G - 30MHz
               D : 4G - 40MHz
               E : RX DCOC Calibration
               F : Reserved - Unused                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[5]      FDD-RX AGC and DCOC Synchronization Mode Bypass
              0: Synchronization Mode enabled - 
                   AGC and DCOC value will be applied only after the rx_agc_sync_trig is written to 1
              1: Synchronization Mode disabled -
                   AGC and DCOC values are applied immediately                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[4:3]    RX Datapath selection for FDD operation
              0 : Reserved
              1 : RX-A (main) path selected
              2 : RX-B (diversity) path selected
              3 : RX-A (main) and RX-B (diversity) paths are both selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[2]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    RX Operational Mode
               0 : Idle
               1 : RX Datapath Standby
               2 : CAL Mode
               3 : RX Datapath On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_FDD_RX_CONFIG_UNION */
#define RF_FDD_RX_CONFIG_ADDR                         (RF_BASE_ADDR + 0x4)

/* 寄存器说明：
 bit[15:7]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    Select RXRF path gain (A path) via index into lookup table. 
               - These gain values are programmable using registers 32h to 35h). The valuse given below are power ON default values only and are subject to change.
             0: 47 dB
             1: 44 dB
             2: 41 dB
             3: 35 dB
             4: 29 dB
             5: 23 dB
             6: 17 dB
             7: 5  dB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3:0]    VGA  gain control (A path)
             0: 15 dB  
             1: 13 dB  
             2: 11 dB  
             3:  9 dB 
             4:  7 dB
             5:  5 dB
             6:  3 dB
             7:  1 dB
             8:  -1 dB
             9:  -3 dB
             A: -5 dB
             B: -7 dB
             C: -9 dB
             D: -11 dB
             E: -13 dB
             F: -15 dB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_RX_A_AGC_UNION */
#define RF_RX_A_AGC_ADDR                              (RF_BASE_ADDR + 0x5)

/* 寄存器说明：
 bit[15:7]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    Select RXRF path gain (B path) via index into lookup table. 
              -These gain values are programmable using registers 32h to 35h). The valuse given below are power ON default values only and are subject to change.
             0: 47 dB
             1: 44 dB
             2: 41 dB
             3: 35 dB
             4: 29 dB
             5: 23 dB
             6: 17 dB
             7: 5  dB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:0]    VGA  gain control (B path)
             0: 15 dB  
             1: 13 dB  
             2: 11 dB  
             3:  9 dB 
             4:  7 dB
             5:  5 dB
             6:  3 dB
             7:  1 dB
             8:  -1 dB
             9:  -3 dB
             A: -5 dB
             B: -7 dB
             C: -9 dB
             D: -11 dB
             E: -13 dB
             F: -15 Db                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_RX_B_AGC_UNION */
#define RF_RX_B_AGC_ADDR                              (RF_BASE_ADDR + 0x6)

/* 寄存器说明：
 bit[15:8]   DCOC-A Q Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:0]    DCOC-A I Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
              
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_RX_A_DCOC_VALUE_UNION */
#define RF_RX_A_DCOC_VALUE_ADDR                       (RF_BASE_ADDR + 0x7)

/* 寄存器说明：
 bit[15:8]   DCOC-B Q Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:0]    DCOC-B I Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
             
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_RX_B_DCOC_VALUE_UNION */
#define RF_RX_B_DCOC_VALUE_ADDR                       (RF_BASE_ADDR + 0x8)

/* 寄存器说明：
 bit[15]     IIP2 Correction Enable for RX Main path
              0: IIP2 correction is disabled; No adjustment voltage is applied (V=0)
              1: IIP2 correction is enabled with the calibration code specified in iip2cal_lo_main fields                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[14]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     IIP2 Correction Enable for RX Diversity path
              0: IIP2 correction is disabled; No adjustment voltage is applied (V=0)
              1: IIP2 correction is enabled with the calibration code specified in iip2cal_lo_dvty fields                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[12:0]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RX_IIP2_CAL_CTRL_UNION */
#define RF_RX_IIP2_CAL_CTRL_ADDR                      (RF_BASE_ADDR + 0x9)

/* 寄存器说明：
 bit[15]     Self Clearing Bit. RX AGC and DCOC Synchronization Trigger
               - Trigger to force the AGC/DCOC values to be moved from shadow registers to datapath control outputs
               - This bit is active only if the fdd_rx_agc_sync_bypass==0 or the tdd_rx_agc_sync_bypass==0
              0: Trigger is not active;
              1: Trigger is active; the RFIC will self-clear this bit after one reference clock cycle if written to a 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[14:0]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RX_AGC_DCOC_SYNC_UNION */
#define RF_RX_AGC_DCOC_SYNC_ADDR                      (RF_BASE_ADDR + 0xA)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:10]  XO Core Oscillator Trim Current
               - used to adjust the oscillator startup time
               - table below is for 19.2 MHz mode.  4x for 38.4 MHz mode.
               0: 280uA
               1: 240uA
               2: 200uA
               3: 160uA
               4: 120uA
               5: 80uA
               6: 40uA
               7: 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:4]    XO Frequency Trim Capacitor
               - frequency trim to account for bond and other parasitic capacitance
             cfix = (0.15 * code + 2) pF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:0]    XO Frequency Trim Capactior
              -  frequency trim to account for C2 capacitor matrix
               cvar = (0.2 * code + 3.8) pF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_DCXO_ADJ_UNION */
#define RF_DCXO_ADJ_ADDR                              (RF_BASE_ADDR + 0xB)

/* 寄存器说明：
 bit[15]     reserved
 bit[14]     IP2 Correction voltage Sign.
             0 : Negative correction Voltage
             1 : Positive correction Voltage
 bit[13:8]   IIP2 correction for LO I path of the A-path Receiver (Main) ΔV =  (61mV* IP2_cal_code[5:0])/63
 bit[7]      reserved
 bit[6]      IP2 Correction voltage Sign.
             0 : Negative correction Voltage
             1 : Positive correction Voltage
 bit[5:0]    IIP2 correction for LO Q path of the A-path Receiver (Main). ΔV =  (61mV* IP2_cal_code[5:0])/63
   UNION结构:  RF_RX_A_IIP2_CAL_UNION */
#define RF_RX_A_IIP2_CAL_ADDR                         (RF_BASE_ADDR + 0x10)

/* 寄存器说明：
 bit[15]     reserved
 bit[14]     IP2 Correction voltage Sign.
             0 : Negative correction Voltage
             1 : Positive correction Voltage
 bit[13:8]   IIP2 correction for LO I path of the B-path Receiver (Dvty) ΔV =  (61mV* IP2_cal_code[5:0])/63
 bit[7]      reserved
 bit[6]      IP2 Correction voltage Sign.
             0 : Negative correction Voltage
             1 : Positive correction Voltage
 bit[5:0]    IIP2 correction for LO Q path of the B-path Receiver (Dvty) ΔV =  (61mV* IP2_cal_code[5:0])/63
   UNION结构:  RF_RX_B_IIP2_CAL_UNION */
#define RF_RX_B_IIP2_CAL_ADDR                         (RF_BASE_ADDR + 0x11)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  Changes gain from 12 dB to 26 dB, using 2dB steps (12 + (2*code) dB).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[11]     Power detector enable.
               1: Enabled
               0: Disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[10]     TX Feedback RMS RF Input Enable
             1: Power detector core is connected to the RF attenuator
             0: Power detector core is disconnected from the RF attenuator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[9]      TX Feedback RMS RF Attenuation Value
             1: 9 dB attenuation
             0: 5 dB attenuation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[8:5]    Temperature compensation weights                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[4:0]    Output DC offset adjustment:
               Codes 0 - 20: 45 mV * code
               Codes 21 - 31: -45 mV * (31-code)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_TX_FEEDBACK_CONTROL_UNION */
#define RF_TX_FEEDBACK_CONTROL_ADDR                   (RF_BASE_ADDR + 0x12)

/* 寄存器说明：
 bit[15:6]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Operating Frequency Band
               - Illegal bands are ignored e.g. Band 29. 
               - Programming an illegal band value maintains previously selected band
             Value  Band 
             1d        1
             2d        2
             3d        3
             . . . . . . . . .
             38d      38
             39d      39
             40d      40
             41d      41
             ...........
             60d      60
             61d      61  (Media FLO custom band)
             62d      62  (China 1.4GHz custom TDD band)
             63d      63  (Softbank custom band)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_OPERATING_BANDGROUP_UNION */
#define RF_OPERATING_BANDGROUP_ADDR                   (RF_BASE_ADDR + 0x14)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:0]   Automatic frequency Control word. 
             8 MSB for coarse cap bank
             6 LSB for SDM fractional control)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_XO_AFC_CTL_UNION */
#define RF_XO_AFC_CTL_ADDR                            (RF_BASE_ADDR + 0x15)

/* 寄存器说明：
 bit[15]     Baseband TXIF Filter for TDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[14:12]  Baseband RCF filter bandwidth &amp; RCF Buffer pole settings - 3dB corner frequency for TDD (LUTOverride)
              - This field is active only when tdd_txif_bw_lut_bypass is asserted, otherwise internal sequencer controls the BW
             0: 407 kHz (2G)
             1: 407 kHz (2G)
             2: 3.25 MHz (WCDMA-SC, LTE 1.4, LTE 3.0, TDS-SC, TDS-DC, TDS-3C)
             3: 6.93 MHz (LTE 5, LTE 10)
             4: 7.22 MHz (WCDMA-DC)
             5: 9.75 MHz (LTE 15)
             6: 11.2 MHz (LTE 20)
             7: 25.5 MHz (LTE 30, LTE 40)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[11]     Baseband TXIF Filter for FDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[10:8]   Baseband RCF filter bandwidth &amp; RCF Buffer pole settings - 3dB corner frequency for TDD (LUTOverride)
              - This field is active only when fdd_txif_bw_lut_bypass is asserted, otherwise internal sequencer controls the BW
             0: 407 kHz (2G)
             1: 407 kHz (2G)
             2: 3.25 MHz (WCDMA-SC, LTE 1.4, LTE 3.0, TDS-SC, TDS-DC, TDS-3C)
             3: 6.93 MHz (LTE 5, LTE 10)
             4: 7.22 MHz (WCDMA-DC)
             5: 9.75 MHz (LTE 15)
             6: 11.2 MHz (LTE 20)
             7: 25.5 MHz (LTE 30, LTE 40)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      TX Balun Tune Primary (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[6:4]    TX balun tuning bits. Primary side capacitor tuning (LUTOverride)
               - this control is active only in debug mode when txrf_ctune_prim_lut_bypass is set
             0-3 : tuned high
             4   : nominal
             5-7 : tuned low                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[3]      TX Balun Tune Secondary (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[2:0]    TX balun tuning bits. Secondary side capacitor tuning (LUTOverride)
               - this control is active only in debug mode when txrf_ctune_sec_lut_bypass is set
             0-3 : tuned high
             4   : nominal
             5-7 : tuned low                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_TX_LUT_CTRL1_UNION */
#define RF_TX_LUT_CTRL1_ADDR                          (RF_BASE_ADDR + 0x17)

/* 寄存器说明：
 bit[15]     Baseband TXIF filter Rpp adjustment (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[14:12]  Baseband TXIF filter Rpp adjustment (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11]     Baseband TXIF filter Cpp adjustment (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[10:6]   Baseband TXIF filter Cpp adjustment (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[5]      Baseband TXIF output stage adjustment (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[4:0]    Baseband TXIF output stage adjustment (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_TX_LUT_CTRL2_UNION */
#define RF_TX_LUT_CTRL2_ADDR                          (RF_BASE_ADDR + 0x18)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3]      Baseband TXIF differential pair adjustment (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[2:0]    Baseband TXIF differential pair adjustment (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_TX_LUT_CTRL3_UNION */
#define RF_TX_LUT_CTRL3_ADDR                          (RF_BASE_ADDR + 0x19)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     RXRF TLF Pole for TDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[13:12]  RXRF TLF Pole for TDD (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10]     RXRF TLF Pole for FDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[9:8]    RXRF TLF Pole for FDD (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      RX-A LNA Capacitor value for Frequency Tuning (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[6:4]    RX-A LNA Capacitor value for Frequency Tuning (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3]      RX-B LNA Capacitor value for Frequency Tuning (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[2:0]    RX-B LNA Capacitor value for Frequency Tuning (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
   UNION结构:  RF_RX_LUT_CTRL1_UNION */
#define RF_RX_LUT_CTRL1_ADDR                          (RF_BASE_ADDR + 0x1A)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     RX 3G4G Mode Select for FDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[13]     RX 3G4G Mode Select for FDD, 0=2G, 1=3G4G (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[12]     RXIF Filter Bandwidth for TDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11:8]   RXIF Filter Bandwidth for TDD (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      RX 2G Monitor Mode Select for FDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[5]      RX 2G Monitor Mode Select for FDD, 1=2G Monitor Mode  (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[4]      RXIF Filter Bandwidth for FDD (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:0]    RXIF Filter Bandwidth for FDD (LUTOverride)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
   UNION结构:  RF_RX_LUT_CTRL2_UNION */
#define RF_RX_LUT_CTRL2_ADDR                          (RF_BASE_ADDR + 0x1B)

/* 寄存器说明：
 bit[15]     Select Broad Band Cap Tune LUT for A path
                0: Select Regular LNA-A  LUT output
                1: Select Broadband LNA-A LUT output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[14]     RX-A LNA Gain (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[13:8]   RX-A LNA Gain (LUTOverride)
             LNA Gain =  Max gain (dB) - 20*log((31- lna_a_gain[5:0]) / 31)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      Select Broad Band Cap Tune LUT for B path
                0: Select Regular LNA-B  LUT output
                1: Select Broadband LNA-B LUT output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[6]      RX-B LNA Gain (LUTBypass)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[5:0]    RX-B LNA Gain (LUTOverride)
               LNA Gain =  Max gain (dB) - 20*log((31- lna_b_gain[5:0]) / 31)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_RX_LUT_CTRL3_UNION */
#define RF_RX_LUT_CTRL3_ADDR                          (RF_BASE_ADDR + 0x1C)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:6]   Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 13,14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[5:0]    Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 12,17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_TXRF_LOADTUNE_LUT_1_UNION */
#define RF_TXRF_LOADTUNE_LUT_1_ADDR                   (RF_BASE_ADDR + 0x22)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:6]   Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[5:0]    Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 5,6,18,19,20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
   UNION结构:  RF_TXRF_LOADTUNE_LUT_2_UNION */
#define RF_TXRF_LOADTUNE_LUT_2_ADDR                   (RF_BASE_ADDR + 0x23)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:6]   Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 2,3,4,9,10,35,39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[5:0]    Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 11,21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_TXRF_LOADTUNE_LUT_3_UNION */
#define RF_TXRF_LOADTUNE_LUT_3_ADDR                   (RF_BASE_ADDR + 0x24)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:6]   Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 1,33,34,36,37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_TXRF_LOADTUNE_LUT_4_UNION */
#define RF_TXRF_LOADTUNE_LUT_4_ADDR                   (RF_BASE_ADDR + 0x25)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:6]   Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_TXRF_LOADTUNE_LUT_5_UNION */
#define RF_TXRF_LOADTUNE_LUT_5_ADDR                   (RF_BASE_ADDR + 0x26)

/* 寄存器说明：
 bit[15:6]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_TXRF_LOADTUNE_LUT_6_UNION */
#define RF_TXRF_LOADTUNE_LUT_6_ADDR                   (RF_BASE_ADDR + 0x27)

/* 寄存器说明：
 bit[15:13]  Row 0, LNA input CAP tune value  for Band 12,13,14,17 &amp; 61(Mediaflo)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[12:10]  Row 1,LNA input CAP tune value  for Band 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[9:7]    Row 2,LNA input CAP tune value  for Band 5,6,18 &amp;19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[6:4]    Row 3,LNA input CAP tune value  for Band 8.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_A_LNA_CTUNE_LUT_LB_UNION */
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_ADDR               (RF_BASE_ADDR + 0x28)

/* 寄存器说明：
 bit[15:13]  Row 4, HB1 LNA input CAP tune value  for Band 11,21,24 &amp; 62 ( China custom TDD band)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[12:10]  Row 5, HB1 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[9:7]    Row 6,HB1 LNA input CAP tune value  for Band 2,25,34 &amp; 36.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    Row 7,HB1 LNA input CAP tune value  for Band 1,4 &amp; 10.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_A_LNA_CTUNE_LUT_HB1_UNION */
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_ADDR              (RF_BASE_ADDR + 0x29)

/* 寄存器说明：
 bit[15:13]  Row 8,HB2 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[12:10]  Row 9,HB2 LNA input CAP tune value  for Band 2,25,34 &amp; 36.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:7]    Row 10,HB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[6:4]    Row 11,HB2 LNA input CAP tune value  for Band 40.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_A_LNA_CTUNE_LUT_HB2_UNION */
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_ADDR              (RF_BASE_ADDR + 0x2A)

/* 寄存器说明：
 bit[15:13]  Row 12, UHB1 &amp; UHB2 LNA input CAP tune value  for Band 34.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:10]  Row 13,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[9:7]    Row 14,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 40.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[6:4]    Row 15,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 7,38,41 &amp; 63 ( Softbannk).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_A_LNA_CTUNE_LUT_UHB_UNION */
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_ADDR              (RF_BASE_ADDR + 0x2B)

/* 寄存器说明：
 bit[15:13]  Row 0, LNA input CAP tune value  for Band 12,13,14,17 &amp; 61(Mediaflo)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[12:10]  Row 1,LNA input CAP tune value  for Band 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[9:7]    Row 2,LNA input CAP tune value  for Band 5,6,18 &amp;19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[6:4]    Row 3,LNA input CAP tune value  for Band 8.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_B_LNA_CTUNE_LUT_LB_UNION */
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_ADDR               (RF_BASE_ADDR + 0x2C)

/* 寄存器说明：
 bit[15:13]  Row 4, HB1 LNA input CAP tune value  for Band 11,21,24 &amp; 62 ( China custom TDD band)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[12:10]  Row 5, HB1 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[9:7]    Row 6,HB1 LNA input CAP tune value  for Band 2,25,34 &amp; 36.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    Row 7,HB1 LNA input CAP tune value  for Band 1,4 &amp; 10.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_B_LNA_CTUNE_LUT_HB1_UNION */
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_ADDR              (RF_BASE_ADDR + 0x2D)

/* 寄存器说明：
 bit[15:13]  Row 8,HB2 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[12:10]  Row 9,HB2 LNA input CAP tune value  for Band 2,25,34 &amp; 36.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:7]    Row 10,HB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[6:4]    Row 11,HB2 LNA input CAP tune value  for Band 40.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_B_LNA_CTUNE_LUT_HB2_UNION */
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_ADDR              (RF_BASE_ADDR + 0x2E)

/* 寄存器说明：
 bit[15:13]  Row 12, UHB1 &amp; UHB2 LNA input CAP tune value  for Band 34.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:10]  Row 13,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[9:7]    Row 14,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 40.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[6:4]    Row 15,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 7,38,41 &amp; 63 ( Softbannk).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_B_LNA_CTUNE_LUT_UHB_UNION */
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_ADDR              (RF_BASE_ADDR + 0x2F)

/* 寄存器说明：
 bit[15:13]  Row 0 :  LNA Input Cap value (LB1 or LB2 or LB3) for Broadband match (Band-5 operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[12:10]  Row 1:  LNA Input Cap value (LB1 or LB2 or LB3) for Broadband match (Band-8 operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[9:7]    Row 2: LNA Input Cap value (HB1) for Broadband match (Band-2 operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:4]    Row 3: LNA Input Cap value (HB1) for Broadband match (Band-3 operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_LNA_CTUNE_BBM1_UNION */
#define RF_RXRF_LNA_CTUNE_BBM1_ADDR                   (RF_BASE_ADDR + 0x30)

/* 寄存器说明：
 bit[15:13]  Row 4: LNA Input Cap value (HB2) for Broadband match (Band-2 operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[12:10]  Row 5: LNA Input Cap value (HB2) for Broadband match (Band-3 operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[9:7]    Row 6: LNA Input Cap value (UHB1 or UHB2) for Broadband match (Band-50 (custom defined) operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[6:4]    Row 7: LNA Input Cap value (UHB1 or UHB2) for Broadband match (Band-51 (custom defined) operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[3:1]    Row 8: LNA Input Cap value (UHB1 or UHB2) for Broadband match (Band-52 (custom defined) operation)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[0]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRF_LNA_CTUNE_BBM2_UNION */
#define RF_RXRF_LNA_CTUNE_BBM2_ADDR                   (RF_BASE_ADDR + 0x31)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 0 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 1 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_A_LNA_GAIN_1_UNION */
#define RF_RXRF_A_LNA_GAIN_1_ADDR                     (RF_BASE_ADDR + 0x32)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 2 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 3 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_A_LNA_GAIN_2_UNION */
#define RF_RXRF_A_LNA_GAIN_2_ADDR                     (RF_BASE_ADDR + 0x33)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 4 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 5 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_A_LNA_GAIN_3_UNION */
#define RF_RXRF_A_LNA_GAIN_3_ADDR                     (RF_BASE_ADDR + 0x34)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 6 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 7 RX-A LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_A_LNA_GAIN_4_UNION */
#define RF_RXRF_A_LNA_GAIN_4_ADDR                     (RF_BASE_ADDR + 0x35)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 0 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 1 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_B_LNA_GAIN_1_UNION */
#define RF_RXRF_B_LNA_GAIN_1_ADDR                     (RF_BASE_ADDR + 0x36)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 2 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 3 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_B_LNA_GAIN_2_UNION */
#define RF_RXRF_B_LNA_GAIN_2_ADDR                     (RF_BASE_ADDR + 0x37)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 4 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 5 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_B_LNA_GAIN_3_UNION */
#define RF_RXRF_B_LNA_GAIN_3_ADDR                     (RF_BASE_ADDR + 0x38)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   Row 6 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    Row 7 RX-B LNA Gain Table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RXRF_B_LNA_GAIN_4_UNION */
#define RF_RXRF_B_LNA_GAIN_4_ADDR                     (RF_BASE_ADDR + 0x39)

/* 寄存器说明：
   详      述：TXIF LUT row 1: 2G LB
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_1_ADDR                            (RF_BASE_ADDR + 0x3A)

/* 寄存器说明：
   详      述：TXIF LUT row 2: 2G HB
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_2_ADDR                            (RF_BASE_ADDR + 0x3B)

/* 寄存器说明：
   详      述：TXIF LUT row 3: WCDMA-SC, et al.
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_3_ADDR                            (RF_BASE_ADDR + 0x3C)

/* 寄存器说明：
   详      述：TXIF LUT row 4: LTE5 &amp; 10
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_4_ADDR                            (RF_BASE_ADDR + 0x3D)

/* 寄存器说明：
   详      述：TXIF LUT row 5: WCDMA-DC
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_5_ADDR                            (RF_BASE_ADDR + 0x3E)

/* 寄存器说明：
   详      述：TXIF LUT row 6: LTE15
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_6_ADDR                            (RF_BASE_ADDR + 0x3F)

/* 寄存器说明：
   详      述：TXIF LUT row 7: LTE20
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_7_ADDR                            (RF_BASE_ADDR + 0x40)

/* 寄存器说明：
   详      述：TXIF LUT row 8: LTE30 &amp; 40
            bits [15:11] = txif_cpp_adj[4:0]
            bits [10:8]   = txif_rpp_adj[2:0]
            bits [7:5]     = txif_diff_pair_adj[2:0]
            bits [4:0]     = txif_out_stage_adj[4:0]
   UNION结构 ：无 */
#define RF_TXIF_LUT_8_ADDR                            (RF_BASE_ADDR + 0x41)

/* 寄存器说明：
 bit[15:13]  RX Real Pole RCCAL Tume LUT row 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[12:10]  RX Real Pole RCCAL Tume LUT row 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[9:7]    RX Real Pole RCCAL Tume LUT row 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[6:4]    RX Real Pole RCCAL Tume LUT row 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:1]    RX Real Pole RCCAL Tume LUT row 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[0]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRP_RCCAL_LUT1_UNION */
#define RF_RXRP_RCCAL_LUT1_ADDR                       (RF_BASE_ADDR + 0x42)

/* 寄存器说明：
 bit[15:13]  RX Real Pole RCCAL Tume LUT row 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[12:10]  RX Real Pole RCCAL Tume LUT row 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[9:7]    RX Real Pole RCCAL Tume LUT row 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[6:4]    RX Real Pole RCCAL Tume LUT row 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:1]    RX Real Pole RCCAL Tume LUT row 9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[0]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXRP_RCCAL_LUT2_UNION */
#define RF_RXRP_RCCAL_LUT2_ADDR                       (RF_BASE_ADDR + 0x43)

/* 寄存器说明：
 bit[15:10]  RFIC Critical Controls Access Code (Self-Clearing)
               Critical control bits could cause RFIC failure if not used properly.
                  - If a critical control bit change is needed, an access code is required.
                  - IF the host attempts a change with an incorrect access code, the register write will be ignored.
              100101b : Access to critical control register is allowed. 
               otherwise: Access to critical control register is denied and critical control bits retain previous values.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      RFIC State Machine Enable
               - Can be modified only when the access_code is applied  correctly.
              0 : All RFIC state machines are disabled and will return to POR default state
              1 : Normal operation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[6]      PLL-TX Digital Clock Enable (active low)
              0: Digital control clock is enabled for the PLLTX island
              1: Digital control clock is disabled for the PLLTX island                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[5]      PLL-RX Digital Clock Enable (active low)
              0: Digital control clock is enabled for the PLLRX island
              1: Digital control clock is disabled for the PLLRX island                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[4]      PLL-TX Digital Interface Reset (active low)
               - Can be modified only when the access_code is applied  correctly.
               - This bit will assert at hardware reset and de-assert at first clock edge
               - This reset is asserted when the hardware reset pin is asserted or when this bit is asserted.
             0 : Reset is asserted
             1 : Reset is asserted only when hardware reset pin is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3]      PLL-RX Digital Interface Reset (active low)
               - Can be modified only when the access_code is applied  correctly.
               - This bit will assert at hardware reset and de-assert at first clock edge
               - This reset is asserted when the hardware reset pin is asserted or when this bit is asserted.
             0 : Reset is asserted
             1 : Reset is asserted only when hardware reset pin is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[2]      Enable reference clock buffer to PLL-TX Phase Detector
               - Can be modified only when the access_code is applied  correctly.
              0 : PLL reference clock is OFF
              1 : PLL reference clock is ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1]      Enable reference clock buffer to PLL-RX Phase Detector.
               - Can be modified only when the access_code is applied  correctly.
              0 : PLL reference clock is OFF
              1 : PLL reference clock is ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[0]      Reference Clock Off-chip Buffer Enable (active low)
               - Can be modified only when the access_code is applied  correctly.
               - enable for the pad clock driver going back to the DBB
             0 : Enable the clock reference driver to the DBB
             1 : Disable the clock reference driver to the DBB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_RFIC_CRITICAL_CTRL_UNION */
#define RF_RFIC_CRITICAL_CTRL_ADDR                    (RF_BASE_ADDR + 0x47)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     XO SigmaDelta Reset (active low)
               - This bit is used to reset XO control but not SDM and AAC counters
               - This bit will assert at hardware reset and de-assert at first clock edge
               - This reset is asserted when the hardware reset pin is asserted or when this bit is asserted.
             0 : Reset is asserted
             1 : Reset is asserted only when hardware reset pin is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    Digital Supply Sleep Mode Current Trim
               0: ~0.9V 
               7: minimum value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    Clock Reference Output Pad Slew Rate Control
                SR[1:0]         Typical Load         
                     0                3pF
                     1                10pF
                     2                16pf
                     3                25pF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:2]    Sets the operation or DFT modes for the digital pads on the IC:
             0: Normal mode 
             1: Test Mux (debug signals dumped out on GPIO pins)
             2: DFT or SCAN for digital islands
             3: DFT or SCAN for main digital (only if dft_scan_mode is asserted)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    Digital IO slew rate control
               - Fastest slew rate selected by default
             VDDDIG   SR2 SR1 IO
             1.8v      0     0       Tri-state output
             1.8v      0     1       Slowest
             1.8v      1     0 
             1.8v      1     1       Fastest                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_RFIC_IO_CTRL_UNION */
#define RF_RFIC_IO_CTRL_ADDR                          (RF_BASE_ADDR + 0x48)

/* 寄存器说明：
 bit[15]     XO SigmaDelta Enable (active low)
             0 : SDM is enabled
             1 : SDM is disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[14]     XO SigmaDelta Dithering Function Enable (active low)
             0 : SDM dithering is enabled
             1 : SDM dithering is disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13]     XO Automatic Amplitude Control Function Enable (active low)
             0 : Automatic amplitude control is enabled
             1 : Automatic amplitude control is disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[12:11]  XO AAC control mode
              - 0:  analog mode
              - 1:  digital mode 1
              - 2:  digital mode 2
              - 3:  debug mode.  The ACC status line will be routed to the GPIO outputs.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[10:9]   XO Automatic Amplitude Control Resistor Trimming
              0:  0.93V
              1:  0.96V
              2:  0.99V
              3:  1.02V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[8:7]    XO Automatic Amplitude Control Resistor Trimming
              0:  0.78V
              1:  0.81V
              2:  0.84V
              3:  0.87V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[6:5]    XO AAC digital mode counter.
             When xo_aac_mode_ctrl = 00 (analog initial wait time)
             00: 0.5 msec
             01: 1.0 msec
             10: 1.5 msec
             11: 2.0 msec
             When xo_aac_mode_ctrl = 01 or 10 (digital initial wait time)
             00: 3 msec
             01: 4.5 msec
             10: 5.25 msec
             11: 5.625 msec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[4:3]    XO AAC analog mode step counter
             00: 1 usec
             01: 2 usec
             10: 3 usec
             11: 4 usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[2:1]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      XO SigmaDelta modulator order selection
             0: 1st order SDM
             1: 2nd order SDM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RFIC_XO_CTRL1_UNION */
#define RF_RFIC_XO_CTRL1_ADDR                         (RF_BASE_ADDR + 0x49)

/* 寄存器说明：
 bit[15:14]  XO LDO Current trim
             00: 400 uA
             01: 350 uA
             10: 300 uA
             11: 250 uA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13:8]   XO AAC digital mode configuration
               - MSB is ignored ([4:0] is effective)
               - Following value is for 19.2 MHz mode, 4x for 38.4 MHz mode:
                 aac current = 10 uA * code, code = 0 to 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:0]    XO Spare Bits
               - Routed from register to XO circuit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
   UNION结构:  RF_RFIC_XO_CTRL2_UNION */
#define RF_RFIC_XO_CTRL2_ADDR                         (RF_BASE_ADDR + 0x4A)

/* 寄存器说明：
 bit[15]     GPIO Pull-down state when pin is set for input configuration
               - pull-downs are enabled at reset for proper DFT operation
             0: Pull-down is disabled when GPIO pin is configured for input
             1: Pull-down is enabled when GPIO is configured for input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[14:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   GPIO Input/Output Configuration (GPIO mode only)
              - only available when the digital IO mode is set for GPIO 
              - input mode is selected at reset for proper DFT operation
             1: GPIO configured as output
             0: GPIO configured as input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    GPIO output value. (GPIO mode only)
               - only available when the digital IO mode is for GPIO
             When configured as an output GPIO, the value in this register is transferred to the GPIO pad.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_GPIO_CTRL_UNION */
#define RF_GPIO_CTRL_ADDR                             (RF_BASE_ADDR + 0x4B)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    GPIO input value
             When configured as an input GPIO, read this register to return the logical level  of the GPIO pad.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_GPIO_STATUS_UNION */
#define RF_GPIO_STATUS_ADDR                           (RF_BASE_ADDR + 0x4C)

/* 寄存器说明：
   详      述：Chip ID register
            TEST_ID(15:10) : Product ID 
            TEST_ID(9:5) : Base Layers Revision Number
            TEST_ID(4:0): Metal Layers Revision Number
   UNION结构 ：无 */
#define RF_RFIC_CHIP_ID_ADDR                          (RF_BASE_ADDR + 0x50)

/* 寄存器说明：
 bit[15:8]   Test bus selection for values read back over the GPIO pins (when gpio_mode is appropriately set)
             
             select : mux output                  select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : chip_id[3:0]                     8      : state_change_vector
                1   : chip_id[7:4]                     9      : state_change_prime,state_prime
                2   : chip_id[11:8]                   A      : state_tdd[3:0]
                3   : chip_id[15:12]                 B      : state_fddrx[3:0]
                4   : 1,1,1,1                           C      : state_fddtx_[3:0]
                5   : 0,0,0,0                           D      : {rx_a_en, rx_speedup, rxrf_lna_a_en, rxrf_lan_speedup}
                6   : 0,0,xo_aac_status[1:0]    E      : {rx_b_en, rx_speedup, rxrf_lna_b_en, rxrf_lna_speedup}
                7   : rextcal_state                                                                                                                                                                                             
 bit[7:0]    Test bus selection for values read back in the RFIC_TESTMUX register
             
             select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : chip_id
                4   : 16'hFFFF
                6   : {12'h0,rextcal_state}
                7   : fdd_state_vector
                8   : tdd_state_vector
                9   : rx_state_vector
                A   : tx_state_vector
                else: 16'h0000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_RFIC_TESTSEL1_UNION */
#define RF_RFIC_TESTSEL1_ADDR                         (RF_BASE_ADDR + 0x51)

/* 寄存器说明：
 bit[15:8]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:4]    Test bus selection for digital signals read back through the analog test mux #2 output
             Analog test mux #2 select &quot;top_testmux2_sel[3:0]&quot; must be set to 4'd5 to select digital output, 
             Analog test mux #2 enable &quot;top_testmux2_en&quot; must be set to 1'b1 to enable analog test mux output.
             select : mux output              select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-        &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : GND                           8      : GND
                1   : state_fddtx[5]              9      : GND
                2   : state_fddtx[4]              A      : GND
                3   : state_tdd[5]                 B      : GND
                4   : state_tdd[4]                 C      : GND
                5   : 1.2V                            D      : GND
                6   : GND                            E      : state_tdd[6]
                7   : GND                            F     : state_fddrx[4]                                                                                                                                                                
 bit[3:0]    Test bus selection for digital signals read back through the analog test mux #1 output
             Analog test mux #1 select &quot;top_testmux1_sel[3:0]&quot; must be set to 4'd5 to select digital output, 
             Analog test mux #1 enable &quot;top_testmux1_en&quot; must be set to 1'b1 to enable analog test mux output.
             select : mux output                select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : GND                            8   :   GND
                1   : state_fddtx[5]               9   :   GND
                2   : state_fddtx[4]               A   :   GND
                3   : state_tdd[5]                  B   :   GND
                4   : state_tdd[4]                  C   :   GND
                5   : 1.2V                             D   :   GND
                6   : GND                             E   :   state_tdd[6]
                7   : GND                             F   :   state_fddrx[4]                                                                                                                                                           
   UNION结构:  RF_RFIC_TESTSEL2_UNION */
#define RF_RFIC_TESTSEL2_ADDR                         (RF_BASE_ADDR + 0x52)

/* 寄存器说明：
   详      述：Digital test mux readback
   UNION结构 ：无 */
#define RF_RFIC_TESTMUX_ADDR                          (RF_BASE_ADDR + 0x53)

/* 寄存器说明：
 bit[15]     Enable the BIAS block test output
               0: Disable output to the test mux
               1: Enable output to the test mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[14:13]  BIAS block internal test mux select
               0: IPTAT
               1: IEXT
               2: VReg
               3: 1.2V output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[12]     Analog TestMux #2 Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   Analog TestMux #2 Select:
             setting: mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             4'd0: Rx test mux 2a output
             4'd1: Rx test mux 2b output
             4'd2: Tx test mux output #2
             4'd3: CAL_TOP test mux output #1
             4'd4: Central BandGap Bias test output (must set bias_test_sel and bias_test_en)
             4'd5: Main digital block test mux output #2
             4'd6: GND_IO
             4'd7: PLL Tx digital test mux output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[7]      Enable the test output of the digital Voltage Regulator (UN-USED for Hi6361V100)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[6:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      Analog TestMux #1 Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    Analog TestMux #1 Select:
             setting: mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             4'd0: Rx test mux 1a output
             4'd1: Rx test mux 1b output
             4'd2: Tx test mux output #1
             4'd3: CAL_TOP test mux output #1
             4'd4: GND_IO
             4'd5: Main digital block test mux output #1
             4'd6: GND_IO
             4'd7: PLL Rx digital test mux output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RFIC_ANALOG_TESTMUX_UNION */
#define RF_RFIC_ANALOG_TESTMUX_ADDR                   (RF_BASE_ADDR + 0x54)

/* 寄存器说明：
   详      述：spare
   UNION结构 ：无 */
#define RF_RFIC_SPARE0_REG_ADDR                       (RF_BASE_ADDR + 0x55)

/* 寄存器说明：
 bit[15]     CAL_TOP Test Mux #1 Enable
               0 : Test mux is disabled (low power state)
               1 : Test mux is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[14:12]  CAL_TOP Test Mux #1 Select
               - selection will be made only if the mux is enabled using the cal_testmux1_en 
               The dig_top_test1_sel and dig_top_test2_sel fields must be set to select the CAL_TOP outputs
                 0 : ibias_test_vbgrppoly
                 1 : rccal_dualslope
                 2 : agnd
                 3 : bgcore_vbg
                 4 : vbg_buff
                 5 : res_array
                 6 : agnd
                 7 : agnd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[11]     CAL_TOP Test Mux #2 Enable
               0 : Test mux is disabled (low power state)
               1 : Test mux is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[10:8]   CAL_TOP Test Mux #2 Select
               - selection will be made only if the mux is enabled using the cal_testmux2_en 
               The dig_top_test1_sel and dig_top_test2_sel fields must be set to select the CAL_TOP outputs.
                 0 : ibias_test_vbgrext
                 1 : rccal_comp_out
                 2 : rccal_vtrig
                 3 : vbgrrpoly_vup
                 4 : agnd
                 5 : comp_direct_out
                 6 : agnd
                 7 : agnd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7]      Self Clearing Bit. Rext-Cal Engine Start
               - This is a pulsed signal used to manually start the Rext-Calibration Engine.
               - The engine is complete as indicated by the rextcal_word_ready.
               - Rext-Cal is automatically performed at each transceiver reset.
               - Firmware control must set this bit to 1 to manually start a calibration. 
               - The computed value is latched and is maintained once the Rext-Cal engine has completed.
               - Calibration takes about 55us to complete (50us for bandgap settle, 5us for calibration)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[6:5]    Controls assertion of the Cal Bias Speedup signal (SAM)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[4:3]    Controls manual enable of Rext Cal analog block   (SAM)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[2:1]    Controls manual enable of RC Cal analog block   (SAM)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[0]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_CAL_TOP_CTRL_UNION */
#define RF_CAL_TOP_CTRL_ADDR                          (RF_BASE_ADDR + 0x56)

/* 寄存器说明：
 bit[15]     RX LNA-A REXTCAL Override Select
              0: Automatic mode - use the value computed by the analog engine contained in the LUT
              1: Overide mode - use the value in the rxrf_lna_a_bias_rext_adj_override_value field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[14]     RX LNA-B REXTCAL Override Select
              0: Automatic mode - use the value computed by the analog engine contained in the LUT
              1: Overide mode - use the value in the rxrf_lna_b_bias_rext_adj_override_value field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[13]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   RX LNA-A REXTCAL Override Value
               - applied to the RX LNA-A subsystem only if rxrf_lna_a_bias_rext_adj_overide is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    RX LNA-B REXTCAL Override Value
               - applied to the RX LNA-B subsystem only if rxrf_lna_b_bias_rext_adj_overide is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_REXTCAL_OVERRIDE_1_UNION */
#define RF_REXTCAL_OVERRIDE_1_ADDR                    (RF_BASE_ADDR + 0x57)

/* 寄存器说明：
 bit[15]     AUX REXTCAL Override Select
              0: Automatic mode - use the value computed by the analog engine contained in the cal_rext_word field
              1: Overide mode - use the value in the aux_rext_adj_override field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[14]     RX REXTCAL Override Select
              0: Automatic mode - use the value computed by the analog engine contained in the cal_rext_word field
              1: Overide mode - use the value in the rx_rext_adj_override field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[13]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   AUX REXTCAL Override Value
               - applied to the AUX block only if aux_rext_adj_overide is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    REXTCAL Override Value for RX
               - applied to the RX subsystem only if rx_rext_adj_overide is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_REXTCAL_OVERRIDE_2_UNION */
#define RF_REXTCAL_OVERRIDE_2_ADDR                    (RF_BASE_ADDR + 0x58)

/* 寄存器说明：
 bit[15]     TX RC-Cal Override Select
              0: Automatic mode - use the value computed by the analog engine contained in the cal_rc_analog_word field
              1: Overide mode - use the value in the tx_rccal_adj_override field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[14]     RX RC-Cal Override Select
              0: Automatic mode - use the value computed using rccal analog engine words
              1: Overide mode - use the value in the rx_rccal_adj_override field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   RC-Cal Override Value for TX
               - applied to the TX subsystem only if tx_rccal_adj_overide is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[7:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    RC-Cal Override Value for RX
               - applied to the RX subsystem only if rx_rccal_adj_overide is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_RCCAL_OVERRIDE_UNION */
#define RF_RCCAL_OVERRIDE_ADDR                        (RF_BASE_ADDR + 0x59)

/* 寄存器说明：
 bit[15:7]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      Signal from digital rextcal fsm indicating when cal is finish                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[5]      REXTCAL analog engine Output Ready                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[4:0]    REXTCAL Calibration Value
               This is the value returned from the Resistor calibration analog engine                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_REXTCAL_DATA_UNION */
#define RF_REXTCAL_DATA_ADDR                          (RF_BASE_ADDR + 0x5A)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     RC Calibration Data Ready
              0: reg_rc_analog_word will be valid (or updated) when the rc cal completes
              1: rc cal completed and reg_rc_analog_word is valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   TX RC Calibration correction word                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7:4]    RX RC Calibration correction word                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    RC Pole Calibration Value
               This is the value returned from the RC pole calibration analog engine                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_RCCAL_DATA_UNION */
#define RF_RCCAL_DATA_ADDR                            (RF_BASE_ADDR + 0x5B)

/* 寄存器说明：
 bit[15:6]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    RC Calibration Done Override (SAM)
             0 : RC calibration done signal is controlled by the analog engine
             1 : Reserved
             2 : RC Calibration done signal is always off.
             3 : RC Calibration done signal is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3:1]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      Self Clearing Bit. Manual start control for RC calibration
              - Operation is complete when reg_rc_measure_finish is asserted
              - Computed value is available in the reg_rc_analog_word field
              0: No operation
              1: Start RC calibration engine                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RCCAL_CTRL_UNION */
#define RF_RCCAL_CTRL_ADDR                            (RF_BASE_ADDR + 0x5C)

/* 寄存器说明：
 bit[15]     RXIF-A Filter Bias Override Select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[14:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   RXIF-A Filter Bias Override Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7]      RXIF-B Filter Bias Override Select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[6:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    RXIF-B Filter Bias Override Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_REXTCAL_OVERRIDE_3_UNION */
#define RF_REXTCAL_OVERRIDE_3_ADDR                    (RF_BASE_ADDR + 0x5D)

/* 寄存器说明：
 bit[15:3]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2]      Single Bit Control for TDD LO. This featured is activated (enable) when this field = 1. When activated, all the time-critical events + signals needed to turn-on or turn-off the TDD LO are placed under the control of a RFIC hardware timer/logic block that is triggered upon entery into TDD mode; with turn-on delay = 20us and turn-off =0us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[1:0]    TDD RX LO Enable (SAM)
               - Override control for RX LO enable when in TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD mode
              3: Always on in TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_TDD_SAM_CTRL1_UNION */
#define RF_TDD_SAM_CTRL1_ADDR                         (RF_BASE_ADDR + 0x60)

/* 寄存器说明：
 bit[15:14]  TDD TX LO Enable (SAM)
               - Override control for TX LO enable when in TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD mode
              3: Always on in TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[13:12]  TDD TX Enable (SAM)
               - Override control for TX datapath enable when in TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD mode
              3: Always on in TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11:10]  TDD TX LDO Enable (SAM)
               - Override control for TX datapath Vreg enable when in TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD mode
              3: Always on in TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[9:8]    TDD TX LDO Speedup (SAM)
               - Override control for TX datapath Vreg enable when in TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD mode
              3: Always on in TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    TDD TX Datapath Speedup (SAM)
               - Override control for TX datapath speedup (IF filter) in TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD mode
              3: Always on in TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    TDD TX Calibration Enable (SAM)
               - Override control TX calibration during  TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD-TX mode
              3: Always on in TDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[1:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_TDD_SAM_CTRL2_UNION */
#define RF_TDD_SAM_CTRL2_ADDR                         (RF_BASE_ADDR + 0x61)

/* 寄存器说明：
 bit[15:12]  TDD Idle-to-TXOn Wait Time
                Reset Value = 120usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + tdd_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + tdd_idle_txon_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[11:8]   TDD Idle-to-RXOn Wait Time
                Reset Value = 120usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + tdd_idle_rxon_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + tdd_idle_rxon_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:4]    TDD Idle-to-Standby Wait Time
                Reset Value = 130usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + tdd_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + tdd_idle_stdby_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[3:0]    TDD Idle-to-Cal Wait Time (80us minimum, 5us resolution)
                Reset Value = 100usec ( common to RX-CAL and TX-CAL, use 100usec as worst case)
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + tdd_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + tdd_idle_cal_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_TDD_3G4G_FSM_TIME_UNION */
#define RF_TDD_3G4G_FSM_TIME_ADDR                     (RF_BASE_ADDR + 0x62)

/* 寄存器说明：
 bit[15:14]  FDD TX LO LDO Enable (SAM)
              - Override control for TXLO Vreg when in FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX mode
              3: Always on in FDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[13:12]  FDD TX LO Enable (SAM)
               - Override control for TX LO enable when in FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX mode
              3: Always on in FDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:10]  FDD PLLTX Enable (SAM)
               - Override control for PLLTX enable when in FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX mode
              3: Always on in FDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[9:8]    FDD TX Enable (SAM)
               - Override control for TX datapath enable when in FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX  mode
              3: Always on in FDD-TX  mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:6]    FDD TX LDO Enable (SAM)
               - Override control for TX datapath Vreg enable when in FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX mode
              3: Always on in FDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    FDD TX LDO Speedup (SAM)
               -  Override control for TX datapath Vreg speedup pulse when in FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX mode
              3: Always on in FDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:2]    FDD TX Datapath Speedup (SAM)
               - Override control for TX datapath speedup (IF filter) in FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX mode
              3: Always on in FDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[1:0]    FDD TX Calibration Enable (SAM)
               - Override control TX calibration during  FDD-TX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-TX mode
              3: Always on in FDD-TX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_FDDTX_SAM_CTRL1_UNION */
#define RF_FDDTX_SAM_CTRL1_ADDR                       (RF_BASE_ADDR + 0x63)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   TX Datapath Speedup Pulse Delay and TX LDO Speedup Pulse length, first half
              (0us minimum, 15us maximum, 1us resolution).
             Reset value = 3 usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[7:4]    TX LDO Speedup Pulse Width, second half and TX Datapath Speedup Pulse Width, first half
              (0us minimum, 15us maximum, 1us resolution).
             Reset value = 0 usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    TX Datapath Speedup Pulse Width, second half (0us minimum, 15us maximum, 1us resolution)
             Reset value = 1 usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_TX_EN_FSM_TIME_UNION */
#define RF_TX_EN_FSM_TIME_ADDR                        (RF_BASE_ADDR + 0x64)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   FDD 2G Idle-to-TXOn Wait Time
                Reset Value = 160usec
                - doubler mode selected by tx_wait_time_double_mode
                Normal Mode (100us minimum, 5us resolution)  
                   Wait time = (1920 + tx_2g_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (50us minimum, 10us resolution)
                   Wait time = (960 + tx_2g_idle_txon_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:4]    FDD 2G Idle-to-Standby Wait Time
                Reset Value = 170usec
                - doubler mode selected by tx_wait_time_double_mode
                Normal Mode (100us minimum, 5us resolution)  
                   Wait time = (1920 + tx_2g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (50us minimum, 10us resolution)
                   Wait time = (960 + tx_2g_idle_stdby_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[3:0]    FDD 2G Idle-to-TXCal Wait Time
                Reset Value = 140usec
                - doubler mode selected by tx_wait_time_double_mode
                Normal Mode (100us minimum, 5us resolution)  
                   Wait time = (1920 + tx_2g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (50us minimum, 10us resolution)
                   Wait time = (960 + tx_2g_idle_cal_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_TX_2G_FSM_TIME_UNION */
#define RF_TX_2G_FSM_TIME_ADDR                        (RF_BASE_ADDR + 0x65)

/* 寄存器说明：
 bit[15]     TX Wait Timer Resolution and Range Doubler Enable
              - This field controls all TX mode 2G and 3G4G Wait Time selections
              0 : Normal mode
              1 : Double mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[14:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   FDD 3G4G Idle-to-TXOn Wait Time
                Reset Value = 120usec
                - doubler mode selected by tx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + tx_3g4g_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + tx_3g4g_idle_txon_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:4]    FDD 3G4G Idle-to-Standby Wait Time
                Reset Value = 130usec
                - doubler mode selected by tx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + tx_3g4g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + tx_3g4g_idle_stdby_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    FDD 3G4G Idle-to-TXCal Wait Time
                Reset Value = 100usec
                - doubler mode selected by tx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + tx_3g4g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + tx_3g4g_idle_cal_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
   UNION结构:  RF_TX_3G4G_FSM_TIME_UNION */
#define RF_TX_3G4G_FSM_TIME_ADDR                      (RF_BASE_ADDR + 0x66)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:6]    Tx RF VGA common source amplifier (x4) bias current adjustment.
             Idd = 4 * (5.5mA + (code * 0.75mA))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[5:3]    Tx mixer LO common mode voltage.
             Vlocm = 0.9V + (code * 50mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[2:0]    Tx RF VGA cascode gate voltage.
             Vlocm = 1.05V + (code * 100mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_TX_PATH_CTRL1_UNION */
#define RF_TX_PATH_CTRL1_ADDR                         (RF_BASE_ADDR + 0x67)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:7]    Tx RF VGA temperature-dependent reference bias current adjustment.
             Iref(T,code) = 0.0135uA * (1 + code) * (T[degC]-55[degC]) + 20uA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[6:4]    TXLO Divider Vreg Output Voltage
               - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.26V
                 001                        1.31V
                 010                        1.35V
                 011                        1.39V
                 100                        1.44V
                 101                        1.48V
                 110                        1.53V
                 111                        1.57V
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[3]      Enables the two tx_top block test mux outputs.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[2:0]    TX Subsystem Test Mux Select
             Select TX sub-system signals to send to thechip top-level  test mux.  Top-level muxes must be enabled and set for TX (top_testmux1_en = 1, top_testmux2_en=1, top_testmux1_sel=2, top_testmux2_sel=2) to output the TX test signals to chip pins TEST_1 and TEST_2.
             
             select : mux output  1               select : mux output 2
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : txmixer_lb_bbi+                0      : txmixer_lb_bbi-
                1   : txmixer_lb_bbq+               1      : txmixer_lb_bbq-
                2   : txfb_vreg                          2      : txif_vreg_fb
                3   : txlo_vreg                          3      : txfb_hp
                4   : GND_TXRF                      4      : txfb_env_vcm
                5   : txfb_rsm_core_bias           5      : vdd_txrf_lb 
                6   : txfb_rms_vga_inp              6      : txfb_rms_vga_inn
                7   : txrf_lb_vlocm                     7     :  txrf_lb_vg2cm                                                                      
   UNION结构:  RF_TX_PATH_CTRL2_UNION */
#define RF_TX_PATH_CTRL2_ADDR                         (RF_BASE_ADDR + 0x68)

/* 寄存器说明：
 bit[15:14]  FDD RX LO Enable (SAM)
              - Override control for RX LO divider enabling sequence for RX-A and RX-B when in FDD-RX mode
              0: Automatic control
              1: Reserved
              2: Always off in FDD-RX mode
              3: Always on in FDD-RX mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[13:12]  FDD/TDD PLLRX Enable (SAM)
              - Override control for PLL-RX enable when in FDD-RX or TDD-RX mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:10]  FDD/TDD RX Enable (SAM)
              - Override control for RX-A and RX-B datapath enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:6]    FDD/TDD RX Datapath Speedup (SAM)
              - Override control for RX-A and RX-B datapath Vreg enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[5:4]    FDD/TDD LNA Enable (SAM)
              - Override control for RX-A and RX-B LNA enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[3:2]    FDD/TDD RX LNA Speedup (SAM)
              - Override control for RX-A and RX-B LNA Speedup Pulse when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[1:0]    FDD/TDD RX DCOC Enable (SAM)
              - Override control for RX-A and RX-B DCOC DAC when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_RX_SAM_CTRL1_UNION */
#define RF_RX_SAM_CTRL1_ADDR                          (RF_BASE_ADDR + 0x69)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    RXIF LPF Switch Enable (SAM)
              - Override control for RX-A and RX-B LPF Switch Enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:6]    RXIF B Path DCOC DAC Control Word Override (SAM)
               - DCOC value override control for RX-Binput value control
               -  Manual selection between register map  or  constant 128 (decimal) input
              0: RX-B DCOC value is set to 128 during TX-CAL mode and specified from the rxif_dcoc_b register field during all other modes
              1: Reserved
              2: RX-B DCOC value is always specified from the rxif_dcoc_b register field
              3: RX-B DCOC value is always set to 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[5:4]    RXIF VGA Enable (SAM)
              - Override control for RX-A and RX-B VGA Enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:2]    RXIF TIA Enable (SAM)
              - Override control for RX-A and RX-B TIA Enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[1:0]    RXIF LPF Enable (SAM)
              - Override control for RX-A and RX-B LPF Enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_RXIF_SAM_CTRL1_UNION */
#define RF_RXIF_SAM_CTRL1_ADDR                        (RF_BASE_ADDR + 0x6A)

/* 寄存器说明：
 bit[15:12]  FDD 2G Idle-to-RXOn Wait Time for DRX Monitor Mode
                Reset Value = 80usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + rx_2g_idle_rxmon_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + rx_2g_idle_rxmon_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[11:8]   FDD 2G Idle-to-RXOn Wait Time
                Reset Value = 130usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (100us minimum, 5us resolution)  
                   Wait time = (1920 + rx_2g_idle_rxon_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (50us minimum, 10us resolution)
                   Wait time = (960 + rx_2g_idle_rxon_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:4]    FDD 2G Idle-to-Standby Wait Time
                Reset Value = 170usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (100us minimum, 5us resolution)  
                   Wait time = (1920 + rx_2g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (50us minimum, 10us resolution)
                   Wait time = (960 + rx_2g_idle_stdby_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[3:0]    FDD 2G Idle-to-RXCal Wait Time
                Reset Value = 130usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (100us minimum, 5us resolution)  
                   Wait time = (1920 + rx_2g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (50us minimum, 10us resolution)
                   Wait time = (960 + rx_2g_idle_cal_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_RX_2G_FSM_TIME_UNION */
#define RF_RX_2G_FSM_TIME_ADDR                        (RF_BASE_ADDR + 0x6B)

/* 寄存器说明：
 bit[15]     RX Wait Timer Resolution and Range Doubler Enable
              - This field controls all RX and TDD mode 2G and 3G4G Wait Time selections
              0 : Normal mode
              1 : Double mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[14:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   FDD 3G4G Idle-to-RXOn Wait Time
                Reset Value = 120usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + rx_3g4g_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + rx_3g4g_idle_txon_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:4]    FDD 3G4G Idle-to-Standby Wait Time
                Reset Value = 120usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + rx_3g4g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + rx_3g4g_idle_stdby_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    FDD 3G4G Idle-to-RXCal Wait Time
                Reset Value = 110usec
                - doubler mode selected by rx_wait_time_double_mode
                Normal Mode (55us minimum, 5us resolution)  
                   Wait time = (1056 + rx_3g4g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                Doubler Mode (0us minimum, 10us resolution)
                   Wait time = (0 + rx_3g4g_idle_cal_wait_time * 192) * 1/tcxo_frequency)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
   UNION结构:  RF_RX_3G4G_FSM_TIME_UNION */
#define RF_RX_3G4G_FSM_TIME_ADDR                      (RF_BASE_ADDR + 0x6C)

/* 寄存器说明：
 bit[15:13]  Controls RXIF Filter enable activation delay after falling edge of RX Speedup pulse
             rxif_filter_sw_en_dly[2:0]    Delay
             000                                   0us
             001                                   1us
             010                                   2us
             011                                   3us
             100                                   4us
             101                                   5us
             110                                   6us
             111                                   7us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[12:8]   RX Datapath Speedup Pulse Turn-Off Delay (0us minimum, 31us maximum, 1us resolution) 
             It is the time delay from falling edge of rx lna speedup pulse until the falling edge of rx datapath speedup pulse
               - rx datapath speedup pulse width = ((rxrf_lna_en + rxrf_lna_speedup_pwt + rx_speedup_dt) * 19) /tcxo_frequency)
             Reset value = 2usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:4]    RX LNA Speedup Pulse Width (0us minimum, 15us maximum, 1us resolution)
               - pulse width = (0 + rxrf_lna_speedup_pwt * 19) * 1/tcxo_frequency)
             Reset value = 5usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[3:0]    RX LNA Enable Delay Time (0us minimum, 15us maximum, 1us resolution)
               - This field specifies the delay between the rising edges of RX_EN and LNA_EN controls signals
               - delay time = (0 + rxrf_lna_en_dly_pwt * 19) * 1/tcxo_frequency)
             Reset value = 0usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_RX_EN_FSM_TIME_UNION */
#define RF_RX_EN_FSM_TIME_ADDR                        (RF_BASE_ADDR + 0x6D)

/* 寄存器说明：
 bit[15:14]  Sets RX IF Vreg output voltage
             rxif_vreg_if_adj[1:0]   Vreg
                00                         1.5V
                01                         1.55V
                10                         1.6V
                11                         1.6V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[13:12]  Sets RX RF LNA Cascode common gate voltage
             rxrf_lna_vgcasc_adj[1:0]   Vgbias 
                00                                0.90V
                01                                0.95V
                10                                1.00V
                11                                1.05V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11:10]  Sets RX RF Mixer gate common mode bias voltage
             rxrf_mixer_vgbias_adj[1:0]    Vgbias
                00                                    700mV
                01                                    750mV
                10                                    800mV
                11                                    850mV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[9:8]    Sets RX RF Vreg output voltage
             rxif_vreg_rf_adj[1:0]   Vreg
                00                         1.5V
                01                         1.55V
                10                         1.6V
                11                         1.6V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:4]    RXLO Divider Vreg Output Voltage
               - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 0000                       1.22V
                 0001                       1.26V
                 0010                       1.31V
                 0011                       1.35V
                 0100                       1.39V
                 0101                       1.44V
                 0110                       1.48V
                 0111                       1.53V
                 1000 - 1111             Not Used - Reserved
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RX_BIAS_CTRL1_UNION */
#define RF_RX_BIAS_CTRL1_ADDR                         (RF_BASE_ADDR + 0x6E)

/* 寄存器说明：
 bit[15:12]  Sets the reference bias current for the LNA which controls the actual LNA current
             rxrf_lna_ibias_2g_adj[3:0]       Ibias(uA)   LNA Current(mA)
               0                                         180           5.58
               1                                         200           6.20
               2                                         220           6.82
               3                                         240           7.44
               4                                         260           8.06
               5                                         280           8.68
               6                                         300           9.30
               7                                         320           9.92
               8                                         340          10.54
               9                                         360          11.16
               A                                        380          11.78
               B                                        400          12.40
               C                                        420          13.02
               D                                      
 bit[11:8]   Sets the reference bias current for the LNA which controls the actual LNA current
             rxrf_lna_ibias_3g4g_adj[3:0]     Ibias(uA)   LNA Current(mA)
               0                                         180           5.58
               1                                         200           6.20
               2                                         220           6.82
               3                                         240           7.44
               4                                         260           8.06
               5                                         280           8.68
               6                                         300           9.30
               7                                         320           9.92
               8                                         340          10.54
               9                                         360          11.16
               A                                        380          11.78
               B                                        400          12.40
               C                                        420          13.02
               D                                      
 bit[7:3]    This will be filled in after the RX is better defined                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[2]      RXIF VGA Common Mode Output Voltage
             rxif_vga_vcm_adj      Voltage
             0                             0.77V
             1                             0.5V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[1:0]    RXIF TIA bias control
             rxif_tia_bias_ctl    current
             00                       2.2 mA
             01                       2.4 mA
             10                       2.7 mA
             11                       2.9 mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_RX_BIAS_CTRL2_UNION */
#define RF_RX_BIAS_CTRL2_ADDR                         (RF_BASE_ADDR + 0x6F)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3]      RX Test Mux Enable
               - the chip-level test mux must be configured for RX test output (RFIC_ANALOG_TESTMUX)
               0 : Disable RX test mux - mux is OFF
               1 : Enable RX test mux - selected value is available for debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[2:0]    RX Test Mux Select
               - RX-A Test Mux Output (select input #0 from top-level test mux, top_testmux2_sel==0) 
                           TEST_1                TEST_2
                          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 0 :      i_dac_out_p          tia_ai_out_n
                 1 :      filter_ai_out_p       filter_ai_out_n
                 2 :      q_dac_out_p         q_dac_out_n
                 3 :      filter_aq_out_p       filter_aq_out_n
                 4 :      ibg_test                 irext_test 
                 5 :      vreg_if                    vcm_test
                 6 :      filter_ai_out_p         filter_aq_out_p
                 7 :     filter_ai_out_n          filter_aq_out_n
             
             - RX-B Test Mux Output (select input #1 from top-level test mux, top_testmux1_sel==2)
                           TEST_1                TEST_2
                          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 0 :     tia_ai_out_p           tia_ai_out_n
                 1 :     filter_ai_out_p         filter_ai_out_n
                 2 :     tia_aq_out_p          tia_aq_out_n
                 3 :     filter_aq_out_p        filter_aq_
   UNION结构:  RF_RX_DEBUG_TEST_UNION */
#define RF_RX_DEBUG_TEST_ADDR                         (RF_BASE_ADDR + 0x70)

/* 寄存器说明：
 bit[15:14]  TDD TX LO LDO Enable (SAM)
               - Override control for TXLO Vreg when in TDD mode
              0: Automatic control
              1: Reserved
              2: Always off in TDD mode
              3: Always on in TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13:12]  FDD/TDD RX LDO Enable (SAM)
              - Override control for RX-A and RX-B datapath Vreg enable when in FDD-RX or TDD mode
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:10]  Tx LO FDD Input Buffer Enable (SAM)
              - TX LO Input Buffer enable from PLLTX
              - Must be mutually exclusive with the Tx LO Input Buffer enable for TDD (PLLRX LO generation)
              0: Automatic control from top-level mode sequencers
              1: Reserved
              2: LO input buffer from PLLTX always off
              3: LO input buffer from PLLTX always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[9:8]    Tx LO FDD Mux Enable (SAM)
              - TX LO MUX enable for FDD Low-band, High-band, Ultra-high band
              - Must be mutually exclusive with the Tx LO Mux enable for TDD (PLLRX LO generation)
              0: Automatic control from top-level mode sequencers
              1: Reserved
              2: FDD LO MUX enable is always off
              3: FDD LO MUX enable is  always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7:6]    Tx LO TDD Input Buffer Enable (SAM)
              - TX LO Input Buffer enable from PLLRX
              - Must be mutually exclusive with the Tx LO Input Buffer enable for FDD (PLLTX LO generation)
              0: Automatic control from top-level mode sequencers
              1: Reserved
              2: LO input buffer from PLLRX always off
              3: LO input buffer from PLLRX always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[5:4]    Tx LO TDD Mux Enable (SAM)
              - TX LO MUX enable for TDD High-band, Ultra-high band (low-band is not supported)
              - Must be mutually exclusive with the Tx LO Mux enable for FDD (PLLTX LO generation)
              0: Automatic control from top-level mode sequencers
              1: Reserved
              2: TDD LO MUX enable is always off
              3: TDD LO MUX enable is  always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[3:2]    Rx LO Divider Mux Enable (SAM)
               - Override control for RX LO divider's Input switch and squaring buffer enable 
               - This control is gated with the LB, HB, or UHB port selection to mux the LO to the selected mixer
              0: Automatic control from top-level mode sequencers
              1: Reserved
              2: RX LO Divider Mux enable is always off
              3: RX LO Divider Mux enable is  always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[1:0]    Rx LO Quad Oscillator Generator Enable (SAM)
               - Override control for RX LO divider's quadrature generator circuit 
               - This control is gated with the LB, HB, or UHB port selection to enable the proper mixer's quad-gen
              0: Automatic control from top-level mode sequencers
              1: Reserved
              2: RX LO Divider QuadGen enable is always off
              3: RX LO Divider QuadGen enable is  always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_LO_SAM_CTRL1_UNION */
#define RF_LO_SAM_CTRL1_ADDR                          (RF_BASE_ADDR + 0x71)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   LOS TXLO LDO Enable Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7]      PLLTX Clock Reference Buffer Enabled during FDD-RX
              0: PLLTX clock reference buffer is ON only when PLLTX is enabled
              1: PLLTX clock reference buffer is ON when during any FDD-RX and when PLLTX is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[6]      PLLRX Clock Reference Buffer Enabled during FDD-TX
              0: PLLRX clock reference buffer is ON only when PLLRX is enabled
              1: PLLRX clock reference buffer is ON when during any FDD-TX and when PLLRX is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[5:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_LOS_CTRL1_UNION */
#define RF_LOS_CTRL1_ADDR                             (RF_BASE_ADDR + 0x72)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   LOS RXLO LDO Enable Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    LOS RXLO QuadGen Enable Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_LOS_CTRL2_UNION */
#define RF_LOS_CTRL2_ADDR                             (RF_BASE_ADDR + 0x73)

/* 寄存器说明：
 bit[15]     PLL Integer Mode (SigmaDelta disable)
               0 : Fractional division; delta-sigma modulation is enabled
               1 : Integer division only; delta-sigma is disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[14:13]  PLL Loop Filter Selection
              0: LPF configured for 2G
              1: LPF configured for 3G4G
              2: LPF configured for DRX mode
              3: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[12]     PLL VCO Core Selection
              0: VCO Core 1 selected
              1: VCO Core 2 selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[11]     PLL Feedback Divide-by-2 Bypass Control
               - When this control is set, the N value must be multiplied by 2 to compensate.
              0: VCO Feedback divider is enabled. 
              1: VCO Feedback divider is disabled. N-value must be multiplied by to to compensate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[10:1]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      PLL Lock Indicator Flag (Read-Only)
               This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. Itwill clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLL_TX_MODE_UNION */
#define RF_PLL_TX_MODE_ADDR                           (RF_BASE_ADDR + 0x80)

/* 寄存器说明：
 bit[15:8]   PLL frequency integer
               - When pll_tx_ctl_div2_bypass==0 (default):  N = VCO frequency / (4 * Fref)
               - When pll_tx_ctl_div2_bypass==1:               N = VCO frequency / (2 * Fref)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[7:0]    8 MSBs of the frequency fraction:  POR Value is 3.032MHz when Fref=19.2MHz (N=37.4792).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLL_TX_FREQ1_UNION */
#define RF_PLL_TX_FREQ1_ADDR                          (RF_BASE_ADDR + 0x81)

/* 寄存器说明：
   详      述：16 LSBs of the frequency fraction
   UNION结构 ：无 */
#define RF_PLL_TX_FREQ2_ADDR                          (RF_BASE_ADDR + 0x82)

/* 寄存器说明：
 bit[15:14]  PLL Bias Enable (SAM) 
             0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
             1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
             2 : PLL Bias is always Off
             3 : PLL Bias is always On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[13:12]  PLL Vtune DAC Replica Enable (SAM)
              0: PLL Vtune DAC replica reference is controlled by sequencer (identical timing as vtdac_en)
              1: Reserved
              2: PLL Vtune DAC replica reference is always off
              3: PLL Vtune DAC replica reference is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:10]  PLL Extended WarmUp Pulse Width
               This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
              0:  Extended warmup terminates at the end of Vreg faston (prior to KV-Cal and DFTune)
              1:  Extended warmup terminates at the end of DFTune (prior to analog closed loop control)
              2:  Extended warmup terminates at the end of closed-loop Fast Acquisition
              3:  Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      PLL Lock Indicator Enable
              0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
              1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      PLL KV Manual Start Trigger (Self Clearing Bit)
               - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
               - This bit is active only when the PLL is idle and will always read low.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:2]    KV Calibration Mode
              0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
              1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
              2: PLL KV calibration is disabled; Use RegMap defaults
              3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[1:0]    PLL Enable (SAM)
              0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_tx_enable signal)
              1: Manual PLL disable (PLL will un-gracefully return to IDLE)
              2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
              3: Manual PLL Enable (PLL sequencer will execute the lock sequence)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_PLL_TX_FSM_CTRL1_UNION */
#define RF_PLL_TX_FSM_CTRL1_ADDR                      (RF_BASE_ADDR + 0x83)

/* 寄存器说明：
 bit[15:14]  PLL Reference Buffer Enable (SAM)
              0: Automatic control (see auto-mode options in the pll_tx_fref_buf_auto_mode field)
              1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[13:12]  PLL N-divider Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL XOR Reference Clock Divide-by-2 Enable (SAM)
              0: Automatic control (controlled by the XO_FREQ pin)
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[9:8]    PLL Delta-Sigma Feedback Clock Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7]      PLL DSM and N-divider  Update Mode
             0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
             1: Update the N-divider when the FREQ registers are written                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[6]      PLL Reference Buffer Automatic Control Mode
               - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
              0: Fref buffer is enabled only when the PLL is enabled
              1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
              0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
              1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
              2: VCO Feedback pull cell is always off
              3: VCO Feedback pull cell is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    PLL VCO Enable (SAM)
              0: Automatic mode; VCO enabled when PLL is enabled
              1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
              2: VCO is disabled
              3: VCO is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL VCO Buffer Enable (SAM)
              0: Automatic mode; VCO Output buffer enabled when PLL is enabled
              1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
              2: VCO Output buffer is always off
              3: VCO Output buffer is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_TX_FSM_CTRL2_UNION */
#define RF_PLL_TX_FSM_CTRL2_ADDR                      (RF_BASE_ADDR + 0x84)

/* 寄存器说明：
 bit[15:14]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
              0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
              1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
              2: High-speed digital VREG is always off
              3: High-speed digital VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13:12]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG FastOn (SAM)
              0: Automatic mode; High-speed digital VREG FastOn is pulsed during PLL warmup.
              1: Automatic mode; High-speed digital VREG FastOn is enabled when PLL is enabled and during IDLE mode
              2: High-speed digital VREG FastOn is always off
              3: High-speed digital VREG FastOn is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:10]  PLL XOR/LPF VREG Enable (SAM)
              0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
              1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
              2: XOR/LPF VREG is always off
              3: XOR/LPF VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    PLL XOR/LPF VREG FastOn (SAM)
              0: Automatic mode; XOR/LPF VREG FastOn is pulsed during VCO warmup.
              1: Automatic mode; XOR/LPF VREG FastOn is enabled when PLL is enabled and during IDLE mode 
              2: XOR/LPF VREG FastOn is always off
              3: XOR/LPF VREG FastOn is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:6]    PLL LO Output Buffer VREG Enable (SAM)
              0: Automatic mode; Buffer VREG enabled when PLL is enabled
              1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
              2: Buffer VREG is always off
              3: Buffer VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    PLL LO Output Buffer VREG FastOn (SAM)
              0: Automatic mode; FastOn is pulsed during PLL warmup
              1: Automatic mode; FastOn is enabled when PLL is enabled and during IDLE mode 
              2: FastOn is always off
              3: FastOn is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    PLL  VCO Super Filter Enable (SAM)
              0: Automatic mode; Super Filter enabled when PLL is enabled
              1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
              2: VCO Super filter is always off
              3: VCO Super filter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[1:0]    PLL  VCO Super Filter FastOn (SAM)
              0: Automatic mode; faston is enabled when PLL is enabled
              1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
              2: VCO Super filter faston is always off
              3: VCO Super filter faston is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLL_TX_FSM_CTRL3_UNION */
#define RF_PLL_TX_FSM_CTRL3_ADDR                      (RF_BASE_ADDR + 0x85)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
               - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.26V
                 001                        1.31V
                 010                        1.35V
                 011                        1.39V
                 100                        1.44V
                 101                        1.48V
                 110                        1.53V
                 111                        1.57V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL XOR/LPF VREG Output Level
               - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.26V
                 001                        1.31V
                 010                        1.35V
                 011                        1.39V
                 100                        1.44V
                 101                        1.48V
                 110                        1.53V
                 111                        1.57V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLL_TX_VREG_CONFIG1_UNION */
#define RF_PLL_TX_VREG_CONFIG1_ADDR                   (RF_BASE_ADDR + 0x86)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected
               - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.22V
                 001                        1.26V
                 010                        1.31V
                 011                        1.35V
                 100                        1.39V
                 101                        1.44V
                 110                        1.48V
                 111                        1.53V                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected
               - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.22V
                 001                        1.26V
                 010                        1.31V
                 011                        1.35V
                 100                        1.39V
                 101                        1.44V
                 110                        1.48V
                 111                        1.53V                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7]      PLL Core 1 VCO Current Lookup Table Bypass (LUT Bypass)
              0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
              1: Lookup table is bypassed; Use the value from the pll_tx_vco_current_sel1 field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    PLL Super Filter Current Level (VCO Core 1 value)
               - This value is applied to the VCO Super Filter when Core 1 is selected
               - Data table applies to SS process corner, 110C
             
                 Code          PLLRX Tank                     PLLTX Tank
                                   V         mA                      V          mA
                 &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                   0              1.23V    7.6mA                1.22V     7.7mA                           
                   1              1.30V     9.3mA               1.30V     9.3mA                          
                   2              1.36V    10.9mA              1.35V     10.9mA                          
                   3              1.42V    12.4mA              1.41V     12.4mA                         
                   4              1.48V    14.0mA              1.47V     14.0mA                         
                   5              1.53V    15.5mA              1.52V     15.5mA                       
                   6              1.58V    16.9mA              1.57
 bit[3]      PLL Core 2 VCO Current Lookup Table Bypass (LUT Bypass)
              0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
              1: Lookup table is bypassed; Use the value from the pll_tx_vco_current_sel2 field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Super Filter Current Level (VCO Core 2 value)
               - This value is applied to the VCO Super Filter when Core 2 is selected
               - Data table applies to SS process corner, 110C
             
                 Code          PLLRX Tank                     PLLTX Tank
                                   V         mA                      V          mA
                 &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                   0              1.29V    7.6mA                1.29V     7.6mA                           
                   1              1.36V    9.2mA                1.36V     9.2mA                          
                   2              1.42V    10.8mA              1.42V     10.8mA                          
                   3              1.49V    12.3mA              1.49V     12.3mA                         
                   4              1.54V    13.8mA              1.54V     13.8mA                         
                   5              1.59V    15.1mA              1.59V     15.1mA                       
                   6              1.63V    16.2mA              1.63
   UNION结构:  RF_PLL_TX_VREG_CONFIG2_UNION */
#define RF_PLL_TX_VREG_CONFIG2_ADDR                   (RF_BASE_ADDR + 0x87)

/* 寄存器说明：
 bit[15]     PLL Automatic Loop Filter Enable
              - global control for the resistor bypass switches in the loop filter
              0: Bypass; All resistors in the RCRCRC filter are bypassed
              1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:12]  PLL Phase Detector XOR Tristate Control (SAM)
              0: Automatic mode; Tristate enable is under control of the sequencer
              1: Reserved
              2: XOR output stage is always tristated
              3: XOR output stage is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:8]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[6]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL LoopFilter C1 Select (FastAcquisition mode)
              - adjusts the Cap value in the first stage of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for FastLock
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3]      PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[2]      PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[1:0]    PLL LoopFilter C2, C3 Select (FastAcquisition mode)
              - adjusts the Cap value in the second and third stages of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for FastLock
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_TX_LPF_CONFIG1_UNION */
#define RF_PLL_TX_LPF_CONFIG1_ADDR                    (RF_BASE_ADDR + 0x88)

/* 寄存器说明：
 bit[15]     PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for 2G
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[14]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:12]  PLL LoopFilter C1 Select (2G mode )
              - adjusts the Cap value in the first stage of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for 2G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO second stage RC pole 
              - this value is used only during lock when the LPF is configured for 2G
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[10]     PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only during lock when the LPF is configured for 2G
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[9:8]    PLL LoopFilter C2,C3 Select (2G mode)
              - adjusts the Cap value in the second and third stages of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only when the LPF is configured for 2G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for 3G4G
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[6]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL LoopFilter C1 Select (3G4G mode )
              - adjusts the Cap value in the first stage of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for 3G4G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3]      PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO second stage RC pole 
              - this value is used only during lock when the LPF is configured for 3G4G
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[2]      PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO third stage RC pole
              - this value is used only when the LPF is configured for 3G4G
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[1:0]    PLL LoopFilter C2,C3 Select (3G4G mode)
              - adjusts the Cap value in the second and third stages of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for 3G4G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_TX_LPF_CONFIG2_UNION */
#define RF_PLL_TX_LPF_CONFIG2_ADDR                    (RF_BASE_ADDR + 0x89)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC Enable (SAM)
              0: Automatic Mode; 
              1: Reserved
              2: Vtune DAC is always off
              3: Vtune DAC is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[13:12]  PLL Vtune DAC DFTune-Mode Enable (SAM)
              0: Automatic Mode;
              1: Reserved
              2: Vtune DAC Mode is always disabled
              3: Vtune DAC Mode is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[11:10]  PLL Vtune DAC PTAT-Mode Enable (SAM)
              0: Automatic Mode
              1: Reserved
              2: Vtune DAC PTAT-Mode Enable is always disabled
              3: Vtune DAC PTAT-Mode Enable is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[9]      PLL Vtune DAC Offset Enable (during KV-Cal)
              0: Nominal DAC transfer function
              1: A 1/2 LSB step offset is added to the DAC output transfer function during KV-Cal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[8]      PLL Vtune DAC Offset Enable (during DFTune)
              0: Nominal DAC transfer function
              1: A 1/2 LSB step offset is added to the DAC output transfer function during DFTune                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[7]      PLL Vtune DAC Offset Enable
              0: Nominal DAC transfer function
              1: A 1/2 LSB step offset is added to the DAC output transfer function at all times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[6]      PLL Vtune DAC Manual Overide Enable
              0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
              1: Vtune DAC value is set by the pll_tx_vtdac_val_def field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[5]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Vtune DAC Default Value
               - This value is active only if the pll_tx_vtdac_overide bit is set.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_TX_VTDAC_CTRL_UNION */
#define RF_PLL_TX_VTDAC_CTRL_ADDR                     (RF_BASE_ADDR + 0x8A)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLL_TX_VTDAC_2G_UNION */
#define RF_PLL_TX_VTDAC_2G_ADDR                       (RF_BASE_ADDR + 0x8B)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC PTAT Slope Selection for VCO Core 1
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 4.167 mV per degrees C
              1: 5.000 mV per degrees C
              2: 5.833 mV per degrees C
              3: 6.667 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:6]    PLL Vtune DAC PTAT Slope Selection for VCO Core 2
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 4.167 mV per degrees C
              1: 5.000 mV per degrees C
              2: 5.833 mV per degrees C
              3: 6.667 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLL_TX_VTDAC_3G4G_UNION */
#define RF_PLL_TX_VTDAC_3G4G_ADDR                     (RF_BASE_ADDR + 0x8C)

/* 寄存器说明：
 bit[15:12]  PLL DFTune Initialization Time
                 time = tinit * 16 * (1/Fref) = tinit * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL KV-Cal Vtune DAC Settle Time
               time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    PLL VREG WarmUp Time
              - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
             NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                   time = tvreg * 32 * (1/Fref) = tvreg * 1.67us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLL_TX_WAIT_TIME1_UNION */
#define RF_PLL_TX_WAIT_TIME1_ADDR                     (RF_BASE_ADDR + 0x8D)

/* 寄存器说明：
 bit[15:12]  PLL Fast Acquisition Mode Duration for 2G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL Fast Acquisition Mode Duration for 3G4G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:4]    PLL VCO Stablization Timer
               - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                   DFTune calibrations.  
               time =  tvco * 16 * (1/Fref) = tvco * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[3:0]    PLL Lock Settle Time
              - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                 time = tsettle * 256 * (1/Fref) = tsettle * 13.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLL_TX_WAIT_TIME2_UNION */
#define RF_PLL_TX_WAIT_TIME2_ADDR                     (RF_BASE_ADDR + 0x8E)

/* 寄存器说明：
 bit[15]     PLL DFTune Sequencer Enable 
              0: DFTune calibration is not used. The pll_tx_dftune_val[9:0] is used to set the VCO capDAC.
              1: DFTune calibration is enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[14]     PLL DFTune Binary Search Coarse Tune Adjust Enable
               - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
               - requires an extra measurement step in the algorithm, duration is dependent upon sample length
              0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     PLL DFTune Binary Search Fine Tune Adjust Enable
               - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
              0: Adjustment is disabled
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[12]     PLL DFTune Binary Search Fine Tune Minimum Error Enable
               - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
               - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
              0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
              1: Minimum Error Method - choose the result from the binary search trial that has the minimum error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:8]   PLL DFTune Coarse DAC Frequency Search Clock Count
               count = 2^value for value = [0,10]
               count = 1024 for value [10,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:4]    PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
               count = 2^value for value = [0,10]
               count = 1024 for value [10,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:0]    PLL DFTune Fine DAC Frequency Search Clock Count
               count = 2^value for value = [0,10]
               count = 1024 for value [10,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLL_TX_DFTUNE_CTRL1_UNION */
#define RF_PLL_TX_DFTUNE_CTRL1_ADDR                   (RF_BASE_ADDR + 0x8F)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
               &#45;- a small offset will improve algorithm performance in the case where:
                        (target_frequency - measured_frequency) < quantization error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL DFTune CAPDAC Settle Time 
               - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
               0: 1 clock settle
               1: 2 clock settle
               2: 3 clock settle
               3: 4 clock settle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL PTAT Enable Selection during DFTune
               0: PTAT enabled when LPF=3G4G, disabled when LPF=2G
               1: PTAT enabled when LPF=2G, disabled when LPF=3G4G
               2: PTAT is disabled during DFTune
               3: PTAT is enabled during DFTune                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLL_TX_DFTUNE_CTRL2_UNION */
#define RF_PLL_TX_DFTUNE_CTRL2_ADDR                   (RF_BASE_ADDR + 0x90)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL DFTune DAC value when calibration is disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_TX_DFTUNE_CTRL3_UNION */
#define RF_PLL_TX_DFTUNE_CTRL3_ADDR                   (RF_BASE_ADDR + 0x91)

/* 寄存器说明：
 bit[15:14]  PLL KVCal Vtune Offset
              - this sets the center point for for high and low Vtune values for KV-Cal
              Offset voltage = 0.15V + 0.05V * code                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[13:12]  PLL KVCal Frequency Detector Count Length
              0: 32 sample clocks
              1: 64 sample clocks
              2: 128 sample clocks
              3: 256 sample clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[11:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 2G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLL_TX_KVCAL_CTRL1_UNION */
#define RF_PLL_TX_KVCAL_CTRL1_ADDR                    (RF_BASE_ADDR + 0x92)

/* 寄存器说明：
 bit[15:12]  PLL KVCAL Vtune Delta
              - this value is the delta Vtune over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              delV = code * 0.1 volts for code = [1,15]; Code 0 is illegal and will default to 0.1V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[11:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 3G4G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_TX_KVCAL_CTRL2_UNION */
#define RF_PLL_TX_KVCAL_CTRL2_ADDR                    (RF_BASE_ADDR + 0x93)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL KVCAL Coarse CAPDAC Value
               - This is the coarse CAPDAC value used during KV Calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:4]    PLL Default Varactor Correction code for VCO Core 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Default Varactor Correction code for VCO Core 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLL_TX_KVCAL_CTRL3_UNION */
#define RF_PLL_TX_KVCAL_CTRL3_ADDR                    (RF_BASE_ADDR + 0x94)

/* 寄存器说明：
 bit[15]     Resistor Calibration Value Bypass
             0: Use hardware value for REXT calibration word
             1: Use RegMap value for REXT calibration word (pll_tx_rext_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[14:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   Resistor Calibration Override Value 
              - Only used when pll_tx_rext_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7]      RC-Pole Calibration Value Bypass
             0: Use hardware value for RC-Pole calibration word
             1: Use RegMap value for RC-Pole calibration word (pll_tx_rccal_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    RC-Pole Calibration Override Value 
              - Only used when pll_tx_rccal_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_PLL_TX_CAL_OVERRIDE_UNION */
#define RF_PLL_TX_CAL_OVERRIDE_ADDR                   (RF_BASE_ADDR + 0x95)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1]      PLL N-divider Phase Alignment Enable
               - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
              0: Divide-by-2 initial state is un-controlled
              1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[0]      PLL N-divider Phase Alignment Level
               - this control is active only if xordiv2_phase_en is set to 1
               0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
               1: Phase detector divide-by-2 initial state will be 1 (if force is enabled)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLL_TX_ALIGN_CTRL_UNION */
#define RF_PLL_TX_ALIGN_CTRL_ADDR                     (RF_BASE_ADDR + 0x96)

/* 寄存器说明：
 bit[15:14]  PLL Frequency Detector High Speed Counter Enable (SAM)
              0: Automatic mode; High-speed counter is enabled by sequencer
              1: Reserved
              2: High-speed counter is always off
              3: High-speed counter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[13:12]  PLL Frequency Detector High Speed Counter Reset (SAM)
              0: Automatic mode; High-speed counter is reset by the sequencer
              1: Reserved
              2: High-speed counter reset is always off
              3: High-speed counter reset is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    Frequency Detector Counter Offset Value (signed 2s-complment, S4.0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLL_TX_FDET_CTRL_UNION */
#define RF_PLL_TX_FDET_CTRL_ADDR                      (RF_BASE_ADDR + 0x97)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL Buffer VREG Output Level (Alternate VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL Buffer VREG Output Level (Alternate VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    PLL Super Filter Current Level (Alternate VCO Core 1 value)
               - this value is applied to the VCO Super Filter when Core 1 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Super Filter Current Level (Alternate VCO Core 2 value)
               - this value is applied to the VCO Super Filter when Core 2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_PLL_TX_VREG_CONFIG3_UNION */
#define RF_PLL_TX_VREG_CONFIG3_ADDR                   (RF_BASE_ADDR + 0x98)

/* 寄存器说明：
 bit[15:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 3G4G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_TX_KVCAL_CTRL4_UNION */
#define RF_PLL_TX_KVCAL_CTRL4_ADDR                    (RF_BASE_ADDR + 0x99)

/* 寄存器说明：
   详      述：spare register 0
   UNION结构 ：无 */
#define RF_PLL_TX_SPARE0_REG_ADDR                     (RF_BASE_ADDR + 0x9F)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     PLL VCO Open Loop Test Enable
               - Should be mutually exclusive with the VTDac enable (avoid contention)
              0: Off, Tgate from reference voltage divider is open
              1: On, Tgate from reference voltage divider is closed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL VCO Open Loop Test Vref Select
              0: Vref is floating
              1: Vref tied to ground
              2: Vref tied to supply (divider LDO)
              3: Vref tied to supply/2 (divider LDO)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      Frequency Detector BIST Trigger (Self Clearing Bit)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:0]    Frequency Detector BIST Count Length
               - count = 2 ^ value for [0,10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_PLL_TX_BIST_UNION */
#define RF_PLL_TX_BIST_ADDR                           (RF_BASE_ADDR + 0xA0)

/* 寄存器说明：
 bit[15:12]  PLL Digital Test Mux Selection
               - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
             select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                0   : Digital ground
                1   : Digital supply
                2   : Lock Flag
                3   : PFD Unlock Dectect Pulse
                4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                5   : PLL sequencer state change pulse
                6-F: Digital ground                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     VCO Block Level Test Mux Enable
                  0: VCO Test Mux is disabled
                  1: VCO Test Mux is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:8]   VCO Block level  Text Mux Output Selection
             
             select : PLL-TX                                PLL-RX 
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-i&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : GND_TXVCO                          GND_RXVCO            
                1   : GND_TXVCO                          GND_RXVCO
                2   : vdd2p2_txvcobuf                      vdd_2p2_int
                3   : GND_TXVCO                         GND_RXVCO
                4   : VDD2P85_TXVCO                  VDD_RXVCO_2P85      
                5   : GND_TXVCO                         GND_RXVCO
                6   : vreg_vco                                 vreg_vco
                7   : vreg_vcobuf                             vreg_buf                                                                                                                                                                                                                                                                                                                                                              
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      PLL Subsytem Test Mux Enable
               0: PLL test mux disabled
               1: PLL test mux enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    PLL Text Mux Output Selection
             
             select : mux output                  select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : IPTAT                               8      : xor_test
                1   : IEXT                                 9      : vco_test_out (see VCO Block level test mux selection)
                2   : VDD1P8_PLL (misname)   A      : GND
                3   : PFD Unlock Detect            B      : GND
                4   : vreg_ctl                             C      : DSM clock
                5   : vreg_pfd                            D      : DSM clock /2 
                6   : vtune_buff                          E      : NDiv output
                7   : GND                                 F     :  NDiv output /2                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLL_TX_TEST_1_UNION */
#define RF_PLL_TX_TEST_1_ADDR                         (RF_BASE_ADDR + 0xA1)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Sequencer Trigger State
                - will create a pulse on the digital test mux when the selected state is entered
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_TX_CLOSED        12
               PLL_TX_LO_ON          3                  PLL_TX_STARTUP       13
               WAIT_DSM           4                  PLL_TX_SETTLE        14
               WAIT_VCO           5                  PLL_TX_LOCKED        15
               TEST_KVCAL         6                  PLL_TX_LO_OFF        16
               WAIT_KV            7                  PLL_TX_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                
 bit[7]      PLL FSM Stop Enable
              0 : Normal operation; sequencer will run to to completion
              1 : Debug mode; sequencer will stop in the state specified by the pll_tx_rsm_stop_en field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer Trigger State
              - specifies the state at which the state machine should stop if pll_tx_rsm_stop_en==1
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_TX_CLOSED        12
               PLL_TX_LO_ON          3                  PLL_TX_STARTUP       13
               WAIT_DSM           4                  PLL_TX_SETTLE        14
               WAIT_VCO           5                  PLL_TX_LOCKED        15
               TEST_KVCAL         6                  PLL_TX_LO_OFF        16
               WAIT_KV            7                  PLL_TX_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D             
   UNION结构:  RF_PLL_TX_TEST_2_UNION */
#define RF_PLL_TX_TEST_2_ADDR                         (RF_BASE_ADDR + 0xA2)

/* 寄存器说明：
   详      述：PLL Frequency Detector Counter
   UNION结构 ：无 */
#define RF_PLL_TX_FDET_COUNT_LSB_RD_ADDR              (RF_BASE_ADDR + 0xA8)

/* 寄存器说明：
 bit[15:2]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL Frequency Detector Counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLL_TX_FDET_COUNT_MSB_RD_UNION */
#define RF_PLL_TX_FDET_COUNT_MSB_RD_ADDR              (RF_BASE_ADDR + 0xA9)

/* 寄存器说明：
   详      述：PLL capDAC value computed during DFTune calibation
   UNION结构 ：无 */
#define RF_PLL_TX_CAPDAC_VAL_RD_ADDR                  (RF_BASE_ADDR + 0xAA)

/* 寄存器说明：
 bit[15:11]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9]      KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[8]      KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:4]    KV Calibration value computed for VCO Core 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:0]    KV Calibration value computed for VCO Core 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_TX_KVCAL_STATUS_RD_UNION */
#define RF_PLL_TX_KVCAL_STATUS_RD_ADDR                (RF_BASE_ADDR + 0xAB)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=Low
   UNION结构 ：无 */
#define RF_PLL_TX_KVCAL_NL1_RD_ADDR                   (RF_BASE_ADDR + 0xAC)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=High
   UNION结构 ：无 */
#define RF_PLL_TX_KVCAL_NH1_RD_ADDR                   (RF_BASE_ADDR + 0xAD)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=Low
   UNION结构 ：无 */
#define RF_PLL_TX_KVCAL_NL2_RD_ADDR                   (RF_BASE_ADDR + 0xAE)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=High
   UNION结构 ：无 */
#define RF_PLL_TX_KVCAL_NH2_RD_ADDR                   (RF_BASE_ADDR + 0xAF)

/* 寄存器说明：
 bit[15]     Flag to indicate if a transient unlock event was detected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[14:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer State Readback
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_TX_CLOSED        12
               PLL_TX_LO_ON          3                  PLL_TX_STARTUP       13
               WAIT_VCO           4                  PLL_TX_SETTLE        14
               TEST_KVCAL         5                  PLL_TX_LOCKED        15
               WAIT_KV            6                  PLL_TX_LO_OFF        16
               STORE_KV           7                  PLL_TX_SHUTDOWN      1F
               TEST_DFTUNE        8                 
               INIT_DFTUNE        9                  
               COARSE_DFTUNE      A                
               PAUSE_DFTUNE       B                  
               FINE_DFTUNE        C                  
               CAL_DONE           D                  
               CAL_CLEANUP        E
                                                                        
   UNION结构:  RF_PLL_TX_RSM_STATE_RD_UNION */
#define RF_PLL_TX_RSM_STATE_RD_ADDR                   (RF_BASE_ADDR + 0xB0)

/* 寄存器说明：
 bit[15]     PLL Integer Mode (SigmaDelta disable)
               0 : Fractional division; delta-sigma modulation is enabled
               1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[14:13]  PLL Loop Filter Selection
              0: LPF configured for 2G
              1: LPF configured for 3G4G
              2: LPF configured for 2G Search Mode (DRX)
              3: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[12]     PLL VCO Core Selection
              0: VCO Core 1 selected
              1: VCO Core 2 selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[11]     PLL Feedback Divide-by-2 Bypass Control
               - When this control is set, the N value must be multiplied by 2 to compensate.
              0: VCO Feedback divider is enabled. 
              1: VCO Feedback divider is disabled. N-value must be multiplied by 2 to compensate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[10]     PLL Alternate Settings Select
              0: Use normal 2G and 3G4G VCO current and bandwidth settings
              1: Use alternate VCO current and bandwidth settings (PLL_RX_VREG_CTRL3, PLL_RX_KVCAL4)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[9:7]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:5]    PLLRX UHB vs VCO Divider Synchronization Mode
               0: Force PLLRX Div2 polarity selection to 0
               1: Force PLLRX Div2 polarity selection to 1
               2: Use non-inverted sensor polarity
               3: Use inverted sensor polarity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[4]      PLLRX Secondary LO Sequencer Feature Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3:1]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      PLL Lock Indicator Flag (Read-Only)
               This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_RX_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_rx_lock_flag_en==0).
             This bit will always be cleared if the lock detection circuit is disabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLL_RX_MODE_UNION */
#define RF_PLL_RX_MODE_ADDR                           (RF_BASE_ADDR + 0xC0)

/* 寄存器说明：
 bit[15:8]   PLL frequency integer
               - When pll_rx_ctl_div2_bypass==0 (default):  N = VCO frequency / (4 * Fref)
               - When pll_rx_ctl_div2_bypass==1:               N = VCO frequency / (2 * Fref)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[7:0]    8 MSBs of the frequency fraction:  POR Value is 3.032MHz when Fref=19.2MHz (N=37.4792).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLL_RX_FREQ1_UNION */
#define RF_PLL_RX_FREQ1_ADDR                          (RF_BASE_ADDR + 0xC1)

/* 寄存器说明：
   详      述：16 LSBs of the frequency fraction
   UNION结构 ：无 */
#define RF_PLL_RX_FREQ2_ADDR                          (RF_BASE_ADDR + 0xC2)

/* 寄存器说明：
 bit[15:14]  PLL Bias Enable (SAM) 
             0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
             1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
             2 : PLL Bias is always Off
             3 : PLL Bias is always On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[13:12]  PLL Vtune DAC Replica Enable (SAM)
              0: PLL Vtune DAC replica reference is controlled by sequencer (identical timing as vtdac_en)
              1: Reserved
              2: PLL Vtune DAC replica reference is always off
              3: PLL Vtune DAC replica reference is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:10]  PLL Extended WarmUp Pulse Width
               This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
              0:  Extended warmup terminates at the end of Vreg faston (prior to KV-Cal and DFTune)
              1:  Extended warmup terminates at the end of DFTune (prior to analog closed loop control)
              2:  Extended warmup terminates at the end of closed-loop Fast Acquisition
              3:  Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      PLL Lock Indicator Enable
              0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
              1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      PLL KV Manual Start Trigger (Self Clearing Bit)
               - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
               - This bit is active only when the PLL is idle and will always read low.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:2]    KV Calibration Mode
              0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
              1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
              2: PLL KV calibration is disabled; Use RegMap defaults
              3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[1:0]    PLL Enable (SAM)
              0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_rx_enable signal)
              1: Manual PLL disable (PLL will un-gracefully return to IDLE)
              2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
              3: Manual PLL Enable (PLL sequencer will execute the lock sequence)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_PLL_RX_FSM_CTRL1_UNION */
#define RF_PLL_RX_FSM_CTRL1_ADDR                      (RF_BASE_ADDR + 0xC3)

/* 寄存器说明：
 bit[15:14]  PLL Reference Buffer Enable (SAM)
              0: Automatic control (see auto-mode options in the pll_rx_fref_buf_auto_mode field)
              1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[13:12]  PLL N-divider Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL XOR Reference Clock Divide-by-2 Enable (SAM)
              0: Automatic control (controlled by the XO_FREQ pin)
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[9:8]    PLL Delta-Sigma Feedback Clock Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7]      PLL DSM and N-divider  Update Mode
             0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
             1: Update the N-divider when the FREQ registers are written                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[6]      PLL Reference Buffer Automatic Control Mode
               - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
              0: Fref buffer is enabled only when the PLL is enabled
              1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
              0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
              1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
              2: VCO Feedback pull cell is always off
              3: VCO Feedback pull cell is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    PLL VCO Enable (SAM)
              0: Automatic mode; VCO enabled when PLL is enabled
              1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
              2: VCO is disabled
              3: VCO is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL VCO Buffer Enable (SAM)
              0: Automatic mode; VCO Output buffer enabled when PLL is enabled
              1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
              2: VCO Output buffer is always off
              3: VCO Output buffer is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_RX_FSM_CTRL2_UNION */
#define RF_PLL_RX_FSM_CTRL2_ADDR                      (RF_BASE_ADDR + 0xC4)

/* 寄存器说明：
 bit[15:14]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
              0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
              1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
              2: High-speed digital VREG is always off
              3: High-speed digital VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13:12]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG FastOn (SAM)
              0: Automatic mode; High-speed digital VREG FastOn is pulsed during PLL warmup.
              1: Automatic mode; High-speed digital VREG FastOn is enabled when PLL is enabled and during IDLE mode
              2: High-speed digital VREG FastOn is always off
              3: High-speed digital VREG FastOn is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:10]  PLL XOR/LPF VREG Enable (SAM)
              0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
              1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
              2: XOR/LPF VREG is always off
              3: XOR/LPF VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    PLL XOR/LPF VREG FastOn (SAM)
              0: Automatic mode; XOR/LPF VREG FastOn is pulsed during VCO warmup.
              1: Automatic mode; XOR/LPF VREG FastOn is enabled when PLL is enabled and during IDLE mode 
              2: XOR/LPF VREG FastOn is always off
              3: XOR/LPF VREG FastOn is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:6]    PLL LO Output Buffer VREG Enable (SAM)
              0: Automatic mode; Buffer VREG enabled when PLL is enabled
              1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
              2: Buffer VREG is always off
              3: Buffer VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    PLL LO Output Buffer VREG FastOn (SAM)
              0: Automatic mode; FastOn is pulsed during PLL warmup
              1: Automatic mode; FastOn is enabled when PLL is enabled and during IDLE mode 
              2: FastOn is always off
              3: FastOn is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    PLL  VCO Super Filter Enable (SAM)
              0: Automatic mode; Super Filter enabled when PLL is enabled
              1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
              2: VCO Super filter is always off
              3: VCO Super filter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[1:0]    PLL  VCO Super Filter FastOn (SAM)
              0: Automatic mode; faston is enabled when PLL is enabled
              1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
              2: VCO Super filter faston is always off
              3: VCO Super filter faston is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLL_RX_FSM_CTRL3_UNION */
#define RF_PLL_RX_FSM_CTRL3_ADDR                      (RF_BASE_ADDR + 0xC5)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
               - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.26V
                 001                        1.31V
                 010                        1.35V
                 011                        1.39V
                 100                        1.44V
                 101                        1.48V
                 110                        1.53V
                 111                        1.57V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL XOR/LPF VREG Output Level
               - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.26V
                 001                        1.31V
                 010                        1.35V
                 011                        1.39V
                 100                        1.44V
                 101                        1.48V
                 110                        1.53V
                 111                        1.57V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLL_RX_VREG_CONFIG1_UNION */
#define RF_PLL_RX_VREG_CONFIG1_ADDR                   (RF_BASE_ADDR + 0xC6)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected
               - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.22V
                 001                        1.26V
                 010                        1.31V
                 011                        1.35V
                 100                        1.39V
                 101                        1.44V
                 110                        1.48V
                 111                        1.53V                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected
               - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.22V
                 001                        1.26V
                 010                        1.31V
                 011                        1.35V
                 100                        1.39V
                 101                        1.44V
                 110                        1.48V
                 111                        1.53V                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7]      PLL Core 1 VCO Current Lookup Table Bypass (LUT Bypass)
              0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
              1: Lookup table is bypassed; Use the value from the pll_rx_vco_current_sel1 field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    PLL Super Filter Current Level (VCO Core 1 value)
               - This value is applied to the VCO Super Filter when Core 1 is selected
               - Data table applies to SS process corner, 110C
             
                 Code          PLLRX Tank                     PLLRX Tank
                                   V         mA                      V          mA
                 &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                   0              1.23V    7.6mA                1.22V     7.7mA                           
                   1              1.30V     9.3mA               1.30V     9.3mA                          
                   2              1.36V    10.9mA              1.35V     10.9mA                          
                   3              1.42V    12.4mA              1.41V     12.4mA                         
                   4              1.48V    14.0mA              1.47V     14.0mA                         
                   5              1.53V    15.5mA              1.52V     15.5mA                       
                   6              1.58V    16.9mA              1.57
 bit[3]      PLL Core 2 VCO Current Lookup Table Bypass (LUT Bypass)
              0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
              1: Lookup table is bypassed; Use the value from the pll_rx_vco_current_sel2 field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Super Filter Current Level (VCO Core 2 value)
               - This value is applied to the VCO Super Filter when Core 2 is selected
               - Data table applies to SS process corner, 110C
             
                 Code          PLLRX Tank                     PLLRX Tank
                                   V         mA                      V          mA
                 &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                   0              1.29V    7.6mA                1.29V     7.6mA                           
                   1              1.36V    9.2mA                1.36V     9.2mA                          
                   2              1.42V    10.8mA              1.42V     10.8mA                          
                   3              1.49V    12.3mA              1.49V     12.3mA                         
                   4              1.54V    13.8mA              1.54V     13.8mA                         
                   5              1.59V    15.1mA              1.59V     15.1mA                       
                   6              1.63V    16.2mA              1.63
   UNION结构:  RF_PLL_RX_VREG_CONFIG2_UNION */
#define RF_PLL_RX_VREG_CONFIG2_ADDR                   (RF_BASE_ADDR + 0xC7)

/* 寄存器说明：
 bit[15]     PLL Automatic Loop Filter Enable
              - global control for the resistor bypass switches in the loop filter
              0: Bypass; All resistors in the RCRCRC filter are bypassed
              1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:12]  PLL Phase Detector XOR Tristate Control (SAM)
              0: Automatic mode; Tristate enable is under control of the sequencer
              1: Reserved
              2: XOR output stage is always tristated
              3: XOR output stage is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:8]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[6]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL LoopFilter C1 Select (FastAcquisition mode)
              - adjusts the Cap value in the first stage of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for FastLock
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3]      PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[2]      PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[1:0]    PLL LoopFilter C2, C3 Select (FastAcquisition mode)
              - adjusts the Cap value in the second and third stages of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for FastLock
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_RX_LPF_CONFIG1_UNION */
#define RF_PLL_RX_LPF_CONFIG1_ADDR                    (RF_BASE_ADDR + 0xC8)

/* 寄存器说明：
 bit[15]     PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for 2G
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[14]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:12]  PLL LoopFilter C1 Select (2G mode )
              - adjusts the Cap value in the first stage of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for 2G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO second stage RC pole 
              - this value is used only during lock when the LPF is configured for 2G
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[10]     PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only during lock when the LPF is configured for 2G
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[9:8]    PLL LoopFilter C2,C3 Select (2G mode)
              - adjusts the Cap value in the second and third stages of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only when the LPF is configured for 2G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for 3G4G
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[6]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL LoopFilter C1 Select (3G4G mode )
              - adjusts the Cap value in the first stage of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for 3G4G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3]      PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO second stage RC pole 
              - this value is used only during lock when the LPF is configured for 3G4G
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[2]      PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO third stage RC pole
              - this value is used only when the LPF is configured for 3G4G
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[1:0]    PLL LoopFilter C2,C3 Select (3G4G mode)
              - adjusts the Cap value in the second and third stages of the RCRCRC filter
              - Cbase value is calibrated using the CAL_TOP RC Calibration word
              - this value is used only during lock when the LPF is configured for 3G4G
              0: Nominal Cbase value
              1: Cbase value + 10%
              2: Cbase value + 20%
              3: Cbase value + 30%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_RX_LPF_CONFIG2_UNION */
#define RF_PLL_RX_LPF_CONFIG2_ADDR                    (RF_BASE_ADDR + 0xC9)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC Enable (SAM)
              0: Automatic Mode; 
              1: Reserved
              2: Vtune DAC is always off
              3: Vtune DAC is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[13:12]  PLL Vtune DAC DFTune-Mode Enable (SAM)
              0: Automatic Mode;
              1: Reserved
              2: Vtune DAC Mode is always disabled
              3: Vtune DAC Mode is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[11:10]  PLL Vtune DAC PTAT-Mode Enable (SAM)
              0: Automatic Mode
              1: Reserved
              2: Vtune DAC PTAT-Mode Enable is always disabled
              3: Vtune DAC PTAT-Mode Enable is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[9]      PLL Vtune DAC Offset Enable (during KV-Cal)
              0: Nominal DAC transfer function
              1: A 1/2 LSB step offset is added to the DAC output transfer function during KV-Cal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[8]      PLL Vtune DAC Offset Enable (during DFTune)
              0: Nominal DAC transfer function
              1: A 1/2 LSB step offset is added to the DAC output transfer function during DFTune                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[7]      PLL Vtune DAC Offset Enable
              0: Nominal DAC transfer function
              1: A 1/2 LSB step offset is added to the DAC output transfer function at all times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[6]      PLL Vtune DAC Manual Overide Enable
              0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
              1: Vtune DAC value is set by the pll_rx_vtdac_val_def field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[5]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Vtune DAC Default Value
               - This value is active only if the pll_rx_vtdac_overide bit is set.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_RX_VTDAC_CTRL_UNION */
#define RF_PLL_RX_VTDAC_CTRL_ADDR                     (RF_BASE_ADDR + 0xCA)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLL_RX_VTDAC_2G_UNION */
#define RF_PLL_RX_VTDAC_2G_ADDR                       (RF_BASE_ADDR + 0xCB)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC PTAT Slope Selection for VCO Core 1
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 4.167 mV per degrees C
              1: 5.000 mV per degrees C
              2: 5.833 mV per degrees C
              3: 6.667 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:6]    PLL Vtune DAC PTAT Slope Selection for VCO Core 2
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 4.167 mV per degrees C
              1: 5.000 mV per degrees C
              2: 5.833 mV per degrees C
              3: 6.667 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLL_RX_VTDAC_3G4G_UNION */
#define RF_PLL_RX_VTDAC_3G4G_ADDR                     (RF_BASE_ADDR + 0xCC)

/* 寄存器说明：
 bit[15:12]  PLL DFTune Initialization Time
                 time = tinit * 16 * (1/Fref) = tinit * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL KV-Cal Vtune DAC Settle Time
               time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    PLL VREG WarmUp Time
              - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
             NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                   time = tvreg * 32 * (1/Fref) = tvreg * 1.67us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLL_RX_WAIT_TIME1_UNION */
#define RF_PLL_RX_WAIT_TIME1_ADDR                     (RF_BASE_ADDR + 0xCD)

/* 寄存器说明：
 bit[15:12]  PLL Fast Acquisition Mode Duration for 2G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL Fast Acquisition Mode Duration for 3G4G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:4]    PLL VCO Stablization Timer
               - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                   DFTune calibrations.  
               time =  tvco * 16 * (1/Fref) = tvco * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[3:0]    PLL Lock Settle Time
              - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                 time = tsettle * 256 * (1/Fref) = tsettle * 13.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLL_RX_WAIT_TIME2_UNION */
#define RF_PLL_RX_WAIT_TIME2_ADDR                     (RF_BASE_ADDR + 0xCE)

/* 寄存器说明：
 bit[15]     PLL DFTune Sequencer Enable 
              0: DFTune calibration is not used. The pll_rx_dftune_val[9:0] is used to set the VCO capDAC.
              1: DFTune calibration is enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[14]     PLL DFTune Binary Search Coarse Tune Adjust Enable
               - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
               - requires an extra measurement step in the algorithm, duration is dependent upon sample length
              0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     PLL DFTune Binary Search Fine Tune Adjust Enable
               - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
              0: Adjustment is disabled
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[12]     PLL DFTune Binary Search Fine Tune Minimum Error Enable
               - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
               - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
              0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
              1: Minimum Error Method - choose the result from the binary search trial that has the minimum error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:8]   PLL DFTune Coarse DAC Frequency Search Clock Count
               count = 2^value for value = [0,10]
               count = 1024 for value [10,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:4]    PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
               count = 2^value for value = [0,10]
               count = 1024 for value [10,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:0]    PLL DFTune Fine DAC Frequency Search Clock Count
               count = 2^value for value = [0,10]
               count = 1024 for value [10,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLL_RX_DFTUNE_CTRL1_UNION */
#define RF_PLL_RX_DFTUNE_CTRL1_ADDR                   (RF_BASE_ADDR + 0xCF)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
               &#45;- a small offset will improve algorithm performance in the case where:
                        (target_frequency - measured_frequency) < quantization error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL DFTune CAPDAC Settle Time 
               - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
               0: 1 clock settle
               1: 2 clock settle
               2: 3 clock settle
               3: 4 clock settle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL PTAT Enable Selection during DFTune
               0: PTAT enabled when LPF=3G4G, disabled when LPF=2G
               1: PTAT enabled when LPF=2G, disabled when LPF=3G4G
               2: PTAT is disabled during DFTune
               3: PTAT is enabled during DFTune                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLL_RX_DFTUNE_CTRL2_UNION */
#define RF_PLL_RX_DFTUNE_CTRL2_ADDR                   (RF_BASE_ADDR + 0xD0)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL DFTune DAC value when calibration is disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_RX_DFTUNE_CTRL3_UNION */
#define RF_PLL_RX_DFTUNE_CTRL3_ADDR                   (RF_BASE_ADDR + 0xD1)

/* 寄存器说明：
 bit[15:14]  PLL KVCal Vtune Offset
              - this sets the center point for for high and low Vtune values for KV-Cal
              Offset voltage = 0.15V + 0.05V * code                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[13:12]  PLL KVCal Frequency Detector Count Length
              0: 32 sample clocks
              1: 64 sample clocks
              2: 128 sample clocks
              3: 256 sample clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[11:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 2G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLL_RX_KVCAL_CTRL1_UNION */
#define RF_PLL_RX_KVCAL_CTRL1_ADDR                    (RF_BASE_ADDR + 0xD2)

/* 寄存器说明：
 bit[15:12]  PLL KVCAL Vtune Delta
              - this value is the delta Vtune over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              delV = code * 0.1 volts for code = [1,15]; Code 0 is illegal and will default to 0.1V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[11:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 3G4G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_RX_KVCAL_CTRL2_UNION */
#define RF_PLL_RX_KVCAL_CTRL2_ADDR                    (RF_BASE_ADDR + 0xD3)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL KVCAL Coarse CAPDAC Value
               - This is the coarse CAPDAC value used during KV Calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:4]    PLL Default Varactor Correction code for VCO Core 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Default Varactor Correction code for VCO Core 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLL_RX_KVCAL_CTRL3_UNION */
#define RF_PLL_RX_KVCAL_CTRL3_ADDR                    (RF_BASE_ADDR + 0xD4)

/* 寄存器说明：
 bit[15]     Resistor Calibration Value Bypass
             0: Use hardware value for REXT calibration word
             1: Use RegMap value for REXT calibration word (pll_rx_rext_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[14:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   Resistor Calibration Override Value 
              - Only used when pll_rx_rext_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7]      RC-Pole Calibration Value Bypass
             0: Use hardware value for RC-Pole calibration word
             1: Use RegMap value for RC-Pole calibration word (pll_rx_rccal_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    RC-Pole Calibration Override Value 
              - Only used when pll_rx_rccal_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_PLL_RX_CAL_OVERRIDE_UNION */
#define RF_PLL_RX_CAL_OVERRIDE_ADDR                   (RF_BASE_ADDR + 0xD5)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1]      PLL N-divider Phase Alignment Enable
               - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
              0: Divide-by-2 initial state is un-controlled
              1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[0]      PLL N-divider Phase Alignment Level
               - this control is active only if xordiv2_phase_en is set to 1
               0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
               1: Phase detector divide-by-2 initial state will be 1 (if force is enabled)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLL_RX_ALIGN_CTRL_UNION */
#define RF_PLL_RX_ALIGN_CTRL_ADDR                     (RF_BASE_ADDR + 0xD6)

/* 寄存器说明：
 bit[15:14]  PLL Frequency Detector High Speed Counter Enable (SAM)
              0: Automatic mode; High-speed counter is enabled by sequencer
              1: Reserved
              2: High-speed counter is always off
              3: High-speed counter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[13:12]  PLL Frequency Detector High Speed Counter Reset (SAM)
              0: Automatic mode; High-speed counter is reset by the sequencer
              1: Reserved
              2: High-speed counter reset is always off
              3: High-speed counter reset is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    Frequency Detector Counter Offset Value (signed 2s-complment, S4.0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLL_RX_FDET_CTRL_UNION */
#define RF_PLL_RX_FDET_CTRL_ADDR                      (RF_BASE_ADDR + 0xD7)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL Buffer VREG Output Level (Alternate VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL Buffer VREG Output Level (Alternate VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    PLL Super Filter Current Level (Alternate VCO Core 1 value)
               - this value is applied to the VCO Super Filter when Core 1 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Super Filter Current Level (Alternate VCO Core 2 value)
               - this value is applied to the VCO Super Filter when Core 2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_PLL_RX_VREG_CONFIG3_UNION */
#define RF_PLL_RX_VREG_CONFIG3_ADDR                   (RF_BASE_ADDR + 0xD8)

/* 寄存器说明：
 bit[15:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 3G4G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLL_RX_KVCAL_CTRL4_UNION */
#define RF_PLL_RX_KVCAL_CTRL4_ADDR                    (RF_BASE_ADDR + 0xD9)

/* 寄存器说明：
   详      述：spare register 0
   UNION结构 ：无 */
#define RF_PLL_RX_SPARE0_REG_ADDR                     (RF_BASE_ADDR + 0xDF)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     PLL VCO Open Loop Test Enable
               - Should be mutually exclusive with the VTDac enable (avoid contention)
              0: Off, Tgate from reference voltage divider is open
              1: On, Tgate from reference voltage divider is closed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL VCO Open Loop Test Vref Select
              0: Vref is floating
              1: Vref tied to ground
              2: Vref tied to supply (divider LDO)
              3: Vref tied to supply/2 (divider LDO)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      Frequency Detector BIST Trigger (Self Clearing Bit)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:0]    Frequency Detector BIST Count Length
               - count = 2 ^ value for [0,10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_PLL_RX_BIST_UNION */
#define RF_PLL_RX_BIST_ADDR                           (RF_BASE_ADDR + 0xE0)

/* 寄存器说明：
 bit[15:12]  PLL Digital Test Mux Selection
               - this bit is set to the analog test mux: PLLRX==TEST_1, PLLRX==TEST_2
             select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                0   : Digital ground
                1   : Digital supply
                2   : Lock Flag
                3   : PFD Unlock Dectect Pulse
                4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                5   : PLL sequencer state change pulse
                6-F: Digital ground                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     VCO Block Level Test Mux Enable
                  0: VCO Test Mux is disabled
                  1: VCO Test Mux is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:8]   VCO Block level  Text Mux Output Selection
             
             select : PLL-RX                                PLL-RX 
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-i&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : GND_RXVCO                          GND_RXVCO            
                1   : GND_RXVCO                          GND_RXVCO
                2   : vdd2p2_txvcobuf                      vdd_2p2_int
                3   : GND_RXVCO                         GND_RXVCO
                4   : VDD2P85_RXVCO                  VDD_RXVCO_2P85      
                5   : GND_RXVCO                         GND_RXVCO
                6   : vreg_vco                                 vreg_vco
                7   : vreg_vcobuf                             vreg_buf                                                                                                                                                                                                                                                                                                                                                              
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      PLL Subsytem Test Mux Enable
               0: PLL test mux disabled
               1: PLL test mux enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    PLL Text Mux Output Selection
             
             select : mux output                  select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                0   : IPTAT                               8      : xor_test
                1   : IEXT                                 9      : vco_test_out (see VCO Block level test mux selection)
                2   : VDD1P8_PLL (misname)   A      : GND
                3   : PFD Unlock Detect            B      : GND
                4   : vreg_ctl                             C      : DSM clock
                5   : vreg_pfd                            D      : DSM clock /2 
                6   : vtune_buff                          E      : NDiv output
                7   : GND                                 F     :  NDiv output /2                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLL_RX_TEST_1_UNION */
#define RF_PLL_RX_TEST_1_ADDR                         (RF_BASE_ADDR + 0xE1)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Sequencer Trigger State
                - will create a pulse on the digital test mux when the selected state is entered
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_RX_CLOSED        12
               PLL_RX_LO_ON          3                  PLL_RX_STARTUP       13
               WAIT_DSM           4                  PLL_RX_SETTLE        14
               WAIT_VCO           5                  PLL_RX_LOCKED        15
               TEST_KVCAL         6                  PLL_RX_LO_OFF        16
               WAIT_KV            7                  PLL_RX_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                
 bit[7]      PLL FSM Stop Enable
              0 : Normal operation; sequencer will run to to completion
              1 : Debug mode; sequencer will stop in the state specified by the pll_rx_rsm_stop_en field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer Trigger State
              - specifies the state at which the state machine should stop if pll_rx_rsm_stop_en==1
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_RX_CLOSED        12
               PLL_RX_LO_ON          3                  PLL_RX_STARTUP       13
               WAIT_DSM           4                  PLL_RX_SETTLE        14
               WAIT_VCO           5                  PLL_RX_LOCKED        15
               TEST_KVCAL         6                  PLL_RX_LO_OFF        16
               WAIT_KV            7                  PLL_RX_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D             
   UNION结构:  RF_PLL_RX_TEST_2_UNION */
#define RF_PLL_RX_TEST_2_ADDR                         (RF_BASE_ADDR + 0xE2)

/* 寄存器说明：
   详      述：PLL Frequency Detector Counter
   UNION结构 ：无 */
#define RF_PLL_RX_FDET_COUNT_LSB_RD_ADDR              (RF_BASE_ADDR + 0xE8)

/* 寄存器说明：
 bit[15:2]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL Frequency Detector Counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLL_RX_FDET_COUNT_MSB_RD_UNION */
#define RF_PLL_RX_FDET_COUNT_MSB_RD_ADDR              (RF_BASE_ADDR + 0xE9)

/* 寄存器说明：
   详      述：PLL capDAC value computed during DFTune calibation
   UNION结构 ：无 */
#define RF_PLL_RX_CAPDAC_VAL_RD_ADDR                  (RF_BASE_ADDR + 0xEA)

/* 寄存器说明：
 bit[15:11]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9]      KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[8]      KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:4]    KV Calibration value computed for VCO Core 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:0]    KV Calibration value computed for VCO Core 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLL_RX_KVCAL_STATUS_RD_UNION */
#define RF_PLL_RX_KVCAL_STATUS_RD_ADDR                (RF_BASE_ADDR + 0xEB)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=Low
   UNION结构 ：无 */
#define RF_PLL_RX_KVCAL_NL1_RD_ADDR                   (RF_BASE_ADDR + 0xEC)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=High
   UNION结构 ：无 */
#define RF_PLL_RX_KVCAL_NH1_RD_ADDR                   (RF_BASE_ADDR + 0xED)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=Low
   UNION结构 ：无 */
#define RF_PLL_RX_KVCAL_NL2_RD_ADDR                   (RF_BASE_ADDR + 0xEE)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=High
   UNION结构 ：无 */
#define RF_PLL_RX_KVCAL_NH2_RD_ADDR                   (RF_BASE_ADDR + 0xEF)

/* 寄存器说明：
 bit[15]     Flag to indicate if a transient unlock event was detected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[14:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer State Readback
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_VCO           4                  PLL_SETTLE        14
               TEST_KVCAL         5                  PLL_LOCKED        15
               WAIT_KV            6                  PLL_LO_OFF        16
               STORE_KV           7                  PLL_SHUTDOWN      1F
               TEST_DFTUNE        8                 
               INIT_DFTUNE        9                  
               COARSE_DFTUNE      A                
               PAUSE_DFTUNE       B                  
               FINE_DFTUNE        C                  
               CAL_DONE           D                  
               CAL_CLEANUP        E
                                                                                             
   UNION结构:  RF_PLL_RX_RSM_STATE_RD_UNION */
#define RF_PLL_RX_RSM_STATE_RD_ADDR                   (RF_BASE_ADDR + 0xF0)





/*****************************************************************************
  3 枚举定义
*****************************************************************************/



/*****************************************************************************
  4 消息头定义
*****************************************************************************/


/*****************************************************************************
  5 消息定义
*****************************************************************************/



/*****************************************************************************
  6 STRUCT定义
*****************************************************************************/



/*****************************************************************************
  7 UNION定义
*****************************************************************************/

/***======================================================================***
                     (1/1) register_define_ulmod
 ***======================================================================***/
/*****************************************************************************
 结构名    : RF_TDD_CONFIG1_UNION
 结构说明  : TDD_CONFIG1 寄存器结构定义。地址偏移量:0x00，初值:0xFE28，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tdd_op_mode            : 3;  /* bit[0-2]  : TDD Operational Mode
                                                                      0 : Idle
                                                                      1 : TDD Datapath Standby
                                                                      2 : TX Datapath On
                                                                      3 : RX Datapath On
                                                                      4 : RX Calibration
                                                                      5 : TX Calibration
                                                                      6-7 : Reserved */
        unsigned short  tdd_rx_path_select     : 2;  /* bit[3-4]  : RX Datapath selection for TDD operation
                                                                     0 : Reserved
                                                                     1 : RX-A path selected
                                                                     2 : RX-B path selected
                                                                     3 : RX-A and RX-B paths are both selected */
        unsigned short  tdd_rx_agc_sync_bypass : 1;  /* bit[5]    : TDD-RX AGC and DCOC Synchronization Mode Bypass
                                                                     0: Synchronization Mode enabled - 
                                                                          AGC and DCOC value will be applied only after the rx_agc_sync_trig is written to 1
                                                                     1: Synchronization Mode disabled -
                                                                          AGC and DCOC values are applied immediately */
        unsigned short  tdd_if_config          : 4;  /* bit[6-9]  : TX &amp; RX Datapath Bandwidth Configuration
                                                                      0 : 2G 
                                                                      1 : Reserved : UNUSED  
                                                                      2 : TDSCDMA - Single Carrier
                                                                      3 : TDSCDMA - Dual Carrier
                                                                      4 : TDSCDMA - 3 Carrier
                                                                      5 : Reserved : UNUSED  
                                                                      6 : 4G - 1.4MHz
                                                                      7 : 4G - 3.0MHz
                                                                      8 : 4G - 5MHz
                                                                      9 : 4G - 10MHz
                                                                      A : 4G - 15MHz
                                                                      B : 4G - 20MHz
                                                                      C:  4G - 30 MHz
                                                                      D : 4G - 40 MHz
                                                                      E : RX DCOC Calibration
                                                                      F : TX Calibration */
        unsigned short  tdd_rxrf_lna_b_sel     : 3;  /* bit[10-12]: LNA Input Selection - Datapath-B
                                                                      0 : No LNA inputs Selected
                                                                      1 : LB1
                                                                      2 : LB2
                                                                      3 : No LNA inputs Selected
                                                                      4 : HB1
                                                                      5 : HB2
                                                                      6:  UHB1
                                                                      7:  UHB2 */
        unsigned short  tdd_rxrf_lna_a_sel     : 3;  /* bit[13-15]: LNA Input Selection - Datapath-A
                                                                      0 : No LNA inputs Selected
                                                                      1 : LB1      ( LO:Div4)
                                                                      2 : LB2       (LO:Div4)
                                                                      3 : LB3       (LO:Div4)
                                                                      4 : HB1       (LO:Div2)
                                                                      5 : HB2       (LO:Div2)
                                                                      6:  UHB1     (LO:Div2)
                                                                      7:  UHB2     (LO:Div2) */
    } reg;
} RF_TDD_CONFIG1_UNION;
#define RF_TDD_CONFIG1_tdd_op_mode_START             (0)
#define RF_TDD_CONFIG1_tdd_op_mode_END               (2)
#define RF_TDD_CONFIG1_tdd_rx_path_select_START      (3)
#define RF_TDD_CONFIG1_tdd_rx_path_select_END        (4)
#define RF_TDD_CONFIG1_tdd_rx_agc_sync_bypass_START  (5)
#define RF_TDD_CONFIG1_tdd_rx_agc_sync_bypass_END    (5)
#define RF_TDD_CONFIG1_tdd_if_config_START           (6)
#define RF_TDD_CONFIG1_tdd_if_config_END             (9)
#define RF_TDD_CONFIG1_tdd_rxrf_lna_b_sel_START      (10)
#define RF_TDD_CONFIG1_tdd_rxrf_lna_b_sel_END        (12)
#define RF_TDD_CONFIG1_tdd_rxrf_lna_a_sel_START      (13)
#define RF_TDD_CONFIG1_tdd_rxrf_lna_a_sel_END        (15)


/*****************************************************************************
 结构名    : RF_TDD_CONFIG2_UNION
 结构说明  : TDD_CONFIG2 寄存器结构定义。地址偏移量:0x01，初值:0xE000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved            : 13; /* bit[0-12] : reserved */
        unsigned short  tdd_txrf_output_sel : 3;  /* bit[13-15]: TX RF Output Port Selection.
                                                                  0 : TXRF - LB1    (LO:Div4)
                                                                  1 : TXRF - LB2    (LO:Div4)
                                                                  2 : TXRF - LB3    (LO:Div4)
                                                                  3 : TXRF - HB1    (LO:Div2)
                                                                  4 : TXRF - HB2    (LO:Div2)
                                                                  5 : TXRF - HB3    (LO:Div2)
                                                                  6 : TXRF - UHB1   (LO:Div2)
                                                                  7 : TXRF - UHB2   (LO:Div2) */
    } reg;
} RF_TDD_CONFIG2_UNION;
#define RF_TDD_CONFIG2_tdd_txrf_output_sel_START  (13)
#define RF_TDD_CONFIG2_tdd_txrf_output_sel_END    (15)


/*****************************************************************************
 结构名    : RF_FDD_TX_CONFIG_UNION
 结构说明  : FDD_TX_CONFIG 寄存器结构定义。地址偏移量:0x02，初值:0x0200，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  fdd_tx_op_mode      : 2;  /* bit[0-1]  : TX Operational Mode
                                                                   0 : Idle
                                                                   1 : TX Datapath Standby
                                                                   2 : CAL Mode
                                                                   3 : TX Datapath On */
        unsigned short  reserved_0          : 4;  /* bit[2-5]  : reserved */
        unsigned short  fdd_txif_config     : 4;  /* bit[6-9]  : TX Datapath Bandwidth Configuration
                                                                   0 : 2G (BW = 0.407 MHz)
                                                                   1 : Reserved- Unused
                                                                   2 : 3G - Single Carrier (BW = 3.25 MHz)
                                                                   3 : 3G - Dual Carrier (BW = 7.22 MHz)
                                                                   4 :Reserved - Unused
                                                                   5: Reserved - Unused
                                                                   6 : 4G - 1.4MHz (BW = 3.25 MHz)
                                                                   7 : 4G - 3.0MHz (BW = 3.25 MHz)
                                                                   8 : 4G - 5MHz (BW = 6.93 MHz)
                                                                   9 : 4G - 10MHz (BW = 6.93 MHz)
                                                                   A : 4G - 15MHz (BW = 9.75 MHz)
                                                                   B : 4G - 20MHz (BW = 11.2 MHz)
                                                                   C : 4G - 30MHz (BW = 25.5 MHz)
                                                                   D : 4G - 40MHz (BW = 25.5 MHz)
                                                                   E : Reserved
                                                                   F : TX Calibration (BW = 25.5 MHz) */
        unsigned short  reserved_1          : 3;  /* bit[10-12]: reserved */
        unsigned short  fdd_txrf_output_sel : 3;  /* bit[13-15]: TX RF Output Port Selection.
                                                                  0 : TXRF - LB1    (LO:Div4)
                                                                  1 : TXRF - LB2    (LO:Div4)
                                                                  2 : TXRF - LB3    (LO:Div4)
                                                                  3 : TXRF - HB1    (LO:Div2)
                                                                  4 : TXRF - HB2    (LO:Div2)
                                                                  5 : TXRF - HB3    (LO:Div2)
                                                                  6 : TXRF - UHB1   (LO:Div2)
                                                                  7 : TXRF - UHB2   (LO:Div2) */
    } reg;
} RF_FDD_TX_CONFIG_UNION;
#define RF_FDD_TX_CONFIG_fdd_tx_op_mode_START       (0)
#define RF_FDD_TX_CONFIG_fdd_tx_op_mode_END         (1)
#define RF_FDD_TX_CONFIG_fdd_txif_config_START      (6)
#define RF_FDD_TX_CONFIG_fdd_txif_config_END        (9)
#define RF_FDD_TX_CONFIG_fdd_txrf_output_sel_START  (13)
#define RF_FDD_TX_CONFIG_fdd_txrf_output_sel_END    (15)


/*****************************************************************************
 结构名    : RF_TX_AGC_UNION
 结构说明  : TX_AGC 寄存器结构定义。地址偏移量:0x03，初值:0x01CB，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_ibias2_adj : 4;  /* bit[0-3]  : Tx RF VGA common source amplifier (x1) bias current adjustment.
                                                             Idd = 5.5mA + (code * 0.75mA) */
        unsigned short  txrf_gain       : 4;  /* bit[4-7]  : TX RF signal path gain control 
                                                              - the gain value is dependent on the band of operation &amp; bias current setting
                                                             txrf_gain = F( operating_band,  ibias ) */
        unsigned short  txif_gain       : 5;  /* bit[8-12] : TX baseband attenuation Control
                                                             Gain = 7dB - (1dB * code), for values 0-10d
                                                             11-31d : Reserved (do not use) */
        unsigned short  reserved        : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_TX_AGC_UNION;
#define RF_TX_AGC_txrf_ibias2_adj_START  (0)
#define RF_TX_AGC_txrf_ibias2_adj_END    (3)
#define RF_TX_AGC_txrf_gain_START        (4)
#define RF_TX_AGC_txrf_gain_END          (7)
#define RF_TX_AGC_txif_gain_START        (8)
#define RF_TX_AGC_txif_gain_END          (12)


/*****************************************************************************
 结构名    : RF_FDD_RX_CONFIG_UNION
 结构说明  : FDD_RX_CONFIG 寄存器结构定义。地址偏移量:0x04，初值:0xFE28，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  fdd_rx_op_mode         : 2;  /* bit[0-1]  : RX Operational Mode
                                                                      0 : Idle
                                                                      1 : RX Datapath Standby
                                                                      2 : CAL Mode
                                                                      3 : RX Datapath On */
        unsigned short  reserved               : 1;  /* bit[2]    : reserved */
        unsigned short  fdd_rx_path_select     : 2;  /* bit[3-4]  : RX Datapath selection for FDD operation
                                                                     0 : Reserved
                                                                     1 : RX-A (main) path selected
                                                                     2 : RX-B (diversity) path selected
                                                                     3 : RX-A (main) and RX-B (diversity) paths are both selected */
        unsigned short  fdd_rx_agc_sync_bypass : 1;  /* bit[5]    : FDD-RX AGC and DCOC Synchronization Mode Bypass
                                                                     0: Synchronization Mode enabled - 
                                                                          AGC and DCOC value will be applied only after the rx_agc_sync_trig is written to 1
                                                                     1: Synchronization Mode disabled -
                                                                          AGC and DCOC values are applied immediately */
        unsigned short  fdd_rxif_config        : 4;  /* bit[6-9]  : RFX Datapath Bandwidth Configuration
                                                                      0 : 2G
                                                                      1 : 2G Monitoring
                                                                      2 : 3G - Single Carrier, 
                                                                      3 : 3G - Dual Carrier, 
                                                                      4 : 3G - 3 Carrier,
                                                                      5:  3G - 4 Carrier,
                                                                      6 : 4G - 1.4MHz
                                                                      7 : 4G - 3.0MHz
                                                                      8 : 4G - 5MHz
                                                                      9 : 4G - 10MHz
                                                                      A : 4G - 15MHz
                                                                      B : 4G - 20MHz
                                                                      C : 4G - 30MHz
                                                                      D : 4G - 40MHz
                                                                      E : RX DCOC Calibration
                                                                      F : Reserved - Unused */
        unsigned short  fdd_rxrf_lna_b_sel     : 3;  /* bit[10-12]: LNA Input Selection - Datapath-B
                                                                      0 : No LNA inputs Selected
                                                                      1 : LB1
                                                                      2 : LB2
                                                                      3 : No LNA inputs Selected
                                                                      4 : HB1
                                                                      5 : HB2
                                                                      6:  UHB1
                                                                      7:  UHB2 */
        unsigned short  fdd_rxrf_lna_a_sel     : 3;  /* bit[13-15]: LNA Input Selection - Datapath-A
                                                                      0 : No LNA inputs Selected
                                                                      1 : LB1       ( LO:Div4)
                                                                      2 : LB2       (LO:Div4)
                                                                      3 : LB3       (LO:Div4)
                                                                      4 : HB1       (LO:Div2)
                                                                      5 : HB2       (LO:Div2)
                                                                      6:  UHB1     (LO:Div2)
                                                                      7:  UHB2     (LO:Div2) */
    } reg;
} RF_FDD_RX_CONFIG_UNION;
#define RF_FDD_RX_CONFIG_fdd_rx_op_mode_START          (0)
#define RF_FDD_RX_CONFIG_fdd_rx_op_mode_END            (1)
#define RF_FDD_RX_CONFIG_fdd_rx_path_select_START      (3)
#define RF_FDD_RX_CONFIG_fdd_rx_path_select_END        (4)
#define RF_FDD_RX_CONFIG_fdd_rx_agc_sync_bypass_START  (5)
#define RF_FDD_RX_CONFIG_fdd_rx_agc_sync_bypass_END    (5)
#define RF_FDD_RX_CONFIG_fdd_rxif_config_START         (6)
#define RF_FDD_RX_CONFIG_fdd_rxif_config_END           (9)
#define RF_FDD_RX_CONFIG_fdd_rxrf_lna_b_sel_START      (10)
#define RF_FDD_RX_CONFIG_fdd_rxrf_lna_b_sel_END        (12)
#define RF_FDD_RX_CONFIG_fdd_rxrf_lna_a_sel_START      (13)
#define RF_FDD_RX_CONFIG_fdd_rxrf_lna_a_sel_END        (15)


/*****************************************************************************
 结构名    : RF_RX_A_AGC_UNION
 结构说明  : RX_A_AGC 寄存器结构定义。地址偏移量:0x05，初值:0x0006，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_vga_a_gain : 4;  /* bit[0-3] : VGA  gain control (A path)
                                                            0: 15 dB  
                                                            1: 13 dB  
                                                            2: 11 dB  
                                                            3:  9 dB 
                                                            4:  7 dB
                                                            5:  5 dB
                                                            6:  3 dB
                                                            7:  1 dB
                                                            8:  -1 dB
                                                            9:  -3 dB
                                                            A: -5 dB
                                                            B: -7 dB
                                                            C: -9 dB
                                                            D: -11 dB
                                                            E: -13 dB
                                                            F: -15 dB */
        unsigned short  rxrf_a_gain     : 3;  /* bit[4-6] : Select RXRF path gain (A path) via index into lookup table. 
                                                              - These gain values are programmable using registers 32h to 35h). The valuse given below are power ON default values only and are subject to change.
                                                            0: 47 dB
                                                            1: 44 dB
                                                            2: 41 dB
                                                            3: 35 dB
                                                            4: 29 dB
                                                            5: 23 dB
                                                            6: 17 dB
                                                            7: 5  dB */
        unsigned short  reserved        : 9;  /* bit[7-15]: reserved */
    } reg;
} RF_RX_A_AGC_UNION;
#define RF_RX_A_AGC_rxif_vga_a_gain_START  (0)
#define RF_RX_A_AGC_rxif_vga_a_gain_END    (3)
#define RF_RX_A_AGC_rxrf_a_gain_START      (4)
#define RF_RX_A_AGC_rxrf_a_gain_END        (6)


/*****************************************************************************
 结构名    : RF_RX_B_AGC_UNION
 结构说明  : RX_B_AGC 寄存器结构定义。地址偏移量:0x06，初值:0x0006，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_vga_b_gain : 4;  /* bit[0-3] : VGA  gain control (B path)
                                                            0: 15 dB  
                                                            1: 13 dB  
                                                            2: 11 dB  
                                                            3:  9 dB 
                                                            4:  7 dB
                                                            5:  5 dB
                                                            6:  3 dB
                                                            7:  1 dB
                                                            8:  -1 dB
                                                            9:  -3 dB
                                                            A: -5 dB
                                                            B: -7 dB
                                                            C: -9 dB
                                                            D: -11 dB
                                                            E: -13 dB
                                                            F: -15 Db */
        unsigned short  rxrf_b_gain     : 3;  /* bit[4-6] : Select RXRF path gain (B path) via index into lookup table. 
                                                             -These gain values are programmable using registers 32h to 35h). The valuse given below are power ON default values only and are subject to change.
                                                            0: 47 dB
                                                            1: 44 dB
                                                            2: 41 dB
                                                            3: 35 dB
                                                            4: 29 dB
                                                            5: 23 dB
                                                            6: 17 dB
                                                            7: 5  dB */
        unsigned short  reserved        : 9;  /* bit[7-15]: reserved */
    } reg;
} RF_RX_B_AGC_UNION;
#define RF_RX_B_AGC_rxif_vga_b_gain_START  (0)
#define RF_RX_B_AGC_rxif_vga_b_gain_END    (3)
#define RF_RX_B_AGC_rxrf_b_gain_START      (4)
#define RF_RX_B_AGC_rxrf_b_gain_END        (6)


/*****************************************************************************
 结构名    : RF_RX_A_DCOC_VALUE_UNION
 结构说明  : RX_A_DCOC_VALUE 寄存器结构定义。地址偏移量:0x07，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_dcoc_ai_adj : 8;  /* bit[0-7] : DCOC-A I Channel Correction Value
                                                               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                              
                                                               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
        unsigned short  rxif_dcoc_aq_adj : 8;  /* bit[8-15]: DCOC-A Q Channel Correction Value
                                                               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
    } reg;
} RF_RX_A_DCOC_VALUE_UNION;
#define RF_RX_A_DCOC_VALUE_rxif_dcoc_ai_adj_START  (0)
#define RF_RX_A_DCOC_VALUE_rxif_dcoc_ai_adj_END    (7)
#define RF_RX_A_DCOC_VALUE_rxif_dcoc_aq_adj_START  (8)
#define RF_RX_A_DCOC_VALUE_rxif_dcoc_aq_adj_END    (15)


/*****************************************************************************
 结构名    : RF_RX_B_DCOC_VALUE_UNION
 结构说明  : RX_B_DCOC_VALUE 寄存器结构定义。地址偏移量:0x08，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_dcoc_bi_adj : 8;  /* bit[0-7] : DCOC-B I Channel Correction Value
                                                               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                             
                                                               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
        unsigned short  rxif_dcoc_bq_adj : 8;  /* bit[8-15]: DCOC-B Q Channel Correction Value
                                                               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
    } reg;
} RF_RX_B_DCOC_VALUE_UNION;
#define RF_RX_B_DCOC_VALUE_rxif_dcoc_bi_adj_START  (0)
#define RF_RX_B_DCOC_VALUE_rxif_dcoc_bi_adj_END    (7)
#define RF_RX_B_DCOC_VALUE_rxif_dcoc_bq_adj_START  (8)
#define RF_RX_B_DCOC_VALUE_rxif_dcoc_bq_adj_END    (15)


/*****************************************************************************
 结构名    : RF_RX_IIP2_CAL_CTRL_UNION
 结构说明  : RX_IIP2_CAL_CTRL 寄存器结构定义。地址偏移量:0x09，初值:0xA000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0        : 13; /* bit[0-12]: reserved */
        unsigned short  rxrf_iip2cal_b_en : 1;  /* bit[13]  : IIP2 Correction Enable for RX Diversity path
                                                               0: IIP2 correction is disabled; No adjustment voltage is applied (V=0)
                                                               1: IIP2 correction is enabled with the calibration code specified in iip2cal_lo_dvty fields */
        unsigned short  reserved_1        : 1;  /* bit[14]  : reserved */
        unsigned short  rxrf_iip2cal_a_en : 1;  /* bit[15]  : IIP2 Correction Enable for RX Main path
                                                               0: IIP2 correction is disabled; No adjustment voltage is applied (V=0)
                                                               1: IIP2 correction is enabled with the calibration code specified in iip2cal_lo_main fields */
    } reg;
} RF_RX_IIP2_CAL_CTRL_UNION;
#define RF_RX_IIP2_CAL_CTRL_rxrf_iip2cal_b_en_START  (13)
#define RF_RX_IIP2_CAL_CTRL_rxrf_iip2cal_b_en_END    (13)
#define RF_RX_IIP2_CAL_CTRL_rxrf_iip2cal_a_en_START  (15)
#define RF_RX_IIP2_CAL_CTRL_rxrf_iip2cal_a_en_END    (15)


/*****************************************************************************
 结构名    : RF_RX_AGC_DCOC_SYNC_UNION
 结构说明  : RX_AGC_DCOC_SYNC 寄存器结构定义。地址偏移量:0x0A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved         : 15; /* bit[0-14]: reserved */
        unsigned short  rx_agc_sync_trig : 1;  /* bit[15]  : Self Clearing Bit. RX AGC and DCOC Synchronization Trigger
                                                               - Trigger to force the AGC/DCOC values to be moved from shadow registers to datapath control outputs
                                                               - This bit is active only if the fdd_rx_agc_sync_bypass==0 or the tdd_rx_agc_sync_bypass==0
                                                              0: Trigger is not active;
                                                              1: Trigger is active; the RFIC will self-clear this bit after one reference clock cycle if written to a 1 */
    } reg;
} RF_RX_AGC_DCOC_SYNC_UNION;
#define RF_RX_AGC_DCOC_SYNC_rx_agc_sync_trig_START  (15)
#define RF_RX_AGC_DCOC_SYNC_rx_agc_sync_trig_END    (15)


/*****************************************************************************
 结构名    : RF_DCXO_ADJ_UNION
 结构说明  : DCXO_ADJ 寄存器结构定义。地址偏移量:0x0B，初值:0x0D00，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  xo_cvar_adj : 4;  /* bit[0-3]  : XO Frequency Trim Capactior
                                                          -  frequency trim to account for C2 capacitor matrix
                                                           cvar = (0.2 * code + 3.8) pF */
        unsigned short  xo_cfix_adj : 6;  /* bit[4-9]  : XO Frequency Trim Capacitor
                                                           - frequency trim to account for bond and other parasitic capacitance
                                                         cfix = (0.15 * code + 2) pF */
        unsigned short  xo_i_adj    : 3;  /* bit[10-12]: XO Core Oscillator Trim Current
                                                           - used to adjust the oscillator startup time
                                                           - table below is for 19.2 MHz mode.  4x for 38.4 MHz mode.
                                                           0: 280uA
                                                           1: 240uA
                                                           2: 200uA
                                                           3: 160uA
                                                           4: 120uA
                                                           5: 80uA
                                                           6: 40uA
                                                           7: 0 */
        unsigned short  reserved    : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_DCXO_ADJ_UNION;
#define RF_DCXO_ADJ_xo_cvar_adj_START  (0)
#define RF_DCXO_ADJ_xo_cvar_adj_END    (3)
#define RF_DCXO_ADJ_xo_cfix_adj_START  (4)
#define RF_DCXO_ADJ_xo_cfix_adj_END    (9)
#define RF_DCXO_ADJ_xo_i_adj_START     (10)
#define RF_DCXO_ADJ_xo_i_adj_END       (12)


/*****************************************************************************
 结构名    : RF_RX_A_IIP2_CAL_UNION
 结构说明  : RX_A_IIP2_CAL 寄存器结构定义。地址偏移量:0x10，初值:0x4040，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_iip2cal_aq_adj  : 6;  /* bit[0-5] : IIP2 correction for LO Q path of the A-path Receiver (Main). ΔV =  (61mV* IP2_cal_code[5:0])/63 */
        unsigned short  rxrf_iip2cal_aq_sign : 1;  /* bit[6]   : IP2 Correction voltage Sign.
                                                                 0 : Negative correction Voltage
                                                                 1 : Positive correction Voltage */
        unsigned short  reserved_0           : 1;  /* bit[7]   : reserved */
        unsigned short  rxrf_iip2cal_ai_adj  : 6;  /* bit[8-13]: IIP2 correction for LO I path of the A-path Receiver (Main) ΔV =  (61mV* IP2_cal_code[5:0])/63 */
        unsigned short  rxrf_iip2cal_ai_sign : 1;  /* bit[14]  : IP2 Correction voltage Sign.
                                                                 0 : Negative correction Voltage
                                                                 1 : Positive correction Voltage */
        unsigned short  reserved_1           : 1;  /* bit[15]  : reserved */
    } reg;
} RF_RX_A_IIP2_CAL_UNION;
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_aq_adj_START   (0)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_aq_adj_END     (5)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_aq_sign_START  (6)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_aq_sign_END    (6)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_ai_adj_START   (8)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_ai_adj_END     (13)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_ai_sign_START  (14)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_ai_sign_END    (14)


/*****************************************************************************
 结构名    : RF_RX_B_IIP2_CAL_UNION
 结构说明  : RX_B_IIP2_CAL 寄存器结构定义。地址偏移量:0x11，初值:0x4040，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_iip2cal_bq_adj  : 6;  /* bit[0-5] : IIP2 correction for LO Q path of the B-path Receiver (Dvty) ΔV =  (61mV* IP2_cal_code[5:0])/63 */
        unsigned short  rxrf_iip2cal_bq_sign : 1;  /* bit[6]   : IP2 Correction voltage Sign.
                                                                 0 : Negative correction Voltage
                                                                 1 : Positive correction Voltage */
        unsigned short  reserved_0           : 1;  /* bit[7]   : reserved */
        unsigned short  rxrf_iip2cal_bi_adj  : 6;  /* bit[8-13]: IIP2 correction for LO I path of the B-path Receiver (Dvty) ΔV =  (61mV* IP2_cal_code[5:0])/63 */
        unsigned short  rxrf_iip2cal_bi_sign : 1;  /* bit[14]  : IP2 Correction voltage Sign.
                                                                 0 : Negative correction Voltage
                                                                 1 : Positive correction Voltage */
        unsigned short  reserved_1           : 1;  /* bit[15]  : reserved */
    } reg;
} RF_RX_B_IIP2_CAL_UNION;
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bq_adj_START   (0)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bq_adj_END     (5)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bq_sign_START  (6)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bq_sign_END    (6)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bi_adj_START   (8)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bi_adj_END     (13)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bi_sign_START  (14)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_bi_sign_END    (14)


/*****************************************************************************
 结构名    : RF_TX_FEEDBACK_CONTROL_UNION
 结构说明  : TX_FEEDBACK_CONTROL 寄存器结构定义。地址偏移量:0x12，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txfb_rms_vdcout_adj  : 5;  /* bit[0-4]  : Output DC offset adjustment:
                                                                    Codes 0 - 20: 45 mV * code
                                                                    Codes 21 - 31: -45 mV * (31-code) */
        unsigned short  txfb_rms_tcomp_adj   : 4;  /* bit[5-8]  : Temperature compensation weights */
        unsigned short  txfb_rms_rfatten_sel : 1;  /* bit[9]    : TX Feedback RMS RF Attenuation Value
                                                                  1: 9 dB attenuation
                                                                  0: 5 dB attenuation */
        unsigned short  txfb_rms_rf_en       : 1;  /* bit[10]   : TX Feedback RMS RF Input Enable
                                                                  1: Power detector core is connected to the RF attenuator
                                                                  0: Power detector core is disconnected from the RF attenuator */
        unsigned short  txfb_rms_en          : 1;  /* bit[11]   : Power detector enable.
                                                                    1: Enabled
                                                                    0: Disabled */
        unsigned short  txfb_rms_gain_adj    : 3;  /* bit[12-14]: Changes gain from 12 dB to 26 dB, using 2dB steps (12 + (2*code) dB). */
        unsigned short  reserved             : 1;  /* bit[15]   : reserved */
    } reg;
} RF_TX_FEEDBACK_CONTROL_UNION;
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_vdcout_adj_START   (0)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_vdcout_adj_END     (4)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_tcomp_adj_START    (5)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_tcomp_adj_END      (8)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_rfatten_sel_START  (9)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_rfatten_sel_END    (9)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_rf_en_START        (10)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_rf_en_END          (10)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_en_START           (11)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_en_END             (11)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_gain_adj_START     (12)
#define RF_TX_FEEDBACK_CONTROL_txfb_rms_gain_adj_END       (14)


/*****************************************************************************
 结构名    : RF_OPERATING_BANDGROUP_UNION
 结构说明  : OPERATING_BANDGROUP 寄存器结构定义。地址偏移量:0x14，初值:0x0001，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tcvr_operating_band : 6;  /* bit[0-5] : Operating Frequency Band
                                                                  - Illegal bands are ignored e.g. Band 29. 
                                                                  - Programming an illegal band value maintains previously selected band
                                                                Value  Band 
                                                                1d        1
                                                                2d        2
                                                                3d        3
                                                                . . . . . . . . .
                                                                38d      38
                                                                39d      39
                                                                40d      40
                                                                41d      41
                                                                ...........
                                                                60d      60
                                                                61d      61  (Media FLO custom band)
                                                                62d      62  (China 1.4GHz custom TDD band)
                                                                63d      63  (Softbank custom band) */
        unsigned short  reserved            : 10; /* bit[6-15]: reserved */
    } reg;
} RF_OPERATING_BANDGROUP_UNION;
#define RF_OPERATING_BANDGROUP_tcvr_operating_band_START  (0)
#define RF_OPERATING_BANDGROUP_tcvr_operating_band_END    (5)


/*****************************************************************************
 结构名    : RF_XO_AFC_CTL_UNION
 结构说明  : XO_AFC_CTL 寄存器结构定义。地址偏移量:0x15，初值:0x2000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  xo_afc   : 14; /* bit[0-13] : Automatic frequency Control word. 
                                                      8 MSB for coarse cap bank
                                                      6 LSB for SDM fractional control) */
        unsigned short  reserved : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_XO_AFC_CTL_UNION;
#define RF_XO_AFC_CTL_xo_afc_START    (0)
#define RF_XO_AFC_CTL_xo_afc_END      (13)


/*****************************************************************************
 结构名    : RF_TX_LUT_CTRL1_UNION
 结构说明  : TX_LUT_CTRL1 寄存器结构定义。地址偏移量:0x17，初值:0x2244，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_ctune_sec_adj             : 3;  /* bit[0-2]  : TX balun tuning bits. Secondary side capacitor tuning (LUTOverride)
                                                                              - this control is active only in debug mode when txrf_ctune_sec_lut_bypass is set
                                                                            0-3 : tuned high
                                                                            4   : nominal
                                                                            5-7 : tuned low */
        unsigned short  txrf_ctune_sec_adj_lut_bypass  : 1;  /* bit[3]    : TX Balun Tune Secondary (LUTBypass) */
        unsigned short  txrf_ctune_prim_adj            : 3;  /* bit[4-6]  : TX balun tuning bits. Primary side capacitor tuning (LUTOverride)
                                                                              - this control is active only in debug mode when txrf_ctune_prim_lut_bypass is set
                                                                            0-3 : tuned high
                                                                            4   : nominal
                                                                            5-7 : tuned low */
        unsigned short  txrf_ctune_prim_adj_lut_bypass : 1;  /* bit[7]    : TX Balun Tune Primary (LUTBypass) */
        unsigned short  fdd_txif_bw                    : 3;  /* bit[8-10] : Baseband RCF filter bandwidth &amp; RCF Buffer pole settings - 3dB corner frequency for TDD (LUTOverride)
                                                                             - This field is active only when fdd_txif_bw_lut_bypass is asserted, otherwise internal sequencer controls the BW
                                                                            0: 407 kHz (2G)
                                                                            1: 407 kHz (2G)
                                                                            2: 3.25 MHz (WCDMA-SC, LTE 1.4, LTE 3.0, TDS-SC, TDS-DC, TDS-3C)
                                                                            3: 6.93 MHz (LTE 5, LTE 10)
                                                                            4: 7.22 MHz (WCDMA-DC)
                                                                            5: 9.75 MHz (LTE 15)
                                                                            6: 11.2 MHz (LTE 20)
                                                                            7: 25.5 MHz (LTE 30, LTE 40) */
        unsigned short  fdd_txif_bw_lut_bypass         : 1;  /* bit[11]   : Baseband TXIF Filter for FDD (LUTBypass) */
        unsigned short  tdd_txif_bw                    : 3;  /* bit[12-14]: Baseband RCF filter bandwidth &amp; RCF Buffer pole settings - 3dB corner frequency for TDD (LUTOverride)
                                                                             - This field is active only when tdd_txif_bw_lut_bypass is asserted, otherwise internal sequencer controls the BW
                                                                            0: 407 kHz (2G)
                                                                            1: 407 kHz (2G)
                                                                            2: 3.25 MHz (WCDMA-SC, LTE 1.4, LTE 3.0, TDS-SC, TDS-DC, TDS-3C)
                                                                            3: 6.93 MHz (LTE 5, LTE 10)
                                                                            4: 7.22 MHz (WCDMA-DC)
                                                                            5: 9.75 MHz (LTE 15)
                                                                            6: 11.2 MHz (LTE 20)
                                                                            7: 25.5 MHz (LTE 30, LTE 40) */
        unsigned short  tdd_txif_bw_lut_bypass         : 1;  /* bit[15]   : Baseband TXIF Filter for TDD (LUTBypass) */
    } reg;
} RF_TX_LUT_CTRL1_UNION;
#define RF_TX_LUT_CTRL1_txrf_ctune_sec_adj_START              (0)
#define RF_TX_LUT_CTRL1_txrf_ctune_sec_adj_END                (2)
#define RF_TX_LUT_CTRL1_txrf_ctune_sec_adj_lut_bypass_START   (3)
#define RF_TX_LUT_CTRL1_txrf_ctune_sec_adj_lut_bypass_END     (3)
#define RF_TX_LUT_CTRL1_txrf_ctune_prim_adj_START             (4)
#define RF_TX_LUT_CTRL1_txrf_ctune_prim_adj_END               (6)
#define RF_TX_LUT_CTRL1_txrf_ctune_prim_adj_lut_bypass_START  (7)
#define RF_TX_LUT_CTRL1_txrf_ctune_prim_adj_lut_bypass_END    (7)
#define RF_TX_LUT_CTRL1_fdd_txif_bw_START                     (8)
#define RF_TX_LUT_CTRL1_fdd_txif_bw_END                       (10)
#define RF_TX_LUT_CTRL1_fdd_txif_bw_lut_bypass_START          (11)
#define RF_TX_LUT_CTRL1_fdd_txif_bw_lut_bypass_END            (11)
#define RF_TX_LUT_CTRL1_tdd_txif_bw_START                     (12)
#define RF_TX_LUT_CTRL1_tdd_txif_bw_END                       (14)
#define RF_TX_LUT_CTRL1_tdd_txif_bw_lut_bypass_START          (15)
#define RF_TX_LUT_CTRL1_tdd_txif_bw_lut_bypass_END            (15)


/*****************************************************************************
 结构名    : RF_TX_LUT_CTRL2_UNION
 结构说明  : TX_LUT_CTRL2 寄存器结构定义。地址偏移量:0x18，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txif_out_stage_adj            : 5;  /* bit[0-4]  : Baseband TXIF output stage adjustment (LUTOverride) */
        unsigned short  txif_out_stage_adj_lut_bypass : 1;  /* bit[5]    : Baseband TXIF output stage adjustment (LUTBypass) */
        unsigned short  txif_cpp_adj                  : 5;  /* bit[6-10] : Baseband TXIF filter Cpp adjustment (LUTOverride) */
        unsigned short  txif_cpp_adj_lut_bypass       : 1;  /* bit[11]   : Baseband TXIF filter Cpp adjustment (LUTBypass) */
        unsigned short  txif_rpp_adj                  : 3;  /* bit[12-14]: Baseband TXIF filter Rpp adjustment (LUTOverride) */
        unsigned short  txif_rpp_adj_lut_bypass       : 1;  /* bit[15]   : Baseband TXIF filter Rpp adjustment (LUTBypass) */
    } reg;
} RF_TX_LUT_CTRL2_UNION;
#define RF_TX_LUT_CTRL2_txif_out_stage_adj_START             (0)
#define RF_TX_LUT_CTRL2_txif_out_stage_adj_END               (4)
#define RF_TX_LUT_CTRL2_txif_out_stage_adj_lut_bypass_START  (5)
#define RF_TX_LUT_CTRL2_txif_out_stage_adj_lut_bypass_END    (5)
#define RF_TX_LUT_CTRL2_txif_cpp_adj_START                   (6)
#define RF_TX_LUT_CTRL2_txif_cpp_adj_END                     (10)
#define RF_TX_LUT_CTRL2_txif_cpp_adj_lut_bypass_START        (11)
#define RF_TX_LUT_CTRL2_txif_cpp_adj_lut_bypass_END          (11)
#define RF_TX_LUT_CTRL2_txif_rpp_adj_START                   (12)
#define RF_TX_LUT_CTRL2_txif_rpp_adj_END                     (14)
#define RF_TX_LUT_CTRL2_txif_rpp_adj_lut_bypass_START        (15)
#define RF_TX_LUT_CTRL2_txif_rpp_adj_lut_bypass_END          (15)


/*****************************************************************************
 结构名    : RF_TX_LUT_CTRL3_UNION
 结构说明  : TX_LUT_CTRL3 寄存器结构定义。地址偏移量:0x19，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txif_diff_pair_adj            : 3;  /* bit[0-2] : Baseband TXIF differential pair adjustment (LUTOverride) */
        unsigned short  txif_diff_pair_adj_lut_bypass : 1;  /* bit[3]   : Baseband TXIF differential pair adjustment (LUTBypass) */
        unsigned short  reserved                      : 12; /* bit[4-15]: reserved */
    } reg;
} RF_TX_LUT_CTRL3_UNION;
#define RF_TX_LUT_CTRL3_txif_diff_pair_adj_START             (0)
#define RF_TX_LUT_CTRL3_txif_diff_pair_adj_END               (2)
#define RF_TX_LUT_CTRL3_txif_diff_pair_adj_lut_bypass_START  (3)
#define RF_TX_LUT_CTRL3_txif_diff_pair_adj_lut_bypass_END    (3)


/*****************************************************************************
 结构名    : RF_RX_LUT_CTRL1_UNION
 结构说明  : RX_LUT_CTRL1 寄存器结构定义。地址偏移量:0x1A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_b_tune            : 3;  /* bit[0-2]  : RX-B LNA Capacitor value for Frequency Tuning (LUTOverride) */
        unsigned short  rxrf_lna_b_tune_lut_bypass : 1;  /* bit[3]    : RX-B LNA Capacitor value for Frequency Tuning (LUTBypass) */
        unsigned short  rxrf_lna_a_tune            : 3;  /* bit[4-6]  : RX-A LNA Capacitor value for Frequency Tuning (LUTOverride) */
        unsigned short  rxrf_lna_a_tune_lut_bypass : 1;  /* bit[7]    : RX-A LNA Capacitor value for Frequency Tuning (LUTBypass) */
        unsigned short  fdd_rxif_tlf_bw            : 2;  /* bit[8-9]  : RXRF TLF Pole for FDD (LUTOverride) */
        unsigned short  fdd_rxif_tlf_bw_lut_bypass : 1;  /* bit[10]   : RXRF TLF Pole for FDD (LUTBypass) */
        unsigned short  reserved_0                 : 1;  /* bit[11]   : reserved */
        unsigned short  tdd_rxif_tlf_bw            : 2;  /* bit[12-13]: RXRF TLF Pole for TDD (LUTOverride) */
        unsigned short  tdd_rxif_tlf_bw_lut_bypass : 1;  /* bit[14]   : RXRF TLF Pole for TDD (LUTBypass) */
        unsigned short  reserved_1                 : 1;  /* bit[15]   : reserved */
    } reg;
} RF_RX_LUT_CTRL1_UNION;
#define RF_RX_LUT_CTRL1_rxrf_lna_b_tune_START             (0)
#define RF_RX_LUT_CTRL1_rxrf_lna_b_tune_END               (2)
#define RF_RX_LUT_CTRL1_rxrf_lna_b_tune_lut_bypass_START  (3)
#define RF_RX_LUT_CTRL1_rxrf_lna_b_tune_lut_bypass_END    (3)
#define RF_RX_LUT_CTRL1_rxrf_lna_a_tune_START             (4)
#define RF_RX_LUT_CTRL1_rxrf_lna_a_tune_END               (6)
#define RF_RX_LUT_CTRL1_rxrf_lna_a_tune_lut_bypass_START  (7)
#define RF_RX_LUT_CTRL1_rxrf_lna_a_tune_lut_bypass_END    (7)
#define RF_RX_LUT_CTRL1_fdd_rxif_tlf_bw_START             (8)
#define RF_RX_LUT_CTRL1_fdd_rxif_tlf_bw_END               (9)
#define RF_RX_LUT_CTRL1_fdd_rxif_tlf_bw_lut_bypass_START  (10)
#define RF_RX_LUT_CTRL1_fdd_rxif_tlf_bw_lut_bypass_END    (10)
#define RF_RX_LUT_CTRL1_tdd_rxif_tlf_bw_START             (12)
#define RF_RX_LUT_CTRL1_tdd_rxif_tlf_bw_END               (13)
#define RF_RX_LUT_CTRL1_tdd_rxif_tlf_bw_lut_bypass_START  (14)
#define RF_RX_LUT_CTRL1_tdd_rxif_tlf_bw_lut_bypass_END    (14)


/*****************************************************************************
 结构名    : RF_RX_LUT_CTRL2_UNION
 结构说明  : RX_LUT_CTRL2 寄存器结构定义。地址偏移量:0x1B，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  fdd_rxif_filter_bw            : 4;  /* bit[0-3] : RXIF Filter Bandwidth for FDD (LUTOverride) */
        unsigned short  fdd_rxif_filter_bw_lut_bypass : 1;  /* bit[4]   : RXIF Filter Bandwidth for FDD (LUTBypass) */
        unsigned short  rx_2g_monitor                 : 1;  /* bit[5]   : RX 2G Monitor Mode Select for FDD, 1=2G Monitor Mode  (LUTOverride) */
        unsigned short  rx_2g_monitor_lut_bypass      : 1;  /* bit[6]   : RX 2G Monitor Mode Select for FDD (LUTBypass) */
        unsigned short  reserved_0                    : 1;  /* bit[7]   : reserved */
        unsigned short  tdd_rxif_filter_bw            : 4;  /* bit[8-11]: RXIF Filter Bandwidth for TDD (LUTOverride) */
        unsigned short  tdd_rxif_filter_bw_lut_bypass : 1;  /* bit[12]  : RXIF Filter Bandwidth for TDD (LUTBypass) */
        unsigned short  rx_3g4g_sel                   : 1;  /* bit[13]  : RX 3G4G Mode Select for FDD, 0=2G, 1=3G4G (LUTOverride) */
        unsigned short  rx_3g4g_sel_lut_bypass        : 1;  /* bit[14]  : RX 3G4G Mode Select for FDD (LUTBypass) */
        unsigned short  reserved_1                    : 1;  /* bit[15]  : reserved */
    } reg;
} RF_RX_LUT_CTRL2_UNION;
#define RF_RX_LUT_CTRL2_fdd_rxif_filter_bw_START             (0)
#define RF_RX_LUT_CTRL2_fdd_rxif_filter_bw_END               (3)
#define RF_RX_LUT_CTRL2_fdd_rxif_filter_bw_lut_bypass_START  (4)
#define RF_RX_LUT_CTRL2_fdd_rxif_filter_bw_lut_bypass_END    (4)
#define RF_RX_LUT_CTRL2_rx_2g_monitor_START                  (5)
#define RF_RX_LUT_CTRL2_rx_2g_monitor_END                    (5)
#define RF_RX_LUT_CTRL2_rx_2g_monitor_lut_bypass_START       (6)
#define RF_RX_LUT_CTRL2_rx_2g_monitor_lut_bypass_END         (6)
#define RF_RX_LUT_CTRL2_tdd_rxif_filter_bw_START             (8)
#define RF_RX_LUT_CTRL2_tdd_rxif_filter_bw_END               (11)
#define RF_RX_LUT_CTRL2_tdd_rxif_filter_bw_lut_bypass_START  (12)
#define RF_RX_LUT_CTRL2_tdd_rxif_filter_bw_lut_bypass_END    (12)
#define RF_RX_LUT_CTRL2_rx_3g4g_sel_START                    (13)
#define RF_RX_LUT_CTRL2_rx_3g4g_sel_END                      (13)
#define RF_RX_LUT_CTRL2_rx_3g4g_sel_lut_bypass_START         (14)
#define RF_RX_LUT_CTRL2_rx_3g4g_sel_lut_bypass_END           (14)


/*****************************************************************************
 结构名    : RF_RX_LUT_CTRL3_UNION
 结构说明  : RX_LUT_CTRL3 寄存器结构定义。地址偏移量:0x1C，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_b_gain              : 6;  /* bit[0-5] : RX-B LNA Gain (LUTOverride)
                                                                      LNA Gain =  Max gain (dB) - 20*log((31- lna_b_gain[5:0]) / 31) */
        unsigned short  lna_b_gain_lut_bypass   : 1;  /* bit[6]   : RX-B LNA Gain (LUTBypass) */
        unsigned short  rxrf_lna_b_bbm_tune_sel : 1;  /* bit[7]   : Select Broad Band Cap Tune LUT for B path
                                                                       0: Select Regular LNA-B  LUT output
                                                                       1: Select Broadband LNA-B LUT output */
        unsigned short  lna_a_gain              : 6;  /* bit[8-13]: RX-A LNA Gain (LUTOverride)
                                                                    LNA Gain =  Max gain (dB) - 20*log((31- lna_a_gain[5:0]) / 31) */
        unsigned short  lna_a_gain_lut_bypass   : 1;  /* bit[14]  : RX-A LNA Gain (LUTBypass) */
        unsigned short  rxrf_lna_a_bbm_tune_sel : 1;  /* bit[15]  : Select Broad Band Cap Tune LUT for A path
                                                                       0: Select Regular LNA-A  LUT output
                                                                       1: Select Broadband LNA-A LUT output */
    } reg;
} RF_RX_LUT_CTRL3_UNION;
#define RF_RX_LUT_CTRL3_lna_b_gain_START               (0)
#define RF_RX_LUT_CTRL3_lna_b_gain_END                 (5)
#define RF_RX_LUT_CTRL3_lna_b_gain_lut_bypass_START    (6)
#define RF_RX_LUT_CTRL3_lna_b_gain_lut_bypass_END      (6)
#define RF_RX_LUT_CTRL3_rxrf_lna_b_bbm_tune_sel_START  (7)
#define RF_RX_LUT_CTRL3_rxrf_lna_b_bbm_tune_sel_END    (7)
#define RF_RX_LUT_CTRL3_lna_a_gain_START               (8)
#define RF_RX_LUT_CTRL3_lna_a_gain_END                 (13)
#define RF_RX_LUT_CTRL3_lna_a_gain_lut_bypass_START    (14)
#define RF_RX_LUT_CTRL3_lna_a_gain_lut_bypass_END      (14)
#define RF_RX_LUT_CTRL3_rxrf_lna_a_bbm_tune_sel_START  (15)
#define RF_RX_LUT_CTRL3_rxrf_lna_a_bbm_tune_sel_END    (15)


/*****************************************************************************
 结构名    : RF_TXRF_LOADTUNE_LUT_1_UNION
 结构说明  : TXRF_LOADTUNE_LUT_1 寄存器结构定义。地址偏移量:0x22，初值:0x0DFF，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_loadtune_lut_row1 : 6;  /* bit[0-5]  : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 12,17 */
        unsigned short  txrf_loadtune_lut_row2 : 6;  /* bit[6-11] : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 13,14 */
        unsigned short  reserved               : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_TXRF_LOADTUNE_LUT_1_UNION;
#define RF_TXRF_LOADTUNE_LUT_1_txrf_loadtune_lut_row1_START  (0)
#define RF_TXRF_LOADTUNE_LUT_1_txrf_loadtune_lut_row1_END    (5)
#define RF_TXRF_LOADTUNE_LUT_1_txrf_loadtune_lut_row2_START  (6)
#define RF_TXRF_LOADTUNE_LUT_1_txrf_loadtune_lut_row2_END    (11)


/*****************************************************************************
 结构名    : RF_TXRF_LOADTUNE_LUT_2_UNION
 结构说明  : TXRF_LOADTUNE_LUT_2 寄存器结构定义。地址偏移量:0x23，初值:0x07EF，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_loadtune_lut_row3 : 6;  /* bit[0-5]  : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 5,6,18,19,20 */
        unsigned short  txrf_loadtune_lut_row4 : 6;  /* bit[6-11] : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 8 */
        unsigned short  reserved               : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_TXRF_LOADTUNE_LUT_2_UNION;
#define RF_TXRF_LOADTUNE_LUT_2_txrf_loadtune_lut_row3_START  (0)
#define RF_TXRF_LOADTUNE_LUT_2_txrf_loadtune_lut_row3_END    (5)
#define RF_TXRF_LOADTUNE_LUT_2_txrf_loadtune_lut_row4_START  (6)
#define RF_TXRF_LOADTUNE_LUT_2_txrf_loadtune_lut_row4_END    (11)


/*****************************************************************************
 结构名    : RF_TXRF_LOADTUNE_LUT_3_UNION
 结构说明  : TXRF_LOADTUNE_LUT_3 寄存器结构定义。地址偏移量:0x24，初值:0x05FF，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_loadtune_lut_row5 : 6;  /* bit[0-5]  : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 11,21 */
        unsigned short  txrf_loadtune_lut_row6 : 6;  /* bit[6-11] : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 2,3,4,9,10,35,39 */
        unsigned short  reserved               : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_TXRF_LOADTUNE_LUT_3_UNION;
#define RF_TXRF_LOADTUNE_LUT_3_txrf_loadtune_lut_row5_START  (0)
#define RF_TXRF_LOADTUNE_LUT_3_txrf_loadtune_lut_row5_END    (5)
#define RF_TXRF_LOADTUNE_LUT_3_txrf_loadtune_lut_row6_START  (6)
#define RF_TXRF_LOADTUNE_LUT_3_txrf_loadtune_lut_row6_END    (11)


/*****************************************************************************
 结构名    : RF_TXRF_LOADTUNE_LUT_4_UNION
 结构说明  : TXRF_LOADTUNE_LUT_4 寄存器结构定义。地址偏移量:0x25，初值:0x0BCD，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_loadtune_lut_row7 : 6;  /* bit[0-5]  : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 1,33,34,36,37 */
        unsigned short  txrf_loadtune_lut_row8 : 6;  /* bit[6-11] : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 40 */
        unsigned short  reserved               : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_TXRF_LOADTUNE_LUT_4_UNION;
#define RF_TXRF_LOADTUNE_LUT_4_txrf_loadtune_lut_row7_START  (0)
#define RF_TXRF_LOADTUNE_LUT_4_txrf_loadtune_lut_row7_END    (5)
#define RF_TXRF_LOADTUNE_LUT_4_txrf_loadtune_lut_row8_START  (6)
#define RF_TXRF_LOADTUNE_LUT_4_txrf_loadtune_lut_row8_END    (11)


/*****************************************************************************
 结构名    : RF_TXRF_LOADTUNE_LUT_5_UNION
 结构说明  : TXRF_LOADTUNE_LUT_5 寄存器结构定义。地址偏移量:0x26，初值:0x09E7，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_loadtune_lut_row9  : 6;  /* bit[0-5]  : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 7 */
        unsigned short  txrf_loadtune_lut_row10 : 6;  /* bit[6-11] : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 38 */
        unsigned short  reserved                : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_TXRF_LOADTUNE_LUT_5_UNION;
#define RF_TXRF_LOADTUNE_LUT_5_txrf_loadtune_lut_row9_START   (0)
#define RF_TXRF_LOADTUNE_LUT_5_txrf_loadtune_lut_row9_END     (5)
#define RF_TXRF_LOADTUNE_LUT_5_txrf_loadtune_lut_row10_START  (6)
#define RF_TXRF_LOADTUNE_LUT_5_txrf_loadtune_lut_row10_END    (11)


/*****************************************************************************
 结构名    : RF_TXRF_LOADTUNE_LUT_6_UNION
 结构说明  : TXRF_LOADTUNE_LUT_6 寄存器结构定义。地址偏移量:0x27，初值:0x001C，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_loadtune_lut_row11 : 6;  /* bit[0-5] : Tx Load Tuning value ( ctune_prim &amp; ctune_sec) for Band 41 */
        unsigned short  reserved                : 10; /* bit[6-15]: reserved */
    } reg;
} RF_TXRF_LOADTUNE_LUT_6_UNION;
#define RF_TXRF_LOADTUNE_LUT_6_txrf_loadtune_lut_row11_START  (0)
#define RF_TXRF_LOADTUNE_LUT_6_txrf_loadtune_lut_row11_END    (5)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_CTUNE_LUT_LB_UNION
 结构说明  : RXRF_A_LNA_CTUNE_LUT_LB 寄存器结构定义。地址偏移量:0x28，初值:0x8000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved       : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_a_cap_lb_3 : 3;  /* bit[4-6]  : Row 3,LNA input CAP tune value  for Band 8. */
        unsigned short  lna_a_cap_lb_2 : 3;  /* bit[7-9]  : Row 2,LNA input CAP tune value  for Band 5,6,18 &amp;19 */
        unsigned short  lna_a_cap_lb_1 : 3;  /* bit[10-12]: Row 1,LNA input CAP tune value  for Band 20 */
        unsigned short  lna_a_cap_lb_0 : 3;  /* bit[13-15]: Row 0, LNA input CAP tune value  for Band 12,13,14,17 &amp; 61(Mediaflo) */
    } reg;
} RF_RXRF_A_LNA_CTUNE_LUT_LB_UNION;
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_3_START  (4)
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_3_END    (6)
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_2_START  (7)
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_2_END    (9)
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_1_START  (10)
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_1_END    (12)
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_0_START  (13)
#define RF_RXRF_A_LNA_CTUNE_LUT_LB_lna_a_cap_lb_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_CTUNE_LUT_HB1_UNION
 结构说明  : RXRF_A_LNA_CTUNE_LUT_HB1 寄存器结构定义。地址偏移量:0x29，初值:0xE000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved        : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_a_cap_hb1_3 : 3;  /* bit[4-6]  : Row 7,HB1 LNA input CAP tune value  for Band 1,4 &amp; 10. */
        unsigned short  lna_a_cap_hb1_2 : 3;  /* bit[7-9]  : Row 6,HB1 LNA input CAP tune value  for Band 2,25,34 &amp; 36. */
        unsigned short  lna_a_cap_hb1_1 : 3;  /* bit[10-12]: Row 5, HB1 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39. */
        unsigned short  lna_a_cap_hb1_0 : 3;  /* bit[13-15]: Row 4, HB1 LNA input CAP tune value  for Band 11,21,24 &amp; 62 ( China custom TDD band) */
    } reg;
} RF_RXRF_A_LNA_CTUNE_LUT_HB1_UNION;
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_3_START  (4)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_3_END    (6)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_2_START  (7)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_2_END    (9)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_1_START  (10)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_1_END    (12)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_0_START  (13)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB1_lna_a_cap_hb1_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_CTUNE_LUT_HB2_UNION
 结构说明  : RXRF_A_LNA_CTUNE_LUT_HB2 寄存器结构定义。地址偏移量:0x2A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved        : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_a_cap_hb2_3 : 3;  /* bit[4-6]  : Row 11,HB2 LNA input CAP tune value  for Band 40. */
        unsigned short  lna_a_cap_hb2_2 : 3;  /* bit[7-9]  : Row 10,HB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23 */
        unsigned short  lna_a_cap_hb2_1 : 3;  /* bit[10-12]: Row 9,HB2 LNA input CAP tune value  for Band 2,25,34 &amp; 36. */
        unsigned short  lna_a_cap_hb2_0 : 3;  /* bit[13-15]: Row 8,HB2 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39. */
    } reg;
} RF_RXRF_A_LNA_CTUNE_LUT_HB2_UNION;
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_3_START  (4)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_3_END    (6)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_2_START  (7)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_2_END    (9)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_1_START  (10)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_1_END    (12)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_0_START  (13)
#define RF_RXRF_A_LNA_CTUNE_LUT_HB2_lna_a_cap_hb2_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_CTUNE_LUT_UHB_UNION
 结构说明  : RXRF_A_LNA_CTUNE_LUT_UHB 寄存器结构定义。地址偏移量:0x2B，初值:0xD580，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved        : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_a_cap_uhb_3 : 3;  /* bit[4-6]  : Row 15,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 7,38,41 &amp; 63 ( Softbannk). */
        unsigned short  lna_a_cap_uhb_2 : 3;  /* bit[7-9]  : Row 14,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 40. */
        unsigned short  lna_a_cap_uhb_1 : 3;  /* bit[10-12]: Row 13,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23. */
        unsigned short  lna_a_cap_uhb_0 : 3;  /* bit[13-15]: Row 12, UHB1 &amp; UHB2 LNA input CAP tune value  for Band 34. */
    } reg;
} RF_RXRF_A_LNA_CTUNE_LUT_UHB_UNION;
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_3_START  (4)
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_3_END    (6)
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_2_START  (7)
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_2_END    (9)
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_1_START  (10)
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_1_END    (12)
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_0_START  (13)
#define RF_RXRF_A_LNA_CTUNE_LUT_UHB_lna_a_cap_uhb_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_CTUNE_LUT_LB_UNION
 结构说明  : RXRF_B_LNA_CTUNE_LUT_LB 寄存器结构定义。地址偏移量:0x2C，初值:0x8000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved       : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_b_cap_lb_3 : 3;  /* bit[4-6]  : Row 3,LNA input CAP tune value  for Band 8. */
        unsigned short  lna_b_cap_lb_2 : 3;  /* bit[7-9]  : Row 2,LNA input CAP tune value  for Band 5,6,18 &amp;19 */
        unsigned short  lna_b_cap_lb_1 : 3;  /* bit[10-12]: Row 1,LNA input CAP tune value  for Band 20 */
        unsigned short  lna_b_cap_lb_0 : 3;  /* bit[13-15]: Row 0, LNA input CAP tune value  for Band 12,13,14,17 &amp; 61(Mediaflo) */
    } reg;
} RF_RXRF_B_LNA_CTUNE_LUT_LB_UNION;
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_3_START  (4)
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_3_END    (6)
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_2_START  (7)
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_2_END    (9)
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_1_START  (10)
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_1_END    (12)
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_0_START  (13)
#define RF_RXRF_B_LNA_CTUNE_LUT_LB_lna_b_cap_lb_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_CTUNE_LUT_HB1_UNION
 结构说明  : RXRF_B_LNA_CTUNE_LUT_HB1 寄存器结构定义。地址偏移量:0x2D，初值:0xE000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved        : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_b_cap_hb1_3 : 3;  /* bit[4-6]  : Row 7,HB1 LNA input CAP tune value  for Band 1,4 &amp; 10. */
        unsigned short  lna_b_cap_hb1_2 : 3;  /* bit[7-9]  : Row 6,HB1 LNA input CAP tune value  for Band 2,25,34 &amp; 36. */
        unsigned short  lna_b_cap_hb1_1 : 3;  /* bit[10-12]: Row 5, HB1 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39. */
        unsigned short  lna_b_cap_hb1_0 : 3;  /* bit[13-15]: Row 4, HB1 LNA input CAP tune value  for Band 11,21,24 &amp; 62 ( China custom TDD band) */
    } reg;
} RF_RXRF_B_LNA_CTUNE_LUT_HB1_UNION;
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_3_START  (4)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_3_END    (6)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_2_START  (7)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_2_END    (9)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_1_START  (10)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_1_END    (12)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_0_START  (13)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB1_lna_b_cap_hb1_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_CTUNE_LUT_HB2_UNION
 结构说明  : RXRF_B_LNA_CTUNE_LUT_HB2 寄存器结构定义。地址偏移量:0x2E，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved        : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_b_cap_hb2_3 : 3;  /* bit[4-6]  : Row 11,HB2 LNA input CAP tune value  for Band 40. */
        unsigned short  lna_b_cap_hb2_2 : 3;  /* bit[7-9]  : Row 10,HB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23 */
        unsigned short  lna_b_cap_hb2_1 : 3;  /* bit[10-12]: Row 9,HB2 LNA input CAP tune value  for Band 2,25,34 &amp; 36. */
        unsigned short  lna_b_cap_hb2_0 : 3;  /* bit[13-15]: Row 8,HB2 LNA input CAP tune value  for Band 3,9,33,35,37 &amp; 39. */
    } reg;
} RF_RXRF_B_LNA_CTUNE_LUT_HB2_UNION;
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_3_START  (4)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_3_END    (6)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_2_START  (7)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_2_END    (9)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_1_START  (10)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_1_END    (12)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_0_START  (13)
#define RF_RXRF_B_LNA_CTUNE_LUT_HB2_lna_b_cap_hb2_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_CTUNE_LUT_UHB_UNION
 结构说明  : RXRF_B_LNA_CTUNE_LUT_UHB 寄存器结构定义。地址偏移量:0x2F，初值:0xD580，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved        : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_b_cap_uhb_3 : 3;  /* bit[4-6]  : Row 15,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 7,38,41 &amp; 63 ( Softbannk). */
        unsigned short  lna_b_cap_uhb_2 : 3;  /* bit[7-9]  : Row 14,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 40. */
        unsigned short  lna_b_cap_uhb_1 : 3;  /* bit[10-12]: Row 13,UHB1 &amp; UHB2 LNA input CAP tune value  for Band 1,4,10 &amp; 23. */
        unsigned short  lna_b_cap_uhb_0 : 3;  /* bit[13-15]: Row 12, UHB1 &amp; UHB2 LNA input CAP tune value  for Band 34. */
    } reg;
} RF_RXRF_B_LNA_CTUNE_LUT_UHB_UNION;
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_3_START  (4)
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_3_END    (6)
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_2_START  (7)
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_2_END    (9)
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_1_START  (10)
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_1_END    (12)
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_0_START  (13)
#define RF_RXRF_B_LNA_CTUNE_LUT_UHB_lna_b_cap_uhb_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_LNA_CTUNE_BBM1_UNION
 结构说明  : RXRF_LNA_CTUNE_BBM1 寄存器结构定义。地址偏移量:0x30，初值:0x0420，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved          : 4;  /* bit[0-3]  : reserved */
        unsigned short  lna_cap_bbm_hb1_1 : 3;  /* bit[4-6]  : Row 3: LNA Input Cap value (HB1) for Broadband match (Band-3 operation) */
        unsigned short  lna_cap_bbm_hb1_0 : 3;  /* bit[7-9]  : Row 2: LNA Input Cap value (HB1) for Broadband match (Band-2 operation) */
        unsigned short  lna_cap_bbm_lb_1  : 3;  /* bit[10-12]: Row 1:  LNA Input Cap value (LB1 or LB2 or LB3) for Broadband match (Band-8 operation) */
        unsigned short  lna_cap_bbm_lb_0  : 3;  /* bit[13-15]: Row 0 :  LNA Input Cap value (LB1 or LB2 or LB3) for Broadband match (Band-5 operation) */
    } reg;
} RF_RXRF_LNA_CTUNE_BBM1_UNION;
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_hb1_1_START  (4)
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_hb1_1_END    (6)
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_hb1_0_START  (7)
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_hb1_0_END    (9)
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_lb_1_START   (10)
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_lb_1_END     (12)
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_lb_0_START   (13)
#define RF_RXRF_LNA_CTUNE_BBM1_lna_cap_bbm_lb_0_END     (15)


/*****************************************************************************
 结构名    : RF_RXRF_LNA_CTUNE_BBM2_UNION
 结构说明  : RXRF_LNA_CTUNE_BBM2 寄存器结构定义。地址偏移量:0x31，初值:0x7F70，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved          : 1;  /* bit[0]    : reserved */
        unsigned short  lna_cap_bbm_uhb_2 : 3;  /* bit[1-3]  : Row 8: LNA Input Cap value (UHB1 or UHB2) for Broadband match (Band-52 (custom defined) operation) */
        unsigned short  lna_cap_bbm_uhb_1 : 3;  /* bit[4-6]  : Row 7: LNA Input Cap value (UHB1 or UHB2) for Broadband match (Band-51 (custom defined) operation) */
        unsigned short  lna_cap_bbm_uhb_0 : 3;  /* bit[7-9]  : Row 6: LNA Input Cap value (UHB1 or UHB2) for Broadband match (Band-50 (custom defined) operation) */
        unsigned short  lna_cap_bbm_hb2_1 : 3;  /* bit[10-12]: Row 5: LNA Input Cap value (HB2) for Broadband match (Band-3 operation) */
        unsigned short  lna_cap_bbm_hb2_0 : 3;  /* bit[13-15]: Row 4: LNA Input Cap value (HB2) for Broadband match (Band-2 operation) */
    } reg;
} RF_RXRF_LNA_CTUNE_BBM2_UNION;
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_uhb_2_START  (1)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_uhb_2_END    (3)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_uhb_1_START  (4)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_uhb_1_END    (6)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_uhb_0_START  (7)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_uhb_0_END    (9)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_hb2_1_START  (10)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_hb2_1_END    (12)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_hb2_0_START  (13)
#define RF_RXRF_LNA_CTUNE_BBM2_lna_cap_bbm_hb2_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_GAIN_1_UNION
 结构说明  : RXRF_A_LNA_GAIN_1 寄存器结构定义。地址偏移量:0x32，初值:0x0009，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_a_gain_row1 : 6;  /* bit[0-5]  : Row 1 RX-A LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_a_gain_row0 : 6;  /* bit[8-13] : Row 0 RX-A LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_A_LNA_GAIN_1_UNION;
#define RF_RXRF_A_LNA_GAIN_1_lna_a_gain_row1_START  (0)
#define RF_RXRF_A_LNA_GAIN_1_lna_a_gain_row1_END    (5)
#define RF_RXRF_A_LNA_GAIN_1_lna_a_gain_row0_START  (8)
#define RF_RXRF_A_LNA_GAIN_1_lna_a_gain_row0_END    (13)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_GAIN_2_UNION
 结构说明  : RXRF_A_LNA_GAIN_2 寄存器结构定义。地址偏移量:0x33，初值:0x0F17，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_a_gain_row3 : 6;  /* bit[0-5]  : Row 3 RX-A LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_a_gain_row2 : 6;  /* bit[8-13] : Row 2 RX-A LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_A_LNA_GAIN_2_UNION;
#define RF_RXRF_A_LNA_GAIN_2_lna_a_gain_row3_START  (0)
#define RF_RXRF_A_LNA_GAIN_2_lna_a_gain_row3_END    (5)
#define RF_RXRF_A_LNA_GAIN_2_lna_a_gain_row2_START  (8)
#define RF_RXRF_A_LNA_GAIN_2_lna_a_gain_row2_END    (13)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_GAIN_3_UNION
 结构说明  : RXRF_A_LNA_GAIN_3 寄存器结构定义。地址偏移量:0x34，初值:0x1B1D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_a_gain_row5 : 6;  /* bit[0-5]  : Row 5 RX-A LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_a_gain_row4 : 6;  /* bit[8-13] : Row 4 RX-A LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_A_LNA_GAIN_3_UNION;
#define RF_RXRF_A_LNA_GAIN_3_lna_a_gain_row5_START  (0)
#define RF_RXRF_A_LNA_GAIN_3_lna_a_gain_row5_END    (5)
#define RF_RXRF_A_LNA_GAIN_3_lna_a_gain_row4_START  (8)
#define RF_RXRF_A_LNA_GAIN_3_lna_a_gain_row4_END    (13)


/*****************************************************************************
 结构名    : RF_RXRF_A_LNA_GAIN_4_UNION
 结构说明  : RXRF_A_LNA_GAIN_4 寄存器结构定义。地址偏移量:0x35，初值:0x1E3F，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_a_gain_row7 : 6;  /* bit[0-5]  : Row 7 RX-A LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_a_gain_row6 : 6;  /* bit[8-13] : Row 6 RX-A LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_A_LNA_GAIN_4_UNION;
#define RF_RXRF_A_LNA_GAIN_4_lna_a_gain_row7_START  (0)
#define RF_RXRF_A_LNA_GAIN_4_lna_a_gain_row7_END    (5)
#define RF_RXRF_A_LNA_GAIN_4_lna_a_gain_row6_START  (8)
#define RF_RXRF_A_LNA_GAIN_4_lna_a_gain_row6_END    (13)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_GAIN_1_UNION
 结构说明  : RXRF_B_LNA_GAIN_1 寄存器结构定义。地址偏移量:0x36，初值:0x0009，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_b_gain_row1 : 6;  /* bit[0-5]  : Row 1 RX-B LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_b_gain_row0 : 6;  /* bit[8-13] : Row 0 RX-B LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_B_LNA_GAIN_1_UNION;
#define RF_RXRF_B_LNA_GAIN_1_lna_b_gain_row1_START  (0)
#define RF_RXRF_B_LNA_GAIN_1_lna_b_gain_row1_END    (5)
#define RF_RXRF_B_LNA_GAIN_1_lna_b_gain_row0_START  (8)
#define RF_RXRF_B_LNA_GAIN_1_lna_b_gain_row0_END    (13)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_GAIN_2_UNION
 结构说明  : RXRF_B_LNA_GAIN_2 寄存器结构定义。地址偏移量:0x37，初值:0x0F17，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_b_gain_row3 : 6;  /* bit[0-5]  : Row 3 RX-B LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_b_gain_row2 : 6;  /* bit[8-13] : Row 2 RX-B LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_B_LNA_GAIN_2_UNION;
#define RF_RXRF_B_LNA_GAIN_2_lna_b_gain_row3_START  (0)
#define RF_RXRF_B_LNA_GAIN_2_lna_b_gain_row3_END    (5)
#define RF_RXRF_B_LNA_GAIN_2_lna_b_gain_row2_START  (8)
#define RF_RXRF_B_LNA_GAIN_2_lna_b_gain_row2_END    (13)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_GAIN_3_UNION
 结构说明  : RXRF_B_LNA_GAIN_3 寄存器结构定义。地址偏移量:0x38，初值:0x1B1D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_b_gain_row5 : 6;  /* bit[0-5]  : Row 5 RX-B LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_b_gain_row4 : 6;  /* bit[8-13] : Row 4 RX-B LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_B_LNA_GAIN_3_UNION;
#define RF_RXRF_B_LNA_GAIN_3_lna_b_gain_row5_START  (0)
#define RF_RXRF_B_LNA_GAIN_3_lna_b_gain_row5_END    (5)
#define RF_RXRF_B_LNA_GAIN_3_lna_b_gain_row4_START  (8)
#define RF_RXRF_B_LNA_GAIN_3_lna_b_gain_row4_END    (13)


/*****************************************************************************
 结构名    : RF_RXRF_B_LNA_GAIN_4_UNION
 结构说明  : RXRF_B_LNA_GAIN_4 寄存器结构定义。地址偏移量:0x39，初值:0x1E3F，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lna_b_gain_row7 : 6;  /* bit[0-5]  : Row 7 RX-B LNA Gain Table */
        unsigned short  reserved_0      : 2;  /* bit[6-7]  : reserved */
        unsigned short  lna_b_gain_row6 : 6;  /* bit[8-13] : Row 6 RX-B LNA Gain Table */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RXRF_B_LNA_GAIN_4_UNION;
#define RF_RXRF_B_LNA_GAIN_4_lna_b_gain_row7_START  (0)
#define RF_RXRF_B_LNA_GAIN_4_lna_b_gain_row7_END    (5)
#define RF_RXRF_B_LNA_GAIN_4_lna_b_gain_row6_START  (8)
#define RF_RXRF_B_LNA_GAIN_4_lna_b_gain_row6_END    (13)


/*****************************************************************************
 结构名    : RF_RXRP_RCCAL_LUT1_UNION
 结构说明  : RXRP_RCCAL_LUT1 寄存器结构定义。地址偏移量:0x42，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved          : 1;  /* bit[0]    : reserved */
        unsigned short  rp_rccal_offset_4 : 3;  /* bit[1-3]  : RX Real Pole RCCAL Tume LUT row 4 */
        unsigned short  rp_rccal_offset_3 : 3;  /* bit[4-6]  : RX Real Pole RCCAL Tume LUT row 3 */
        unsigned short  rp_rccal_offset_2 : 3;  /* bit[7-9]  : RX Real Pole RCCAL Tume LUT row 2 */
        unsigned short  rp_rccal_offset_1 : 3;  /* bit[10-12]: RX Real Pole RCCAL Tume LUT row 1 */
        unsigned short  rp_rccal_offset_0 : 3;  /* bit[13-15]: RX Real Pole RCCAL Tume LUT row 0 */
    } reg;
} RF_RXRP_RCCAL_LUT1_UNION;
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_4_START  (1)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_4_END    (3)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_3_START  (4)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_3_END    (6)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_2_START  (7)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_2_END    (9)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_1_START  (10)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_1_END    (12)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_0_START  (13)
#define RF_RXRP_RCCAL_LUT1_rp_rccal_offset_0_END    (15)


/*****************************************************************************
 结构名    : RF_RXRP_RCCAL_LUT2_UNION
 结构说明  : RXRP_RCCAL_LUT2 寄存器结构定义。地址偏移量:0x43，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved          : 1;  /* bit[0]    : reserved */
        unsigned short  rp_rccal_offset_9 : 3;  /* bit[1-3]  : RX Real Pole RCCAL Tume LUT row 9 */
        unsigned short  rp_rccal_offset_8 : 3;  /* bit[4-6]  : RX Real Pole RCCAL Tume LUT row 8 */
        unsigned short  rp_rccal_offset_7 : 3;  /* bit[7-9]  : RX Real Pole RCCAL Tume LUT row 7 */
        unsigned short  rp_rccal_offset_6 : 3;  /* bit[10-12]: RX Real Pole RCCAL Tume LUT row 6 */
        unsigned short  rp_rccal_offset_5 : 3;  /* bit[13-15]: RX Real Pole RCCAL Tume LUT row 5 */
    } reg;
} RF_RXRP_RCCAL_LUT2_UNION;
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_9_START  (1)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_9_END    (3)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_8_START  (4)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_8_END    (6)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_7_START  (7)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_7_END    (9)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_6_START  (10)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_6_END    (12)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_5_START  (13)
#define RF_RXRP_RCCAL_LUT2_rp_rccal_offset_5_END    (15)


/*****************************************************************************
 结构名    : RF_RFIC_CRITICAL_CTRL_UNION
 结构说明  : RFIC_CRITICAL_CTRL 寄存器结构定义。地址偏移量:0x47，初值:0x009E，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  xo_fref_out_en_n_tmp   : 1;  /* bit[0]    : Reference Clock Off-chip Buffer Enable (active low)
                                                                      - Can be modified only when the access_code is applied  correctly.
                                                                      - enable for the pad clock driver going back to the DBB
                                                                    0 : Enable the clock reference driver to the DBB
                                                                    1 : Disable the clock reference driver to the DBB */
        unsigned short  xo_pll_rx_ref_en_tmp   : 1;  /* bit[1]    : Enable reference clock buffer to PLL-RX Phase Detector.
                                                                      - Can be modified only when the access_code is applied  correctly.
                                                                     0 : PLL reference clock is OFF
                                                                     1 : PLL reference clock is ON */
        unsigned short  xo_pll_tx_ref_en_tmp   : 1;  /* bit[2]    : Enable reference clock buffer to PLL-TX Phase Detector
                                                                      - Can be modified only when the access_code is applied  correctly.
                                                                     0 : PLL reference clock is OFF
                                                                     1 : PLL reference clock is ON */
        unsigned short  pll_rx_reset_n_tmp     : 1;  /* bit[3]    : PLL-RX Digital Interface Reset (active low)
                                                                      - Can be modified only when the access_code is applied  correctly.
                                                                      - This bit will assert at hardware reset and de-assert at first clock edge
                                                                      - This reset is asserted when the hardware reset pin is asserted or when this bit is asserted.
                                                                    0 : Reset is asserted
                                                                    1 : Reset is asserted only when hardware reset pin is asserted */
        unsigned short  pll_tx_reset_n_tmp     : 1;  /* bit[4]    : PLL-TX Digital Interface Reset (active low)
                                                                      - Can be modified only when the access_code is applied  correctly.
                                                                      - This bit will assert at hardware reset and de-assert at first clock edge
                                                                      - This reset is asserted when the hardware reset pin is asserted or when this bit is asserted.
                                                                    0 : Reset is asserted
                                                                    1 : Reset is asserted only when hardware reset pin is asserted */
        unsigned short  pll_rx_digclk_en_n_tmp : 1;  /* bit[5]    : PLL-RX Digital Clock Enable (active low)
                                                                     0: Digital control clock is enabled for the PLLRX island
                                                                     1: Digital control clock is disabled for the PLLRX island */
        unsigned short  pll_tx_digclk_en_n_tmp : 1;  /* bit[6]    : PLL-TX Digital Clock Enable (active low)
                                                                     0: Digital control clock is enabled for the PLLTX island
                                                                     1: Digital control clock is disabled for the PLLTX island */
        unsigned short  tcvr_fsm_en_tmp        : 1;  /* bit[7]    : RFIC State Machine Enable
                                                                      - Can be modified only when the access_code is applied  correctly.
                                                                     0 : All RFIC state machines are disabled and will return to POR default state
                                                                     1 : Normal operation */
        unsigned short  reserved               : 2;  /* bit[8-9]  : reserved */
        unsigned short  rfic_access_code       : 6;  /* bit[10-15]: RFIC Critical Controls Access Code (Self-Clearing)
                                                                      Critical control bits could cause RFIC failure if not used properly.
                                                                         - If a critical control bit change is needed, an access code is required.
                                                                         - IF the host attempts a change with an incorrect access code, the register write will be ignored.
                                                                     100101b : Access to critical control register is allowed. 
                                                                      otherwise: Access to critical control register is denied and critical control bits retain previous values. */
    } reg;
} RF_RFIC_CRITICAL_CTRL_UNION;
#define RF_RFIC_CRITICAL_CTRL_xo_fref_out_en_n_tmp_START    (0)
#define RF_RFIC_CRITICAL_CTRL_xo_fref_out_en_n_tmp_END      (0)
#define RF_RFIC_CRITICAL_CTRL_xo_pll_rx_ref_en_tmp_START    (1)
#define RF_RFIC_CRITICAL_CTRL_xo_pll_rx_ref_en_tmp_END      (1)
#define RF_RFIC_CRITICAL_CTRL_xo_pll_tx_ref_en_tmp_START    (2)
#define RF_RFIC_CRITICAL_CTRL_xo_pll_tx_ref_en_tmp_END      (2)
#define RF_RFIC_CRITICAL_CTRL_pll_rx_reset_n_tmp_START      (3)
#define RF_RFIC_CRITICAL_CTRL_pll_rx_reset_n_tmp_END        (3)
#define RF_RFIC_CRITICAL_CTRL_pll_tx_reset_n_tmp_START      (4)
#define RF_RFIC_CRITICAL_CTRL_pll_tx_reset_n_tmp_END        (4)
#define RF_RFIC_CRITICAL_CTRL_pll_rx_digclk_en_n_tmp_START  (5)
#define RF_RFIC_CRITICAL_CTRL_pll_rx_digclk_en_n_tmp_END    (5)
#define RF_RFIC_CRITICAL_CTRL_pll_tx_digclk_en_n_tmp_START  (6)
#define RF_RFIC_CRITICAL_CTRL_pll_tx_digclk_en_n_tmp_END    (6)
#define RF_RFIC_CRITICAL_CTRL_tcvr_fsm_en_tmp_START         (7)
#define RF_RFIC_CRITICAL_CTRL_tcvr_fsm_en_tmp_END           (7)
#define RF_RFIC_CRITICAL_CTRL_rfic_access_code_START        (10)
#define RF_RFIC_CRITICAL_CTRL_rfic_access_code_END          (15)


/*****************************************************************************
 结构名    : RF_RFIC_IO_CTRL_UNION
 结构说明  : RFIC_IO_CTRL 寄存器结构定义。地址偏移量:0x48，初值:0x1033，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  iodig_sr_int     : 2;  /* bit[0-1]  : Digital IO slew rate control
                                                                - Fastest slew rate selected by default
                                                              VDDDIG   SR2 SR1 IO
                                                              1.8v      0     0       Tri-state output
                                                              1.8v      0     1       Slowest
                                                              1.8v      1     0 
                                                              1.8v      1     1       Fastest */
        unsigned short  iodig_mode       : 2;  /* bit[2-3]  : Sets the operation or DFT modes for the digital pads on the IC:
                                                              0: Normal mode 
                                                              1: Test Mux (debug signals dumped out on GPIO pins)
                                                              2: DFT or SCAN for digital islands
                                                              3: DFT or SCAN for main digital (only if dft_scan_mode is asserted) */
        unsigned short  xo_fref_out_sr   : 2;  /* bit[4-5]  : Clock Reference Output Pad Slew Rate Control
                                                                 SR[1:0]         Typical Load         
                                                                      0                3pF
                                                                      1                10pF
                                                                      2                16pf
                                                                      3                25pF */
        unsigned short  reserved_0       : 2;  /* bit[6-7]  : reserved */
        unsigned short  iodig_sleep_trim : 2;  /* bit[8-9]  : Digital Supply Sleep Mode Current Trim
                                                                0: ~0.9V 
                                                                7: minimum value */
        unsigned short  reserved_1       : 2;  /* bit[10-11]: reserved */
        unsigned short  xo_rst_n         : 1;  /* bit[12]   : XO SigmaDelta Reset (active low)
                                                                - This bit is used to reset XO control but not SDM and AAC counters
                                                                - This bit will assert at hardware reset and de-assert at first clock edge
                                                                - This reset is asserted when the hardware reset pin is asserted or when this bit is asserted.
                                                              0 : Reset is asserted
                                                              1 : Reset is asserted only when hardware reset pin is asserted */
        unsigned short  reserved_2       : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_RFIC_IO_CTRL_UNION;
#define RF_RFIC_IO_CTRL_iodig_sr_int_START      (0)
#define RF_RFIC_IO_CTRL_iodig_sr_int_END        (1)
#define RF_RFIC_IO_CTRL_iodig_mode_START        (2)
#define RF_RFIC_IO_CTRL_iodig_mode_END          (3)
#define RF_RFIC_IO_CTRL_xo_fref_out_sr_START    (4)
#define RF_RFIC_IO_CTRL_xo_fref_out_sr_END      (5)
#define RF_RFIC_IO_CTRL_iodig_sleep_trim_START  (8)
#define RF_RFIC_IO_CTRL_iodig_sleep_trim_END    (9)
#define RF_RFIC_IO_CTRL_xo_rst_n_START          (12)
#define RF_RFIC_IO_CTRL_xo_rst_n_END            (12)


/*****************************************************************************
 结构名    : RF_RFIC_XO_CTRL1_UNION
 结构说明  : RFIC_XO_CTRL1 寄存器结构定义。地址偏移量:0x49，初值:0x01C8，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  xo_od_sel                   : 1;  /* bit[0]    : XO SigmaDelta modulator order selection
                                                                         0: 1st order SDM
                                                                         1: 2nd order SDM */
        unsigned short  reserved                    : 2;  /* bit[1-2]  : reserved */
        unsigned short  xo_aac_counter_setting_init : 2;  /* bit[3-4]  : XO AAC analog mode step counter
                                                                         00: 1 usec
                                                                         01: 2 usec
                                                                         10: 3 usec
                                                                         11: 4 usec */
        unsigned short  xo_aac_counter_setting      : 2;  /* bit[5-6]  : XO AAC digital mode counter.
                                                                         When xo_aac_mode_ctrl = 00 (analog initial wait time)
                                                                         00: 0.5 msec
                                                                         01: 1.0 msec
                                                                         10: 1.5 msec
                                                                         11: 2.0 msec
                                                                         When xo_aac_mode_ctrl = 01 or 10 (digital initial wait time)
                                                                         00: 3 msec
                                                                         01: 4.5 msec
                                                                         10: 5.25 msec
                                                                         11: 5.625 msec */
        unsigned short  xo_aac_r_bottom_adj         : 2;  /* bit[7-8]  : XO Automatic Amplitude Control Resistor Trimming
                                                                          0:  0.78V
                                                                          1:  0.81V
                                                                          2:  0.84V
                                                                          3:  0.87V */
        unsigned short  xo_aac_r_top_adj            : 2;  /* bit[9-10] : XO Automatic Amplitude Control Resistor Trimming
                                                                          0:  0.93V
                                                                          1:  0.96V
                                                                          2:  0.99V
                                                                          3:  1.02V */
        unsigned short  xo_aac_mode_ctrl            : 2;  /* bit[11-12]: XO AAC control mode
                                                                          - 0:  analog mode
                                                                          - 1:  digital mode 1
                                                                          - 2:  digital mode 2
                                                                          - 3:  debug mode.  The ACC status line will be routed to the GPIO outputs. */
        unsigned short  xo_aac_en_n                 : 1;  /* bit[13]   : XO Automatic Amplitude Control Function Enable (active low)
                                                                         0 : Automatic amplitude control is enabled
                                                                         1 : Automatic amplitude control is disabled */
        unsigned short  xo_dith_en_n                : 1;  /* bit[14]   : XO SigmaDelta Dithering Function Enable (active low)
                                                                         0 : SDM dithering is enabled
                                                                         1 : SDM dithering is disabled */
        unsigned short  xo_sdm_en_n                 : 1;  /* bit[15]   : XO SigmaDelta Enable (active low)
                                                                         0 : SDM is enabled
                                                                         1 : SDM is disabled */
    } reg;
} RF_RFIC_XO_CTRL1_UNION;
#define RF_RFIC_XO_CTRL1_xo_od_sel_START                    (0)
#define RF_RFIC_XO_CTRL1_xo_od_sel_END                      (0)
#define RF_RFIC_XO_CTRL1_xo_aac_counter_setting_init_START  (3)
#define RF_RFIC_XO_CTRL1_xo_aac_counter_setting_init_END    (4)
#define RF_RFIC_XO_CTRL1_xo_aac_counter_setting_START       (5)
#define RF_RFIC_XO_CTRL1_xo_aac_counter_setting_END         (6)
#define RF_RFIC_XO_CTRL1_xo_aac_r_bottom_adj_START          (7)
#define RF_RFIC_XO_CTRL1_xo_aac_r_bottom_adj_END            (8)
#define RF_RFIC_XO_CTRL1_xo_aac_r_top_adj_START             (9)
#define RF_RFIC_XO_CTRL1_xo_aac_r_top_adj_END               (10)
#define RF_RFIC_XO_CTRL1_xo_aac_mode_ctrl_START             (11)
#define RF_RFIC_XO_CTRL1_xo_aac_mode_ctrl_END               (12)
#define RF_RFIC_XO_CTRL1_xo_aac_en_n_START                  (13)
#define RF_RFIC_XO_CTRL1_xo_aac_en_n_END                    (13)
#define RF_RFIC_XO_CTRL1_xo_dith_en_n_START                 (14)
#define RF_RFIC_XO_CTRL1_xo_dith_en_n_END                   (14)
#define RF_RFIC_XO_CTRL1_xo_sdm_en_n_START                  (15)
#define RF_RFIC_XO_CTRL1_xo_sdm_en_n_END                    (15)


/*****************************************************************************
 结构名    : RF_RFIC_XO_CTRL2_UNION
 结构说明  : RFIC_XO_CTRL2 寄存器结构定义。地址偏移量:0x4A，初值:0x0F00，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  xo_spare1       : 8;  /* bit[0-7]  : XO Spare Bits
                                                               - Routed from register to XO circuit */
        unsigned short  xo_aac_band_sel : 6;  /* bit[8-13] : XO AAC digital mode configuration
                                                               - MSB is ignored ([4:0] is effective)
                                                               - Following value is for 19.2 MHz mode, 4x for 38.4 MHz mode:
                                                                 aac current = 10 uA * code, code = 0 to 31 */
        unsigned short  xo_ldo_curr_adj : 2;  /* bit[14-15]: XO LDO Current trim
                                                             00: 400 uA
                                                             01: 350 uA
                                                             10: 300 uA
                                                             11: 250 uA */
    } reg;
} RF_RFIC_XO_CTRL2_UNION;
#define RF_RFIC_XO_CTRL2_xo_spare1_START        (0)
#define RF_RFIC_XO_CTRL2_xo_spare1_END          (7)
#define RF_RFIC_XO_CTRL2_xo_aac_band_sel_START  (8)
#define RF_RFIC_XO_CTRL2_xo_aac_band_sel_END    (13)
#define RF_RFIC_XO_CTRL2_xo_ldo_curr_adj_START  (14)
#define RF_RFIC_XO_CTRL2_xo_ldo_curr_adj_END    (15)


/*****************************************************************************
 结构名    : RF_GPIO_CTRL_UNION
 结构说明  : GPIO_CTRL 寄存器结构定义。地址偏移量:0x4B，初值:0x8000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  gpio_write     : 4;  /* bit[0-3]  : GPIO output value. (GPIO mode only)
                                                              - only available when the digital IO mode is for GPIO
                                                            When configured as an output GPIO, the value in this register is transferred to the GPIO pad. */
        unsigned short  reserved_0     : 4;  /* bit[4-7]  : reserved */
        unsigned short  gpio_dir       : 4;  /* bit[8-11] : GPIO Input/Output Configuration (GPIO mode only)
                                                             - only available when the digital IO mode is set for GPIO 
                                                             - input mode is selected at reset for proper DFT operation
                                                            1: GPIO configured as output
                                                            0: GPIO configured as input */
        unsigned short  reserved_1     : 3;  /* bit[12-14]: reserved */
        unsigned short  gpio_pullstate : 1;  /* bit[15]   : GPIO Pull-down state when pin is set for input configuration
                                                              - pull-downs are enabled at reset for proper DFT operation
                                                            0: Pull-down is disabled when GPIO pin is configured for input
                                                            1: Pull-down is enabled when GPIO is configured for input */
    } reg;
} RF_GPIO_CTRL_UNION;
#define RF_GPIO_CTRL_gpio_write_START      (0)
#define RF_GPIO_CTRL_gpio_write_END        (3)
#define RF_GPIO_CTRL_gpio_dir_START        (8)
#define RF_GPIO_CTRL_gpio_dir_END          (11)
#define RF_GPIO_CTRL_gpio_pullstate_START  (15)
#define RF_GPIO_CTRL_gpio_pullstate_END    (15)


/*****************************************************************************
 结构名    : RF_GPIO_STATUS_UNION
 结构说明  : GPIO_STATUS 寄存器结构定义。地址偏移量:0x4C，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  gpio_read : 4;  /* bit[0-3] : GPIO input value
                                                      When configured as an input GPIO, read this register to return the logical level  of the GPIO pad. */
        unsigned short  reserved  : 12; /* bit[4-15]: reserved */
    } reg;
} RF_GPIO_STATUS_UNION;
#define RF_GPIO_STATUS_gpio_read_START  (0)
#define RF_GPIO_STATUS_gpio_read_END    (3)


/*****************************************************************************
 结构名    : RF_RFIC_TESTSEL1_UNION
 结构说明  : RFIC_TESTSEL1 寄存器结构定义。地址偏移量:0x51，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  dig_testbus_sel  : 8;  /* bit[0-7] : Test bus selection for values read back in the RFIC_TESTMUX register
                                                             
                                                             select : mux output
                                                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                0   : chip_id
                                                                4   : 16'hFFFF
                                                                6   : {12'h0,rextcal_state}
                                                                7   : fdd_state_vector
                                                                8   : tdd_state_vector
                                                                9   : rx_state_vector
                                                                A   : tx_state_vector
                                                                else: 16'h0000 */
        unsigned short  gpio_testbus_sel : 8;  /* bit[8-15]: Test bus selection for values read back over the GPIO pins (when gpio_mode is appropriately set)
                                                             
                                                             select : mux output                  select : mux output
                                                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                0   : chip_id[3:0]                     8      : state_change_vector
                                                                1   : chip_id[7:4]                     9      : state_change_prime,state_prime
                                                                2   : chip_id[11:8]                   A      : state_tdd[3:0]
                                                                3   : chip_id[15:12]                 B      : state_fddrx[3:0]
                                                                4   : 1,1,1,1                           C      : state_fddtx_[3:0]
                                                                5   : 0,0,0,0                           D      : {rx_a_en, rx_speedup, rxrf_lna_a_en, rxrf_lan_speedup}
                                                                6   : 0,0,xo_aac_status[1:0]    E      : {rx_b_en, rx_speedup, rxrf_lna_b_en, rxrf_lna_speedup}
                                                                7   : rextcal_state */
    } reg;
} RF_RFIC_TESTSEL1_UNION;
#define RF_RFIC_TESTSEL1_dig_testbus_sel_START   (0)
#define RF_RFIC_TESTSEL1_dig_testbus_sel_END     (7)
#define RF_RFIC_TESTSEL1_gpio_testbus_sel_START  (8)
#define RF_RFIC_TESTSEL1_gpio_testbus_sel_END    (15)


/*****************************************************************************
 结构名    : RF_RFIC_TESTSEL2_UNION
 结构说明  : RFIC_TESTSEL2 寄存器结构定义。地址偏移量:0x52，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  dig_top_test_sel_test1 : 4;  /* bit[0-3] : Test bus selection for digital signals read back through the analog test mux #1 output
                                                                   Analog test mux #1 select &quot;top_testmux1_sel[3:0]&quot; must be set to 4'd5 to select digital output, 
                                                                   Analog test mux #1 enable &quot;top_testmux1_en&quot; must be set to 1'b1 to enable analog test mux output.
                                                                   select : mux output                select : mux output
                                                                   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                      0   : GND                            8   :   GND
                                                                      1   : state_fddtx[5]               9   :   GND
                                                                      2   : state_fddtx[4]               A   :   GND
                                                                      3   : state_tdd[5]                  B   :   GND
                                                                      4   : state_tdd[4]                  C   :   GND
                                                                      5   : 1.2V                             D   :   GND
                                                                      6   : GND                             E   :   state_tdd[6]
                                                                      7   : GND                             F   :   state_fddrx[4] */
        unsigned short  dig_top_test_sel_test2 : 4;  /* bit[4-7] : Test bus selection for digital signals read back through the analog test mux #2 output
                                                                   Analog test mux #2 select &quot;top_testmux2_sel[3:0]&quot; must be set to 4'd5 to select digital output, 
                                                                   Analog test mux #2 enable &quot;top_testmux2_en&quot; must be set to 1'b1 to enable analog test mux output.
                                                                   select : mux output              select : mux output
                                                                   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-        &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                      0   : GND                           8      : GND
                                                                      1   : state_fddtx[5]              9      : GND
                                                                      2   : state_fddtx[4]              A      : GND
                                                                      3   : state_tdd[5]                 B      : GND
                                                                      4   : state_tdd[4]                 C      : GND
                                                                      5   : 1.2V                            D      : GND
                                                                      6   : GND                            E      : state_tdd[6]
                                                                      7   : GND                            F     : state_fddrx[4] */
        unsigned short  reserved               : 8;  /* bit[8-15]: reserved */
    } reg;
} RF_RFIC_TESTSEL2_UNION;
#define RF_RFIC_TESTSEL2_dig_top_test_sel_test1_START  (0)
#define RF_RFIC_TESTSEL2_dig_top_test_sel_test1_END    (3)
#define RF_RFIC_TESTSEL2_dig_top_test_sel_test2_START  (4)
#define RF_RFIC_TESTSEL2_dig_top_test_sel_test2_END    (7)


/*****************************************************************************
 结构名    : RF_RFIC_ANALOG_TESTMUX_UNION
 结构说明  : RFIC_ANALOG_TESTMUX 寄存器结构定义。地址偏移量:0x54，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  top_testmux1_sel : 3;  /* bit[0-2]  : Analog TestMux #1 Select:
                                                              setting: mux output
                                                              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                              4'd0: Rx test mux 1a output
                                                              4'd1: Rx test mux 1b output
                                                              4'd2: Tx test mux output #1
                                                              4'd3: CAL_TOP test mux output #1
                                                              4'd4: GND_IO
                                                              4'd5: Main digital block test mux output #1
                                                              4'd6: GND_IO
                                                              4'd7: PLL Rx digital test mux output */
        unsigned short  reserved_0       : 1;  /* bit[3]    : reserved */
        unsigned short  top_testmux1_en  : 1;  /* bit[4]    : Analog TestMux #1 Enable */
        unsigned short  reserved_1       : 2;  /* bit[5-6]  : reserved */
        unsigned short  vreg_dig_test_en : 1;  /* bit[7]    : Enable the test output of the digital Voltage Regulator (UN-USED for Hi6361V100) */
        unsigned short  top_testmux2_sel : 3;  /* bit[8-10] : Analog TestMux #2 Select:
                                                              setting: mux output
                                                              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                              4'd0: Rx test mux 2a output
                                                              4'd1: Rx test mux 2b output
                                                              4'd2: Tx test mux output #2
                                                              4'd3: CAL_TOP test mux output #1
                                                              4'd4: Central BandGap Bias test output (must set bias_test_sel and bias_test_en)
                                                              4'd5: Main digital block test mux output #2
                                                              4'd6: GND_IO
                                                              4'd7: PLL Tx digital test mux output */
        unsigned short  reserved_2       : 1;  /* bit[11]   : reserved */
        unsigned short  top_testmux2_en  : 1;  /* bit[12]   : Analog TestMux #2 Enable */
        unsigned short  bias_test_sel    : 2;  /* bit[13-14]: BIAS block internal test mux select
                                                                0: IPTAT
                                                                1: IEXT
                                                                2: VReg
                                                                3: 1.2V output */
        unsigned short  bias_test_en     : 1;  /* bit[15]   : Enable the BIAS block test output
                                                                0: Disable output to the test mux
                                                                1: Enable output to the test mux */
    } reg;
} RF_RFIC_ANALOG_TESTMUX_UNION;
#define RF_RFIC_ANALOG_TESTMUX_top_testmux1_sel_START  (0)
#define RF_RFIC_ANALOG_TESTMUX_top_testmux1_sel_END    (2)
#define RF_RFIC_ANALOG_TESTMUX_top_testmux1_en_START   (4)
#define RF_RFIC_ANALOG_TESTMUX_top_testmux1_en_END     (4)
#define RF_RFIC_ANALOG_TESTMUX_vreg_dig_test_en_START  (7)
#define RF_RFIC_ANALOG_TESTMUX_vreg_dig_test_en_END    (7)
#define RF_RFIC_ANALOG_TESTMUX_top_testmux2_sel_START  (8)
#define RF_RFIC_ANALOG_TESTMUX_top_testmux2_sel_END    (10)
#define RF_RFIC_ANALOG_TESTMUX_top_testmux2_en_START   (12)
#define RF_RFIC_ANALOG_TESTMUX_top_testmux2_en_END     (12)
#define RF_RFIC_ANALOG_TESTMUX_bias_test_sel_START     (13)
#define RF_RFIC_ANALOG_TESTMUX_bias_test_sel_END       (14)
#define RF_RFIC_ANALOG_TESTMUX_bias_test_en_START      (15)
#define RF_RFIC_ANALOG_TESTMUX_bias_test_en_END        (15)


/*****************************************************************************
 结构名    : RF_CAL_TOP_CTRL_UNION
 结构说明  : CAL_TOP_CTRL 寄存器结构定义。地址偏移量:0x56，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved         : 1;  /* bit[0]    : reserved */
        unsigned short  cal_rc_en        : 2;  /* bit[1-2]  : Controls manual enable of RC Cal analog block   (SAM) */
        unsigned short  cal_rext_en      : 2;  /* bit[3-4]  : Controls manual enable of Rext Cal analog block   (SAM) */
        unsigned short  cal_bias_speedup : 2;  /* bit[5-6]  : Controls assertion of the Cal Bias Speedup signal (SAM) */
        unsigned short  rextcal_start    : 1;  /* bit[7]    : Self Clearing Bit. Rext-Cal Engine Start
                                                                - This is a pulsed signal used to manually start the Rext-Calibration Engine.
                                                                - The engine is complete as indicated by the rextcal_word_ready.
                                                                - Rext-Cal is automatically performed at each transceiver reset.
                                                                - Firmware control must set this bit to 1 to manually start a calibration. 
                                                                - The computed value is latched and is maintained once the Rext-Cal engine has completed.
                                                                - Calibration takes about 55us to complete (50us for bandgap settle, 5us for calibration) */
        unsigned short  cal_testmux2     : 3;  /* bit[8-10] : CAL_TOP Test Mux #2 Select
                                                                - selection will be made only if the mux is enabled using the cal_testmux2_en 
                                                                The dig_top_test1_sel and dig_top_test2_sel fields must be set to select the CAL_TOP outputs.
                                                                  0 : ibias_test_vbgrext
                                                                  1 : rccal_comp_out
                                                                  2 : rccal_vtrig
                                                                  3 : vbgrrpoly_vup
                                                                  4 : agnd
                                                                  5 : comp_direct_out
                                                                  6 : agnd
                                                                  7 : agnd */
        unsigned short  cal_testmux2_en  : 1;  /* bit[11]   : CAL_TOP Test Mux #2 Enable
                                                                0 : Test mux is disabled (low power state)
                                                                1 : Test mux is enabled */
        unsigned short  cal_testmux1     : 3;  /* bit[12-14]: CAL_TOP Test Mux #1 Select
                                                                - selection will be made only if the mux is enabled using the cal_testmux1_en 
                                                                The dig_top_test1_sel and dig_top_test2_sel fields must be set to select the CAL_TOP outputs
                                                                  0 : ibias_test_vbgrppoly
                                                                  1 : rccal_dualslope
                                                                  2 : agnd
                                                                  3 : bgcore_vbg
                                                                  4 : vbg_buff
                                                                  5 : res_array
                                                                  6 : agnd
                                                                  7 : agnd */
        unsigned short  cal_testmux1_en  : 1;  /* bit[15]   : CAL_TOP Test Mux #1 Enable
                                                                0 : Test mux is disabled (low power state)
                                                                1 : Test mux is enabled */
    } reg;
} RF_CAL_TOP_CTRL_UNION;
#define RF_CAL_TOP_CTRL_cal_rc_en_START         (1)
#define RF_CAL_TOP_CTRL_cal_rc_en_END           (2)
#define RF_CAL_TOP_CTRL_cal_rext_en_START       (3)
#define RF_CAL_TOP_CTRL_cal_rext_en_END         (4)
#define RF_CAL_TOP_CTRL_cal_bias_speedup_START  (5)
#define RF_CAL_TOP_CTRL_cal_bias_speedup_END    (6)
#define RF_CAL_TOP_CTRL_rextcal_start_START     (7)
#define RF_CAL_TOP_CTRL_rextcal_start_END       (7)
#define RF_CAL_TOP_CTRL_cal_testmux2_START      (8)
#define RF_CAL_TOP_CTRL_cal_testmux2_END        (10)
#define RF_CAL_TOP_CTRL_cal_testmux2_en_START   (11)
#define RF_CAL_TOP_CTRL_cal_testmux2_en_END     (11)
#define RF_CAL_TOP_CTRL_cal_testmux1_START      (12)
#define RF_CAL_TOP_CTRL_cal_testmux1_END        (14)
#define RF_CAL_TOP_CTRL_cal_testmux1_en_START   (15)
#define RF_CAL_TOP_CTRL_cal_testmux1_en_END     (15)


/*****************************************************************************
 结构名    : RF_REXTCAL_OVERRIDE_1_UNION
 结构说明  : REXTCAL_OVERRIDE_1 寄存器结构定义。地址偏移量:0x57，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_b_bias_rext_adj_override_value : 5;  /* bit[0-4] : RX LNA-B REXTCAL Override Value
                                                                                      - applied to the RX LNA-B subsystem only if rxrf_lna_b_bias_rext_adj_overide is asserted */
        unsigned short  reserved_0                              : 3;  /* bit[5-7] : reserved */
        unsigned short  rxrf_lna_a_bias_rext_adj_override_value : 5;  /* bit[8-12]: RX LNA-A REXTCAL Override Value
                                                                                      - applied to the RX LNA-A subsystem only if rxrf_lna_a_bias_rext_adj_overide is asserted */
        unsigned short  reserved_1                              : 1;  /* bit[13]  : reserved */
        unsigned short  rxrf_lna_b_bias_rext_adj_override       : 1;  /* bit[14]  : RX LNA-B REXTCAL Override Select
                                                                                     0: Automatic mode - use the value computed by the analog engine contained in the LUT
                                                                                     1: Overide mode - use the value in the rxrf_lna_b_bias_rext_adj_override_value field */
        unsigned short  rxrf_lna_a_bias_rext_adj_override       : 1;  /* bit[15]  : RX LNA-A REXTCAL Override Select
                                                                                     0: Automatic mode - use the value computed by the analog engine contained in the LUT
                                                                                     1: Overide mode - use the value in the rxrf_lna_a_bias_rext_adj_override_value field */
    } reg;
} RF_REXTCAL_OVERRIDE_1_UNION;
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_b_bias_rext_adj_override_value_START  (0)
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_b_bias_rext_adj_override_value_END    (4)
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_a_bias_rext_adj_override_value_START  (8)
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_a_bias_rext_adj_override_value_END    (12)
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_b_bias_rext_adj_override_START        (14)
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_b_bias_rext_adj_override_END          (14)
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_a_bias_rext_adj_override_START        (15)
#define RF_REXTCAL_OVERRIDE_1_rxrf_lna_a_bias_rext_adj_override_END          (15)


/*****************************************************************************
 结构名    : RF_REXTCAL_OVERRIDE_2_UNION
 结构说明  : REXTCAL_OVERRIDE_2 寄存器结构定义。地址偏移量:0x58，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx_rext_adj_override_value  : 5;  /* bit[0-4] : REXTCAL Override Value for RX
                                                                          - applied to the RX subsystem only if rx_rext_adj_overide is asserted */
        unsigned short  reserved_0                  : 3;  /* bit[5-7] : reserved */
        unsigned short  aux_rext_adj_override_value : 5;  /* bit[8-12]: AUX REXTCAL Override Value
                                                                          - applied to the AUX block only if aux_rext_adj_overide is asserted */
        unsigned short  reserved_1                  : 1;  /* bit[13]  : reserved */
        unsigned short  rx_rext_adj_override        : 1;  /* bit[14]  : RX REXTCAL Override Select
                                                                         0: Automatic mode - use the value computed by the analog engine contained in the cal_rext_word field
                                                                         1: Overide mode - use the value in the rx_rext_adj_override field */
        unsigned short  aux_rext_adj_override       : 1;  /* bit[15]  : AUX REXTCAL Override Select
                                                                         0: Automatic mode - use the value computed by the analog engine contained in the cal_rext_word field
                                                                         1: Overide mode - use the value in the aux_rext_adj_override field */
    } reg;
} RF_REXTCAL_OVERRIDE_2_UNION;
#define RF_REXTCAL_OVERRIDE_2_rx_rext_adj_override_value_START   (0)
#define RF_REXTCAL_OVERRIDE_2_rx_rext_adj_override_value_END     (4)
#define RF_REXTCAL_OVERRIDE_2_aux_rext_adj_override_value_START  (8)
#define RF_REXTCAL_OVERRIDE_2_aux_rext_adj_override_value_END    (12)
#define RF_REXTCAL_OVERRIDE_2_rx_rext_adj_override_START         (14)
#define RF_REXTCAL_OVERRIDE_2_rx_rext_adj_override_END           (14)
#define RF_REXTCAL_OVERRIDE_2_aux_rext_adj_override_START        (15)
#define RF_REXTCAL_OVERRIDE_2_aux_rext_adj_override_END          (15)


/*****************************************************************************
 结构名    : RF_RCCAL_OVERRIDE_UNION
 结构说明  : RCCAL_OVERRIDE 寄存器结构定义。地址偏移量:0x59，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx_rccal_adj_override_value : 4;  /* bit[0-3]  : RC-Cal Override Value for RX
                                                                           - applied to the RX subsystem only if rx_rccal_adj_overide is asserted */
        unsigned short  reserved_0                  : 4;  /* bit[4-7]  : reserved */
        unsigned short  tx_rccal_adj_override_value : 4;  /* bit[8-11] : RC-Cal Override Value for TX
                                                                           - applied to the TX subsystem only if tx_rccal_adj_overide is asserted */
        unsigned short  reserved_1                  : 2;  /* bit[12-13]: reserved */
        unsigned short  rx_rccal_adj_override       : 1;  /* bit[14]   : RX RC-Cal Override Select
                                                                          0: Automatic mode - use the value computed using rccal analog engine words
                                                                          1: Overide mode - use the value in the rx_rccal_adj_override field */
        unsigned short  tx_rccal_adj_override       : 1;  /* bit[15]   : TX RC-Cal Override Select
                                                                          0: Automatic mode - use the value computed by the analog engine contained in the cal_rc_analog_word field
                                                                          1: Overide mode - use the value in the tx_rccal_adj_override field */
    } reg;
} RF_RCCAL_OVERRIDE_UNION;
#define RF_RCCAL_OVERRIDE_rx_rccal_adj_override_value_START  (0)
#define RF_RCCAL_OVERRIDE_rx_rccal_adj_override_value_END    (3)
#define RF_RCCAL_OVERRIDE_tx_rccal_adj_override_value_START  (8)
#define RF_RCCAL_OVERRIDE_tx_rccal_adj_override_value_END    (11)
#define RF_RCCAL_OVERRIDE_rx_rccal_adj_override_START        (14)
#define RF_RCCAL_OVERRIDE_rx_rccal_adj_override_END          (14)
#define RF_RCCAL_OVERRIDE_tx_rccal_adj_override_START        (15)
#define RF_RCCAL_OVERRIDE_tx_rccal_adj_override_END          (15)


/*****************************************************************************
 结构名    : RF_REXTCAL_DATA_UNION
 结构说明  : REXTCAL_DATA 寄存器结构定义。地址偏移量:0x5A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  cal_rext_word      : 5;  /* bit[0-4] : REXTCAL Calibration Value
                                                                 This is the value returned from the Resistor calibration analog engine */
        unsigned short  cal_rext_wordready : 1;  /* bit[5]   : REXTCAL analog engine Output Ready */
        unsigned short  rextcal_done       : 1;  /* bit[6]   : Signal from digital rextcal fsm indicating when cal is finish */
        unsigned short  reserved           : 9;  /* bit[7-15]: reserved */
    } reg;
} RF_REXTCAL_DATA_UNION;
#define RF_REXTCAL_DATA_cal_rext_word_START       (0)
#define RF_REXTCAL_DATA_cal_rext_word_END         (4)
#define RF_REXTCAL_DATA_cal_rext_wordready_START  (5)
#define RF_REXTCAL_DATA_cal_rext_wordready_END    (5)
#define RF_REXTCAL_DATA_rextcal_done_START        (6)
#define RF_REXTCAL_DATA_rextcal_done_END          (6)


/*****************************************************************************
 结构名    : RF_RCCAL_DATA_UNION
 结构说明  : RCCAL_DATA 寄存器结构定义。地址偏移量:0x5B，初值:0x0666，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reg_rc_analog_word    : 4;  /* bit[0-3]  : RC Pole Calibration Value
                                                                     This is the value returned from the RC pole calibration analog engine */
        unsigned short  rx_rccal_adj          : 4;  /* bit[4-7]  : RX RC Calibration correction word */
        unsigned short  tx_rccal_adj          : 4;  /* bit[8-11] : TX RC Calibration correction word */
        unsigned short  reg_rc_measure_finish : 1;  /* bit[12]   : RC Calibration Data Ready
                                                                    0: reg_rc_analog_word will be valid (or updated) when the rc cal completes
                                                                    1: rc cal completed and reg_rc_analog_word is valid */
        unsigned short  reserved              : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_RCCAL_DATA_UNION;
#define RF_RCCAL_DATA_reg_rc_analog_word_START     (0)
#define RF_RCCAL_DATA_reg_rc_analog_word_END       (3)
#define RF_RCCAL_DATA_rx_rccal_adj_START           (4)
#define RF_RCCAL_DATA_rx_rccal_adj_END             (7)
#define RF_RCCAL_DATA_tx_rccal_adj_START           (8)
#define RF_RCCAL_DATA_tx_rccal_adj_END             (11)
#define RF_RCCAL_DATA_reg_rc_measure_finish_START  (12)
#define RF_RCCAL_DATA_reg_rc_measure_finish_END    (12)


/*****************************************************************************
 结构名    : RF_RCCAL_CTRL_UNION
 结构说明  : RCCAL_CTRL 寄存器结构定义。地址偏移量:0x5C，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  cal_rc_start : 1;  /* bit[0]   : Self Clearing Bit. Manual start control for RC calibration
                                                          - Operation is complete when reg_rc_measure_finish is asserted
                                                          - Computed value is available in the reg_rc_analog_word field
                                                          0: No operation
                                                          1: Start RC calibration engine */
        unsigned short  reserved_0   : 3;  /* bit[1-3] : reserved */
        unsigned short  cal_rc_done  : 2;  /* bit[4-5] : RC Calibration Done Override (SAM)
                                                         0 : RC calibration done signal is controlled by the analog engine
                                                         1 : Reserved
                                                         2 : RC Calibration done signal is always off.
                                                         3 : RC Calibration done signal is always on */
        unsigned short  reserved_1   : 10; /* bit[6-15]: reserved */
    } reg;
} RF_RCCAL_CTRL_UNION;
#define RF_RCCAL_CTRL_cal_rc_start_START  (0)
#define RF_RCCAL_CTRL_cal_rc_start_END    (0)
#define RF_RCCAL_CTRL_cal_rc_done_START   (4)
#define RF_RCCAL_CTRL_cal_rc_done_END     (5)


/*****************************************************************************
 结构名    : RF_REXTCAL_OVERRIDE_3_UNION
 结构说明  : REXTCAL_OVERRIDE_3 寄存器结构定义。地址偏移量:0x5D，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_filter_b_bias_rext_adj : 5;  /* bit[0-4]  : RXIF-B Filter Bias Override Value */
        unsigned short  reserved_0                  : 2;  /* bit[5-6]  : reserved */
        unsigned short  rxif_filter_b_bias_override : 1;  /* bit[7]    : RXIF-B Filter Bias Override Select */
        unsigned short  rxif_filter_a_bias_rext_adj : 5;  /* bit[8-12] : RXIF-A Filter Bias Override Value */
        unsigned short  reserved_1                  : 2;  /* bit[13-14]: reserved */
        unsigned short  rxif_filter_a_bias_override : 1;  /* bit[15]   : RXIF-A Filter Bias Override Select */
    } reg;
} RF_REXTCAL_OVERRIDE_3_UNION;
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_b_bias_rext_adj_START  (0)
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_b_bias_rext_adj_END    (4)
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_b_bias_override_START  (7)
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_b_bias_override_END    (7)
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_a_bias_rext_adj_START  (8)
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_a_bias_rext_adj_END    (12)
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_a_bias_override_START  (15)
#define RF_REXTCAL_OVERRIDE_3_rxif_filter_a_bias_override_END    (15)


/*****************************************************************************
 结构名    : RF_TDD_SAM_CTRL1_UNION
 结构说明  : TDD_SAM_CTRL1 寄存器结构定义。地址偏移量:0x60，初值:0x0004，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tdd_rx_lo_en       : 2;  /* bit[0-1] : TDD RX LO Enable (SAM)
                                                                 - Override control for RX LO enable when in TDD mode
                                                                0: Automatic control
                                                                1: Reserved
                                                                2: Always off in TDD mode
                                                                3: Always on in TDD mode */
        unsigned short  tdd_lo_frontend_en : 1;  /* bit[2]   : Single Bit Control for TDD LO. This featured is activated (enable) when this field = 1. When activated, all the time-critical events + signals needed to turn-on or turn-off the TDD LO are placed under the control of a RFIC hardware timer/logic block that is triggered upon entery into TDD mode; with turn-on delay = 20us and turn-off =0us */
        unsigned short  reserved           : 13; /* bit[3-15]: reserved */
    } reg;
} RF_TDD_SAM_CTRL1_UNION;
#define RF_TDD_SAM_CTRL1_tdd_rx_lo_en_START        (0)
#define RF_TDD_SAM_CTRL1_tdd_rx_lo_en_END          (1)
#define RF_TDD_SAM_CTRL1_tdd_lo_frontend_en_START  (2)
#define RF_TDD_SAM_CTRL1_tdd_lo_frontend_en_END    (2)


/*****************************************************************************
 结构名    : RF_TDD_SAM_CTRL2_UNION
 结构说明  : TDD_SAM_CTRL2 寄存器结构定义。地址偏移量:0x61，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0         : 2;  /* bit[0-1]  : reserved */
        unsigned short  tdd_txcal_en       : 2;  /* bit[2-3]  : TDD TX Calibration Enable (SAM)
                                                                  - Override control TX calibration during  TDD mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in TDD-TX mode
                                                                 3: Always on in TDD-TX mode */
        unsigned short  tdd_tx_speedup     : 2;  /* bit[4-5]  : TDD TX Datapath Speedup (SAM)
                                                                  - Override control for TX datapath speedup (IF filter) in TDD mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in TDD mode
                                                                 3: Always on in TDD mode */
        unsigned short  reserved_1         : 2;  /* bit[6-7]  : reserved */
        unsigned short  tdd_tx_ldo_speedup : 2;  /* bit[8-9]  : TDD TX LDO Speedup (SAM)
                                                                  - Override control for TX datapath Vreg enable when in TDD mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in TDD mode
                                                                 3: Always on in TDD mode */
        unsigned short  tdd_tx_ldo_en      : 2;  /* bit[10-11]: TDD TX LDO Enable (SAM)
                                                                  - Override control for TX datapath Vreg enable when in TDD mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in TDD mode
                                                                 3: Always on in TDD mode */
        unsigned short  tdd_tx_en          : 2;  /* bit[12-13]: TDD TX Enable (SAM)
                                                                  - Override control for TX datapath enable when in TDD mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in TDD mode
                                                                 3: Always on in TDD mode */
        unsigned short  tdd_tx_lo_en       : 2;  /* bit[14-15]: TDD TX LO Enable (SAM)
                                                                  - Override control for TX LO enable when in TDD mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in TDD mode
                                                                 3: Always on in TDD mode */
    } reg;
} RF_TDD_SAM_CTRL2_UNION;
#define RF_TDD_SAM_CTRL2_tdd_txcal_en_START        (2)
#define RF_TDD_SAM_CTRL2_tdd_txcal_en_END          (3)
#define RF_TDD_SAM_CTRL2_tdd_tx_speedup_START      (4)
#define RF_TDD_SAM_CTRL2_tdd_tx_speedup_END        (5)
#define RF_TDD_SAM_CTRL2_tdd_tx_ldo_speedup_START  (8)
#define RF_TDD_SAM_CTRL2_tdd_tx_ldo_speedup_END    (9)
#define RF_TDD_SAM_CTRL2_tdd_tx_ldo_en_START       (10)
#define RF_TDD_SAM_CTRL2_tdd_tx_ldo_en_END         (11)
#define RF_TDD_SAM_CTRL2_tdd_tx_en_START           (12)
#define RF_TDD_SAM_CTRL2_tdd_tx_en_END             (13)
#define RF_TDD_SAM_CTRL2_tdd_tx_lo_en_START        (14)
#define RF_TDD_SAM_CTRL2_tdd_tx_lo_en_END          (15)


/*****************************************************************************
 结构名    : RF_TDD_3G4G_FSM_TIME_UNION
 结构说明  : TDD_3G4G_FSM_TIME 寄存器结构定义。地址偏移量:0x62，初值:0xDDF9，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tdd_idle_cal_wait_time   : 4;  /* bit[0-3]  : TDD Idle-to-Cal Wait Time (80us minimum, 5us resolution)
                                                                         Reset Value = 100usec ( common to RX-CAL and TX-CAL, use 100usec as worst case)
                                                                         - doubler mode selected by rx_wait_time_double_mode
                                                                         Normal Mode (55us minimum, 5us resolution)  
                                                                            Wait time = (1056 + tdd_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                                                                         Doubler Mode (0us minimum, 10us resolution)
                                                                            Wait time = (0 + tdd_idle_cal_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  tdd_idle_stdby_wait_time : 4;  /* bit[4-7]  : TDD Idle-to-Standby Wait Time
                                                                         Reset Value = 130usec
                                                                         - doubler mode selected by rx_wait_time_double_mode
                                                                         Normal Mode (55us minimum, 5us resolution)  
                                                                            Wait time = (1056 + tdd_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                                                                         Doubler Mode (0us minimum, 10us resolution)
                                                                            Wait time = (0 + tdd_idle_stdby_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  tdd_idle_rxon_wait_time  : 4;  /* bit[8-11] : TDD Idle-to-RXOn Wait Time
                                                                         Reset Value = 120usec
                                                                         - doubler mode selected by rx_wait_time_double_mode
                                                                         Normal Mode (55us minimum, 5us resolution)  
                                                                            Wait time = (1056 + tdd_idle_rxon_wait_time * 96) * 1/tcxo_frequency)
                                                                         Doubler Mode (0us minimum, 10us resolution)
                                                                            Wait time = (0 + tdd_idle_rxon_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  tdd_idle_txon_wait_time  : 4;  /* bit[12-15]: TDD Idle-to-TXOn Wait Time
                                                                         Reset Value = 120usec
                                                                         - doubler mode selected by rx_wait_time_double_mode
                                                                         Normal Mode (55us minimum, 5us resolution)  
                                                                            Wait time = (1056 + tdd_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                                                                         Doubler Mode (0us minimum, 10us resolution)
                                                                            Wait time = (0 + tdd_idle_txon_wait_time * 192) * 1/tcxo_frequency) */
    } reg;
} RF_TDD_3G4G_FSM_TIME_UNION;
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_cal_wait_time_START    (0)
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_cal_wait_time_END      (3)
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_stdby_wait_time_START  (4)
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_stdby_wait_time_END    (7)
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_rxon_wait_time_START   (8)
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_rxon_wait_time_END     (11)
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_txon_wait_time_START   (12)
#define RF_TDD_3G4G_FSM_TIME_tdd_idle_txon_wait_time_END     (15)


/*****************************************************************************
 结构名    : RF_FDDTX_SAM_CTRL1_UNION
 结构说明  : FDDTX_SAM_CTRL1 寄存器结构定义。地址偏移量:0x63，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  fdd_txcal_en       : 2;  /* bit[0-1]  : FDD TX Calibration Enable (SAM)
                                                                  - Override control TX calibration during  FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX mode
                                                                 3: Always on in FDD-TX mode */
        unsigned short  fdd_tx_speedup     : 2;  /* bit[2-3]  : FDD TX Datapath Speedup (SAM)
                                                                  - Override control for TX datapath speedup (IF filter) in FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX mode
                                                                 3: Always on in FDD-TX mode */
        unsigned short  fdd_tx_ldo_speedup : 2;  /* bit[4-5]  : FDD TX LDO Speedup (SAM)
                                                                  -  Override control for TX datapath Vreg speedup pulse when in FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX mode
                                                                 3: Always on in FDD-TX mode */
        unsigned short  fdd_tx_ldo_en      : 2;  /* bit[6-7]  : FDD TX LDO Enable (SAM)
                                                                  - Override control for TX datapath Vreg enable when in FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX mode
                                                                 3: Always on in FDD-TX mode */
        unsigned short  fdd_tx_en          : 2;  /* bit[8-9]  : FDD TX Enable (SAM)
                                                                  - Override control for TX datapath enable when in FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX  mode
                                                                 3: Always on in FDD-TX  mode */
        unsigned short  fdd_plltx_en       : 2;  /* bit[10-11]: FDD PLLTX Enable (SAM)
                                                                  - Override control for PLLTX enable when in FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX mode
                                                                 3: Always on in FDD-TX mode */
        unsigned short  fdd_tx_lo_en       : 2;  /* bit[12-13]: FDD TX LO Enable (SAM)
                                                                  - Override control for TX LO enable when in FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX mode
                                                                 3: Always on in FDD-TX mode */
        unsigned short  fdd_txlo_ldo_en    : 2;  /* bit[14-15]: FDD TX LO LDO Enable (SAM)
                                                                 - Override control for TXLO Vreg when in FDD-TX mode
                                                                 0: Automatic control
                                                                 1: Reserved
                                                                 2: Always off in FDD-TX mode
                                                                 3: Always on in FDD-TX mode */
    } reg;
} RF_FDDTX_SAM_CTRL1_UNION;
#define RF_FDDTX_SAM_CTRL1_fdd_txcal_en_START        (0)
#define RF_FDDTX_SAM_CTRL1_fdd_txcal_en_END          (1)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_speedup_START      (2)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_speedup_END        (3)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_ldo_speedup_START  (4)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_ldo_speedup_END    (5)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_ldo_en_START       (6)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_ldo_en_END         (7)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_en_START           (8)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_en_END             (9)
#define RF_FDDTX_SAM_CTRL1_fdd_plltx_en_START        (10)
#define RF_FDDTX_SAM_CTRL1_fdd_plltx_en_END          (11)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_lo_en_START        (12)
#define RF_FDDTX_SAM_CTRL1_fdd_tx_lo_en_END          (13)
#define RF_FDDTX_SAM_CTRL1_fdd_txlo_ldo_en_START     (14)
#define RF_FDDTX_SAM_CTRL1_fdd_txlo_ldo_en_END       (15)


/*****************************************************************************
 结构名    : RF_TX_EN_FSM_TIME_UNION
 结构说明  : TX_EN_FSM_TIME 寄存器结构定义。地址偏移量:0x64，初值:0x0301，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tx_speedup_dt     : 4;  /* bit[0-3]  : TX Datapath Speedup Pulse Width, second half (0us minimum, 15us maximum, 1us resolution)
                                                               Reset value = 1 usec */
        unsigned short  tx_ldo_speedup_dt : 4;  /* bit[4-7]  : TX LDO Speedup Pulse Width, second half and TX Datapath Speedup Pulse Width, first half
                                                                (0us minimum, 15us maximum, 1us resolution).
                                                               Reset value = 0 usec */
        unsigned short  tx_speedup_dly    : 4;  /* bit[8-11] : TX Datapath Speedup Pulse Delay and TX LDO Speedup Pulse length, first half
                                                                (0us minimum, 15us maximum, 1us resolution).
                                                               Reset value = 3 usec */
        unsigned short  reserved          : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_TX_EN_FSM_TIME_UNION;
#define RF_TX_EN_FSM_TIME_tx_speedup_dt_START      (0)
#define RF_TX_EN_FSM_TIME_tx_speedup_dt_END        (3)
#define RF_TX_EN_FSM_TIME_tx_ldo_speedup_dt_START  (4)
#define RF_TX_EN_FSM_TIME_tx_ldo_speedup_dt_END    (7)
#define RF_TX_EN_FSM_TIME_tx_speedup_dly_START     (8)
#define RF_TX_EN_FSM_TIME_tx_speedup_dly_END       (11)


/*****************************************************************************
 结构名    : RF_TX_2G_FSM_TIME_UNION
 结构说明  : TX_2G_FSM_TIME 寄存器结构定义。地址偏移量:0x65，初值:0x0CE8，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tx_2g_idle_cal_wait_time   : 4;  /* bit[0-3]  : FDD 2G Idle-to-TXCal Wait Time
                                                                           Reset Value = 140usec
                                                                           - doubler mode selected by tx_wait_time_double_mode
                                                                           Normal Mode (100us minimum, 5us resolution)  
                                                                              Wait time = (1920 + tx_2g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                                                                           Doubler Mode (50us minimum, 10us resolution)
                                                                              Wait time = (960 + tx_2g_idle_cal_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  tx_2g_idle_stdby_wait_time : 4;  /* bit[4-7]  : FDD 2G Idle-to-Standby Wait Time
                                                                           Reset Value = 170usec
                                                                           - doubler mode selected by tx_wait_time_double_mode
                                                                           Normal Mode (100us minimum, 5us resolution)  
                                                                              Wait time = (1920 + tx_2g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                                                                           Doubler Mode (50us minimum, 10us resolution)
                                                                              Wait time = (960 + tx_2g_idle_stdby_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  tx_2g_idle_txon_wait_time  : 4;  /* bit[8-11] : FDD 2G Idle-to-TXOn Wait Time
                                                                           Reset Value = 160usec
                                                                           - doubler mode selected by tx_wait_time_double_mode
                                                                           Normal Mode (100us minimum, 5us resolution)  
                                                                              Wait time = (1920 + tx_2g_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                                                                           Doubler Mode (50us minimum, 10us resolution)
                                                                              Wait time = (960 + tx_2g_idle_txon_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  reserved                   : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_TX_2G_FSM_TIME_UNION;
#define RF_TX_2G_FSM_TIME_tx_2g_idle_cal_wait_time_START    (0)
#define RF_TX_2G_FSM_TIME_tx_2g_idle_cal_wait_time_END      (3)
#define RF_TX_2G_FSM_TIME_tx_2g_idle_stdby_wait_time_START  (4)
#define RF_TX_2G_FSM_TIME_tx_2g_idle_stdby_wait_time_END    (7)
#define RF_TX_2G_FSM_TIME_tx_2g_idle_txon_wait_time_START   (8)
#define RF_TX_2G_FSM_TIME_tx_2g_idle_txon_wait_time_END     (11)


/*****************************************************************************
 结构名    : RF_TX_3G4G_FSM_TIME_UNION
 结构说明  : TX_3G4G_FSM_TIME 寄存器结构定义。地址偏移量:0x66，初值:0x0DF9，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tx_3g4g_idle_cal_wait_time   : 4;  /* bit[0-3]  : FDD 3G4G Idle-to-TXCal Wait Time
                                                                             Reset Value = 100usec
                                                                             - doubler mode selected by tx_wait_time_double_mode
                                                                             Normal Mode (55us minimum, 5us resolution)  
                                                                                Wait time = (1056 + tx_3g4g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                                                                             Doubler Mode (0us minimum, 10us resolution)
                                                                                Wait time = (0 + tx_3g4g_idle_cal_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  tx_3g4g_idle_stdby_wait_time : 4;  /* bit[4-7]  : FDD 3G4G Idle-to-Standby Wait Time
                                                                             Reset Value = 130usec
                                                                             - doubler mode selected by tx_wait_time_double_mode
                                                                             Normal Mode (55us minimum, 5us resolution)  
                                                                                Wait time = (1056 + tx_3g4g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                                                                             Doubler Mode (0us minimum, 10us resolution)
                                                                                Wait time = (0 + tx_3g4g_idle_stdby_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  tx_3g4g_idle_txon_wait_time  : 4;  /* bit[8-11] : FDD 3G4G Idle-to-TXOn Wait Time
                                                                             Reset Value = 120usec
                                                                             - doubler mode selected by tx_wait_time_double_mode
                                                                             Normal Mode (55us minimum, 5us resolution)  
                                                                                Wait time = (1056 + tx_3g4g_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                                                                             Doubler Mode (0us minimum, 10us resolution)
                                                                                Wait time = (0 + tx_3g4g_idle_txon_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  reserved                     : 3;  /* bit[12-14]: reserved */
        unsigned short  tx_wait_time_double_mode     : 1;  /* bit[15]   : TX Wait Timer Resolution and Range Doubler Enable
                                                                           - This field controls all TX mode 2G and 3G4G Wait Time selections
                                                                           0 : Normal mode
                                                                           1 : Double mode */
    } reg;
} RF_TX_3G4G_FSM_TIME_UNION;
#define RF_TX_3G4G_FSM_TIME_tx_3g4g_idle_cal_wait_time_START    (0)
#define RF_TX_3G4G_FSM_TIME_tx_3g4g_idle_cal_wait_time_END      (3)
#define RF_TX_3G4G_FSM_TIME_tx_3g4g_idle_stdby_wait_time_START  (4)
#define RF_TX_3G4G_FSM_TIME_tx_3g4g_idle_stdby_wait_time_END    (7)
#define RF_TX_3G4G_FSM_TIME_tx_3g4g_idle_txon_wait_time_START   (8)
#define RF_TX_3G4G_FSM_TIME_tx_3g4g_idle_txon_wait_time_END     (11)
#define RF_TX_3G4G_FSM_TIME_tx_wait_time_double_mode_START      (15)
#define RF_TX_3G4G_FSM_TIME_tx_wait_time_double_mode_END        (15)


/*****************************************************************************
 结构名    : RF_TX_PATH_CTRL1_UNION
 结构说明  : TX_PATH_CTRL1 寄存器结构定义。地址偏移量:0x67，初值:0x02E4，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_vg2cm_adj  : 3;  /* bit[0-2]  : Tx RF VGA cascode gate voltage.
                                                             Vlocm = 1.05V + (code * 100mV) */
        unsigned short  txrf_vlocm_adj  : 3;  /* bit[3-5]  : Tx mixer LO common mode voltage.
                                                             Vlocm = 0.9V + (code * 50mV) */
        unsigned short  txrf_ibias1_adj : 4;  /* bit[6-9]  : Tx RF VGA common source amplifier (x4) bias current adjustment.
                                                             Idd = 4 * (5.5mA + (code * 0.75mA)) */
        unsigned short  reserved        : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_TX_PATH_CTRL1_UNION;
#define RF_TX_PATH_CTRL1_txrf_vg2cm_adj_START   (0)
#define RF_TX_PATH_CTRL1_txrf_vg2cm_adj_END     (2)
#define RF_TX_PATH_CTRL1_txrf_vlocm_adj_START   (3)
#define RF_TX_PATH_CTRL1_txrf_vlocm_adj_END     (5)
#define RF_TX_PATH_CTRL1_txrf_ibias1_adj_START  (6)
#define RF_TX_PATH_CTRL1_txrf_ibias1_adj_END    (9)


/*****************************************************************************
 结构名    : RF_TX_PATH_CTRL2_UNION
 结构说明  : TX_PATH_CTRL2 寄存器结构定义。地址偏移量:0x68，初值:0x0240，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tx_testmux_sel : 3;  /* bit[0-2]  : TX Subsystem Test Mux Select
                                                            Select TX sub-system signals to send to thechip top-level  test mux.  Top-level muxes must be enabled and set for TX (top_testmux1_en = 1, top_testmux2_en=1, top_testmux1_sel=2, top_testmux2_sel=2) to output the TX test signals to chip pins TEST_1 and TEST_2.
                                                            
                                                            select : mux output  1               select : mux output 2
                                                            &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                               0   : txmixer_lb_bbi+                0      : txmixer_lb_bbi-
                                                               1   : txmixer_lb_bbq+               1      : txmixer_lb_bbq-
                                                               2   : txfb_vreg                          2      : txif_vreg_fb
                                                               3   : txlo_vreg                          3      : txfb_hp
                                                               4   : GND_TXRF                      4      : txfb_env_vcm
                                                               5   : txfb_rsm_core_bias           5      : vdd_txrf_lb 
                                                               6   : txfb_rms_vga_inp              6      : txfb_rms_vga_inn
                                                               7   : txrf_lb_vlocm                     7     :  txrf_lb_vg2cm */
        unsigned short  tx_testmux_en  : 1;  /* bit[3]    : Enables the two tx_top block test mux outputs. */
        unsigned short  txlo_vreg_adj  : 3;  /* bit[4-6]  : TXLO Divider Vreg Output Voltage
                                                              - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                Code                     Vout
                                                                &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                000                        1.26V
                                                                001                        1.31V
                                                                010                        1.35V
                                                                011                        1.39V
                                                                100                        1.44V
                                                                101                        1.48V
                                                                110                        1.53V
                                                                111                        1.57V */
        unsigned short  txrf_tcomp_adj : 3;  /* bit[7-9]  : Tx RF VGA temperature-dependent reference bias current adjustment.
                                                            Iref(T,code) = 0.0135uA * (1 + code) * (T[degC]-55[degC]) + 20uA */
        unsigned short  reserved       : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_TX_PATH_CTRL2_UNION;
#define RF_TX_PATH_CTRL2_tx_testmux_sel_START  (0)
#define RF_TX_PATH_CTRL2_tx_testmux_sel_END    (2)
#define RF_TX_PATH_CTRL2_tx_testmux_en_START   (3)
#define RF_TX_PATH_CTRL2_tx_testmux_en_END     (3)
#define RF_TX_PATH_CTRL2_txlo_vreg_adj_START   (4)
#define RF_TX_PATH_CTRL2_txlo_vreg_adj_END     (6)
#define RF_TX_PATH_CTRL2_txrf_tcomp_adj_START  (7)
#define RF_TX_PATH_CTRL2_txrf_tcomp_adj_END    (9)


/*****************************************************************************
 结构名    : RF_RX_SAM_CTRL1_UNION
 结构说明  : RX_SAM_CTRL1 寄存器结构定义。地址偏移量:0x69，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  fdd_tdd_dcoc_en     : 2;  /* bit[0-1]  : FDD/TDD RX DCOC Enable (SAM)
                                                                  - Override control for RX-A and RX-B DCOC DAC when in FDD-RX or TDD mode
                                                                  0: Automatic control
                                                                  1: Reserved
                                                                  2: Always off
                                                                  3: Always on */
        unsigned short  fdd_tdd_lna_speedup : 2;  /* bit[2-3]  : FDD/TDD RX LNA Speedup (SAM)
                                                                  - Override control for RX-A and RX-B LNA Speedup Pulse when in FDD-RX or TDD mode
                                                                  0: Automatic control
                                                                  1: Reserved
                                                                  2: Always off
                                                                  3: Always on */
        unsigned short  fdd_tdd_lna_en      : 2;  /* bit[4-5]  : FDD/TDD LNA Enable (SAM)
                                                                  - Override control for RX-A and RX-B LNA enable when in FDD-RX or TDD mode
                                                                  0: Automatic control
                                                                  1: Reserved
                                                                  2: Always off
                                                                  3: Always on */
        unsigned short  fdd_tdd_rx_speedup  : 2;  /* bit[6-7]  : FDD/TDD RX Datapath Speedup (SAM)
                                                                  - Override control for RX-A and RX-B datapath Vreg enable when in FDD-RX or TDD mode
                                                                  0: Automatic control
                                                                  1: Reserved
                                                                  2: Always off
                                                                  3: Always on */
        unsigned short  reserved            : 2;  /* bit[8-9]  : reserved */
        unsigned short  fdd_tdd_rx_en       : 2;  /* bit[10-11]: FDD/TDD RX Enable (SAM)
                                                                  - Override control for RX-A and RX-B datapath enable when in FDD-RX or TDD mode
                                                                  0: Automatic control
                                                                  1: Reserved
                                                                  2: Always off
                                                                  3: Always on */
        unsigned short  fdd_tdd_pllrx_en    : 2;  /* bit[12-13]: FDD/TDD PLLRX Enable (SAM)
                                                                  - Override control for PLL-RX enable when in FDD-RX or TDD-RX mode
                                                                  0: Automatic control
                                                                  1: Reserved
                                                                  2: Always off
                                                                  3: Always on */
        unsigned short  fdd_rx_lo_en        : 2;  /* bit[14-15]: FDD RX LO Enable (SAM)
                                                                  - Override control for RX LO divider enabling sequence for RX-A and RX-B when in FDD-RX mode
                                                                  0: Automatic control
                                                                  1: Reserved
                                                                  2: Always off in FDD-RX mode
                                                                  3: Always on in FDD-RX mode */
    } reg;
} RF_RX_SAM_CTRL1_UNION;
#define RF_RX_SAM_CTRL1_fdd_tdd_dcoc_en_START      (0)
#define RF_RX_SAM_CTRL1_fdd_tdd_dcoc_en_END        (1)
#define RF_RX_SAM_CTRL1_fdd_tdd_lna_speedup_START  (2)
#define RF_RX_SAM_CTRL1_fdd_tdd_lna_speedup_END    (3)
#define RF_RX_SAM_CTRL1_fdd_tdd_lna_en_START       (4)
#define RF_RX_SAM_CTRL1_fdd_tdd_lna_en_END         (5)
#define RF_RX_SAM_CTRL1_fdd_tdd_rx_speedup_START   (6)
#define RF_RX_SAM_CTRL1_fdd_tdd_rx_speedup_END     (7)
#define RF_RX_SAM_CTRL1_fdd_tdd_rx_en_START        (10)
#define RF_RX_SAM_CTRL1_fdd_tdd_rx_en_END          (11)
#define RF_RX_SAM_CTRL1_fdd_tdd_pllrx_en_START     (12)
#define RF_RX_SAM_CTRL1_fdd_tdd_pllrx_en_END       (13)
#define RF_RX_SAM_CTRL1_fdd_rx_lo_en_START         (14)
#define RF_RX_SAM_CTRL1_fdd_rx_lo_en_END           (15)


/*****************************************************************************
 结构名    : RF_RXIF_SAM_CTRL1_UNION
 结构说明  : RXIF_SAM_CTRL1 寄存器结构定义。地址偏移量:0x6A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_filter_en  : 2;  /* bit[0-1]  : RXIF LPF Enable (SAM)
                                                              - Override control for RX-A and RX-B LPF Enable when in FDD-RX or TDD mode
                                                              0: Automatic control
                                                              1: Reserved
                                                              2: Always off
                                                              3: Always on */
        unsigned short  rxif_tia_en     : 2;  /* bit[2-3]  : RXIF TIA Enable (SAM)
                                                              - Override control for RX-A and RX-B TIA Enable when in FDD-RX or TDD mode
                                                              0: Automatic control
                                                              1: Reserved
                                                              2: Always off
                                                              3: Always on */
        unsigned short  rxif_vga_en     : 2;  /* bit[4-5]  : RXIF VGA Enable (SAM)
                                                              - Override control for RX-A and RX-B VGA Enable when in FDD-RX or TDD mode
                                                              0: Automatic control
                                                              1: Reserved
                                                              2: Always off
                                                              3: Always on */
        unsigned short  rxif_txcal_en   : 2;  /* bit[6-7]  : RXIF B Path DCOC DAC Control Word Override (SAM)
                                                               - DCOC value override control for RX-Binput value control
                                                               -  Manual selection between register map  or  constant 128 (decimal) input
                                                              0: RX-B DCOC value is set to 128 during TX-CAL mode and specified from the rxif_dcoc_b register field during all other modes
                                                              1: Reserved
                                                              2: RX-B DCOC value is always specified from the rxif_dcoc_b register field
                                                              3: RX-B DCOC value is always set to 128 */
        unsigned short  rxif_filt_sw_en : 2;  /* bit[8-9]  : RXIF LPF Switch Enable (SAM)
                                                              - Override control for RX-A and RX-B LPF Switch Enable when in FDD-RX or TDD mode
                                                              0: Automatic control
                                                              1: Reserved
                                                              2: Always off
                                                              3: Always on */
        unsigned short  reserved        : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_RXIF_SAM_CTRL1_UNION;
#define RF_RXIF_SAM_CTRL1_rxif_filter_en_START   (0)
#define RF_RXIF_SAM_CTRL1_rxif_filter_en_END     (1)
#define RF_RXIF_SAM_CTRL1_rxif_tia_en_START      (2)
#define RF_RXIF_SAM_CTRL1_rxif_tia_en_END        (3)
#define RF_RXIF_SAM_CTRL1_rxif_vga_en_START      (4)
#define RF_RXIF_SAM_CTRL1_rxif_vga_en_END        (5)
#define RF_RXIF_SAM_CTRL1_rxif_txcal_en_START    (6)
#define RF_RXIF_SAM_CTRL1_rxif_txcal_en_END      (7)
#define RF_RXIF_SAM_CTRL1_rxif_filt_sw_en_START  (8)
#define RF_RXIF_SAM_CTRL1_rxif_filt_sw_en_END    (9)


/*****************************************************************************
 结构名    : RF_RX_2G_FSM_TIME_UNION
 结构说明  : RX_2G_FSM_TIME 寄存器结构定义。地址偏移量:0x6B，初值:0x56E6，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx_2g_idle_cal_wait_time   : 4;  /* bit[0-3]  : FDD 2G Idle-to-RXCal Wait Time
                                                                           Reset Value = 130usec
                                                                           - doubler mode selected by rx_wait_time_double_mode
                                                                           Normal Mode (100us minimum, 5us resolution)  
                                                                              Wait time = (1920 + rx_2g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                                                                           Doubler Mode (50us minimum, 10us resolution)
                                                                              Wait time = (960 + rx_2g_idle_cal_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  rx_2g_idle_stdby_wait_time : 4;  /* bit[4-7]  : FDD 2G Idle-to-Standby Wait Time
                                                                           Reset Value = 170usec
                                                                           - doubler mode selected by rx_wait_time_double_mode
                                                                           Normal Mode (100us minimum, 5us resolution)  
                                                                              Wait time = (1920 + rx_2g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                                                                           Doubler Mode (50us minimum, 10us resolution)
                                                                              Wait time = (960 + rx_2g_idle_stdby_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  rx_2g_idle_rxon_wait_time  : 4;  /* bit[8-11] : FDD 2G Idle-to-RXOn Wait Time
                                                                           Reset Value = 130usec
                                                                           - doubler mode selected by rx_wait_time_double_mode
                                                                           Normal Mode (100us minimum, 5us resolution)  
                                                                              Wait time = (1920 + rx_2g_idle_rxon_wait_time * 96) * 1/tcxo_frequency)
                                                                           Doubler Mode (50us minimum, 10us resolution)
                                                                              Wait time = (960 + rx_2g_idle_rxon_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  rx_2g_idle_rxmon_wait_time : 4;  /* bit[12-15]: FDD 2G Idle-to-RXOn Wait Time for DRX Monitor Mode
                                                                           Reset Value = 80usec
                                                                           - doubler mode selected by rx_wait_time_double_mode
                                                                           Normal Mode (55us minimum, 5us resolution)  
                                                                              Wait time = (1056 + rx_2g_idle_rxmon_wait_time * 96) * 1/tcxo_frequency)
                                                                           Doubler Mode (0us minimum, 10us resolution)
                                                                              Wait time = (0 + rx_2g_idle_rxmon_wait_time * 192) * 1/tcxo_frequency) */
    } reg;
} RF_RX_2G_FSM_TIME_UNION;
#define RF_RX_2G_FSM_TIME_rx_2g_idle_cal_wait_time_START    (0)
#define RF_RX_2G_FSM_TIME_rx_2g_idle_cal_wait_time_END      (3)
#define RF_RX_2G_FSM_TIME_rx_2g_idle_stdby_wait_time_START  (4)
#define RF_RX_2G_FSM_TIME_rx_2g_idle_stdby_wait_time_END    (7)
#define RF_RX_2G_FSM_TIME_rx_2g_idle_rxon_wait_time_START   (8)
#define RF_RX_2G_FSM_TIME_rx_2g_idle_rxon_wait_time_END     (11)
#define RF_RX_2G_FSM_TIME_rx_2g_idle_rxmon_wait_time_START  (12)
#define RF_RX_2G_FSM_TIME_rx_2g_idle_rxmon_wait_time_END    (15)


/*****************************************************************************
 结构名    : RF_RX_3G4G_FSM_TIME_UNION
 结构说明  : RX_3G4G_FSM_TIME 寄存器结构定义。地址偏移量:0x6C，初值:0x0DDB，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx_3g4g_idle_cal_wait_time   : 4;  /* bit[0-3]  : FDD 3G4G Idle-to-RXCal Wait Time
                                                                             Reset Value = 110usec
                                                                             - doubler mode selected by rx_wait_time_double_mode
                                                                             Normal Mode (55us minimum, 5us resolution)  
                                                                                Wait time = (1056 + rx_3g4g_idle_cal_wait_time * 96) * 1/tcxo_frequency)
                                                                             Doubler Mode (0us minimum, 10us resolution)
                                                                                Wait time = (0 + rx_3g4g_idle_cal_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  rx_3g4g_idle_stdby_wait_time : 4;  /* bit[4-7]  : FDD 3G4G Idle-to-Standby Wait Time
                                                                             Reset Value = 120usec
                                                                             - doubler mode selected by rx_wait_time_double_mode
                                                                             Normal Mode (55us minimum, 5us resolution)  
                                                                                Wait time = (1056 + rx_3g4g_idle_stdby_wait_time * 96) * 1/tcxo_frequency)
                                                                             Doubler Mode (0us minimum, 10us resolution)
                                                                                Wait time = (0 + rx_3g4g_idle_stdby_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  rx_3g4g_idle_rxon_wait_time  : 4;  /* bit[8-11] : FDD 3G4G Idle-to-RXOn Wait Time
                                                                             Reset Value = 120usec
                                                                             - doubler mode selected by rx_wait_time_double_mode
                                                                             Normal Mode (55us minimum, 5us resolution)  
                                                                                Wait time = (1056 + rx_3g4g_idle_txon_wait_time * 96) * 1/tcxo_frequency)
                                                                             Doubler Mode (0us minimum, 10us resolution)
                                                                                Wait time = (0 + rx_3g4g_idle_txon_wait_time * 192) * 1/tcxo_frequency) */
        unsigned short  reserved                     : 3;  /* bit[12-14]: reserved */
        unsigned short  rx_wait_time_double_mode     : 1;  /* bit[15]   : RX Wait Timer Resolution and Range Doubler Enable
                                                                           - This field controls all RX and TDD mode 2G and 3G4G Wait Time selections
                                                                           0 : Normal mode
                                                                           1 : Double mode */
    } reg;
} RF_RX_3G4G_FSM_TIME_UNION;
#define RF_RX_3G4G_FSM_TIME_rx_3g4g_idle_cal_wait_time_START    (0)
#define RF_RX_3G4G_FSM_TIME_rx_3g4g_idle_cal_wait_time_END      (3)
#define RF_RX_3G4G_FSM_TIME_rx_3g4g_idle_stdby_wait_time_START  (4)
#define RF_RX_3G4G_FSM_TIME_rx_3g4g_idle_stdby_wait_time_END    (7)
#define RF_RX_3G4G_FSM_TIME_rx_3g4g_idle_rxon_wait_time_START   (8)
#define RF_RX_3G4G_FSM_TIME_rx_3g4g_idle_rxon_wait_time_END     (11)
#define RF_RX_3G4G_FSM_TIME_rx_wait_time_double_mode_START      (15)
#define RF_RX_3G4G_FSM_TIME_rx_wait_time_double_mode_END        (15)


/*****************************************************************************
 结构名    : RF_RX_EN_FSM_TIME_UNION
 结构说明  : RX_EN_FSM_TIME 寄存器结构定义。地址偏移量:0x6D，初值:0x4250，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_en_dly      : 4;  /* bit[0-3]  : RX LNA Enable Delay Time (0us minimum, 15us maximum, 1us resolution)
                                                                    - This field specifies the delay between the rising edges of RX_EN and LNA_EN controls signals
                                                                    - delay time = (0 + rxrf_lna_en_dly_pwt * 19) * 1/tcxo_frequency)
                                                                  Reset value = 0usec */
        unsigned short  rxrf_lna_speedup_pwt : 4;  /* bit[4-7]  : RX LNA Speedup Pulse Width (0us minimum, 15us maximum, 1us resolution)
                                                                    - pulse width = (0 + rxrf_lna_speedup_pwt * 19) * 1/tcxo_frequency)
                                                                  Reset value = 5usec */
        unsigned short  rx_speedup_dt        : 5;  /* bit[8-12] : RX Datapath Speedup Pulse Turn-Off Delay (0us minimum, 31us maximum, 1us resolution) 
                                                                  It is the time delay from falling edge of rx lna speedup pulse until the falling edge of rx datapath speedup pulse
                                                                    - rx datapath speedup pulse width = ((rxrf_lna_en + rxrf_lna_speedup_pwt + rx_speedup_dt) * 19) /tcxo_frequency)
                                                                  Reset value = 2usec */
        unsigned short  rxif_filt_sw_en_dly  : 3;  /* bit[13-15]: Controls RXIF Filter enable activation delay after falling edge of RX Speedup pulse
                                                                  rxif_filter_sw_en_dly[2:0]    Delay
                                                                  000                                   0us
                                                                  001                                   1us
                                                                  010                                   2us
                                                                  011                                   3us
                                                                  100                                   4us
                                                                  101                                   5us
                                                                  110                                   6us
                                                                  111                                   7us */
    } reg;
} RF_RX_EN_FSM_TIME_UNION;
#define RF_RX_EN_FSM_TIME_rxrf_lna_en_dly_START       (0)
#define RF_RX_EN_FSM_TIME_rxrf_lna_en_dly_END         (3)
#define RF_RX_EN_FSM_TIME_rxrf_lna_speedup_pwt_START  (4)
#define RF_RX_EN_FSM_TIME_rxrf_lna_speedup_pwt_END    (7)
#define RF_RX_EN_FSM_TIME_rx_speedup_dt_START         (8)
#define RF_RX_EN_FSM_TIME_rx_speedup_dt_END           (12)
#define RF_RX_EN_FSM_TIME_rxif_filt_sw_en_dly_START   (13)
#define RF_RX_EN_FSM_TIME_rxif_filt_sw_en_dly_END     (15)


/*****************************************************************************
 结构名    : RF_RX_BIAS_CTRL1_UNION
 结构说明  : RX_BIAS_CTRL1 寄存器结构定义。地址偏移量:0x6E，初值:0x6550，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved              : 4;  /* bit[0-3]  : reserved */
        unsigned short  rxlo_vreg_lodiv_adj   : 4;  /* bit[4-7]  : RXLO Divider Vreg Output Voltage
                                                                     - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                       Code                     Vout
                                                                       &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       0000                       1.22V
                                                                       0001                       1.26V
                                                                       0010                       1.31V
                                                                       0011                       1.35V
                                                                       0100                       1.39V
                                                                       0101                       1.44V
                                                                       0110                       1.48V
                                                                       0111                       1.53V
                                                                       1000 - 1111             Not Used - Reserved */
        unsigned short  rxrf_vreg_rf_adj      : 2;  /* bit[8-9]  : Sets RX RF Vreg output voltage
                                                                   rxif_vreg_rf_adj[1:0]   Vreg
                                                                      00                         1.5V
                                                                      01                         1.55V
                                                                      10                         1.6V
                                                                      11                         1.6V */
        unsigned short  rxrf_mixer_vgbias_adj : 2;  /* bit[10-11]: Sets RX RF Mixer gate common mode bias voltage
                                                                   rxrf_mixer_vgbias_adj[1:0]    Vgbias
                                                                      00                                    700mV
                                                                      01                                    750mV
                                                                      10                                    800mV
                                                                      11                                    850mV */
        unsigned short  rxrf_lna_vgcasc_adj   : 2;  /* bit[12-13]: Sets RX RF LNA Cascode common gate voltage
                                                                   rxrf_lna_vgcasc_adj[1:0]   Vgbias 
                                                                      00                                0.90V
                                                                      01                                0.95V
                                                                      10                                1.00V
                                                                      11                                1.05V */
        unsigned short  rxif_vreg_if_adj      : 2;  /* bit[14-15]: Sets RX IF Vreg output voltage
                                                                   rxif_vreg_if_adj[1:0]   Vreg
                                                                      00                         1.5V
                                                                      01                         1.55V
                                                                      10                         1.6V
                                                                      11                         1.6V */
    } reg;
} RF_RX_BIAS_CTRL1_UNION;
#define RF_RX_BIAS_CTRL1_rxlo_vreg_lodiv_adj_START    (4)
#define RF_RX_BIAS_CTRL1_rxlo_vreg_lodiv_adj_END      (7)
#define RF_RX_BIAS_CTRL1_rxrf_vreg_rf_adj_START       (8)
#define RF_RX_BIAS_CTRL1_rxrf_vreg_rf_adj_END         (9)
#define RF_RX_BIAS_CTRL1_rxrf_mixer_vgbias_adj_START  (10)
#define RF_RX_BIAS_CTRL1_rxrf_mixer_vgbias_adj_END    (11)
#define RF_RX_BIAS_CTRL1_rxrf_lna_vgcasc_adj_START    (12)
#define RF_RX_BIAS_CTRL1_rxrf_lna_vgcasc_adj_END      (13)
#define RF_RX_BIAS_CTRL1_rxif_vreg_if_adj_START       (14)
#define RF_RX_BIAS_CTRL1_rxif_vreg_if_adj_END         (15)


/*****************************************************************************
 结构名    : RF_RX_BIAS_CTRL2_UNION
 结构说明  : RX_BIAS_CTRL2 寄存器结构定义。地址偏移量:0x6F，初值:0xF704，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_tia_bias_ctl       : 2;  /* bit[0-1]  : RXIF TIA bias control
                                                                     rxif_tia_bias_ctl    current
                                                                     00                       2.2 mA
                                                                     01                       2.4 mA
                                                                     10                       2.7 mA
                                                                     11                       2.9 mA */
        unsigned short  rxif_vga_vcm_adj        : 1;  /* bit[2]    : RXIF VGA Common Mode Output Voltage
                                                                     rxif_vga_vcm_adj      Voltage
                                                                     0                             0.77V
                                                                     1                             0.5V */
        unsigned short  fddrx_bias_ctrl2_spare  : 5;  /* bit[3-7]  : This will be filled in after the RX is better defined */
        unsigned short  rxrf_lna_ibias_3g4g_adj : 4;  /* bit[8-11] : Sets the reference bias current for the LNA which controls the actual LNA current
                                                                     rxrf_lna_ibias_3g4g_adj[3:0]     Ibias(uA)   LNA Current(mA)
                                                                       0                                         180           5.58
                                                                       1                                         200           6.20
                                                                       2                                         220           6.82
                                                                       3                                         240           7.44
                                                                       4                                         260           8.06
                                                                       5                                         280           8.68
                                                                       6                                         300           9.30
                                                                       7                                         320           9.92
                                                                       8                                         340          10.54
                                                                       9                                         360          11.16
                                                                       A                                        380          11.78
                                                                       B                                        400          12.40
                                                                       C                                        420          13.02
                                                                       D */
        unsigned short  rxrf_lna_ibias_2g_adj   : 4;  /* bit[12-15]: Sets the reference bias current for the LNA which controls the actual LNA current
                                                                     rxrf_lna_ibias_2g_adj[3:0]       Ibias(uA)   LNA Current(mA)
                                                                       0                                         180           5.58
                                                                       1                                         200           6.20
                                                                       2                                         220           6.82
                                                                       3                                         240           7.44
                                                                       4                                         260           8.06
                                                                       5                                         280           8.68
                                                                       6                                         300           9.30
                                                                       7                                         320           9.92
                                                                       8                                         340          10.54
                                                                       9                                         360          11.16
                                                                       A                                        380          11.78
                                                                       B                                        400          12.40
                                                                       C                                        420          13.02
                                                                       D */
    } reg;
} RF_RX_BIAS_CTRL2_UNION;
#define RF_RX_BIAS_CTRL2_rxif_tia_bias_ctl_START        (0)
#define RF_RX_BIAS_CTRL2_rxif_tia_bias_ctl_END          (1)
#define RF_RX_BIAS_CTRL2_rxif_vga_vcm_adj_START         (2)
#define RF_RX_BIAS_CTRL2_rxif_vga_vcm_adj_END           (2)
#define RF_RX_BIAS_CTRL2_fddrx_bias_ctrl2_spare_START   (3)
#define RF_RX_BIAS_CTRL2_fddrx_bias_ctrl2_spare_END     (7)
#define RF_RX_BIAS_CTRL2_rxrf_lna_ibias_3g4g_adj_START  (8)
#define RF_RX_BIAS_CTRL2_rxrf_lna_ibias_3g4g_adj_END    (11)
#define RF_RX_BIAS_CTRL2_rxrf_lna_ibias_2g_adj_START    (12)
#define RF_RX_BIAS_CTRL2_rxrf_lna_ibias_2g_adj_END      (15)


/*****************************************************************************
 结构名    : RF_RX_DEBUG_TEST_UNION
 结构说明  : RX_DEBUG_TEST 寄存器结构定义。地址偏移量:0x70，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx_testmux_sel : 3;  /* bit[0-2] : RX Test Mux Select
                                                             - RX-A Test Mux Output (select input #0 from top-level test mux, top_testmux2_sel==0) 
                                                                         TEST_1                TEST_2
                                                                        &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                               0 :      i_dac_out_p          tia_ai_out_n
                                                               1 :      filter_ai_out_p       filter_ai_out_n
                                                               2 :      q_dac_out_p         q_dac_out_n
                                                               3 :      filter_aq_out_p       filter_aq_out_n
                                                               4 :      ibg_test                 irext_test 
                                                               5 :      vreg_if                    vcm_test
                                                               6 :      filter_ai_out_p         filter_aq_out_p
                                                               7 :     filter_ai_out_n          filter_aq_out_n
                                                           
                                                           - RX-B Test Mux Output (select input #1 from top-level test mux, top_testmux1_sel==2)
                                                                         TEST_1                TEST_2
                                                                        &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                               0 :     tia_ai_out_p           tia_ai_out_n
                                                               1 :     filter_ai_out_p         filter_ai_out_n
                                                               2 :     tia_aq_out_p          tia_aq_out_n
                                                               3 :     filter_aq_out_p        filter_aq_ */
        unsigned short  rx_testmux_en  : 1;  /* bit[3]   : RX Test Mux Enable
                                                             - the chip-level test mux must be configured for RX test output (RFIC_ANALOG_TESTMUX)
                                                             0 : Disable RX test mux - mux is OFF
                                                             1 : Enable RX test mux - selected value is available for debug */
        unsigned short  reserved       : 12; /* bit[4-15]: reserved */
    } reg;
} RF_RX_DEBUG_TEST_UNION;
#define RF_RX_DEBUG_TEST_rx_testmux_sel_START  (0)
#define RF_RX_DEBUG_TEST_rx_testmux_sel_END    (2)
#define RF_RX_DEBUG_TEST_rx_testmux_en_START   (3)
#define RF_RX_DEBUG_TEST_rx_testmux_en_END     (3)


/*****************************************************************************
 结构名    : RF_LO_SAM_CTRL1_UNION
 结构说明  : LO_SAM_CTRL1 寄存器结构定义。地址偏移量:0x71，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxlo_quadgen_switch_en : 2;  /* bit[0-1]  : Rx LO Quad Oscillator Generator Enable (SAM)
                                                                      - Override control for RX LO divider's quadrature generator circuit 
                                                                      - This control is gated with the LB, HB, or UHB port selection to enable the proper mixer's quad-gen
                                                                     0: Automatic control from top-level mode sequencers
                                                                     1: Reserved
                                                                     2: RX LO Divider QuadGen enable is always off
                                                                     3: RX LO Divider QuadGen enable is  always on */
        unsigned short  rxlo_div_mux_en        : 2;  /* bit[2-3]  : Rx LO Divider Mux Enable (SAM)
                                                                      - Override control for RX LO divider's Input switch and squaring buffer enable 
                                                                      - This control is gated with the LB, HB, or UHB port selection to mux the LO to the selected mixer
                                                                     0: Automatic control from top-level mode sequencers
                                                                     1: Reserved
                                                                     2: RX LO Divider Mux enable is always off
                                                                     3: RX LO Divider Mux enable is  always on */
        unsigned short  txlo_tdd_mux_en        : 2;  /* bit[4-5]  : Tx LO TDD Mux Enable (SAM)
                                                                     - TX LO MUX enable for TDD High-band, Ultra-high band (low-band is not supported)
                                                                     - Must be mutually exclusive with the Tx LO Mux enable for FDD (PLLTX LO generation)
                                                                     0: Automatic control from top-level mode sequencers
                                                                     1: Reserved
                                                                     2: TDD LO MUX enable is always off
                                                                     3: TDD LO MUX enable is  always on */
        unsigned short  txlo_tdd_en            : 2;  /* bit[6-7]  : Tx LO TDD Input Buffer Enable (SAM)
                                                                     - TX LO Input Buffer enable from PLLRX
                                                                     - Must be mutually exclusive with the Tx LO Input Buffer enable for FDD (PLLTX LO generation)
                                                                     0: Automatic control from top-level mode sequencers
                                                                     1: Reserved
                                                                     2: LO input buffer from PLLRX always off
                                                                     3: LO input buffer from PLLRX always on */
        unsigned short  txlo_fdd_mux_en        : 2;  /* bit[8-9]  : Tx LO FDD Mux Enable (SAM)
                                                                     - TX LO MUX enable for FDD Low-band, High-band, Ultra-high band
                                                                     - Must be mutually exclusive with the Tx LO Mux enable for TDD (PLLRX LO generation)
                                                                     0: Automatic control from top-level mode sequencers
                                                                     1: Reserved
                                                                     2: FDD LO MUX enable is always off
                                                                     3: FDD LO MUX enable is  always on */
        unsigned short  txlo_fdd_en            : 2;  /* bit[10-11]: Tx LO FDD Input Buffer Enable (SAM)
                                                                     - TX LO Input Buffer enable from PLLTX
                                                                     - Must be mutually exclusive with the Tx LO Input Buffer enable for TDD (PLLRX LO generation)
                                                                     0: Automatic control from top-level mode sequencers
                                                                     1: Reserved
                                                                     2: LO input buffer from PLLTX always off
                                                                     3: LO input buffer from PLLTX always on */
        unsigned short  fdd_tdd_rxldo_en       : 2;  /* bit[12-13]: FDD/TDD RX LDO Enable (SAM)
                                                                     - Override control for RX-A and RX-B datapath Vreg enable when in FDD-RX or TDD mode
                                                                     0: Automatic control
                                                                     1: Reserved
                                                                     2: Always off
                                                                     3: Always on */
        unsigned short  tdd_txlo_ldo_en        : 2;  /* bit[14-15]: TDD TX LO LDO Enable (SAM)
                                                                      - Override control for TXLO Vreg when in TDD mode
                                                                     0: Automatic control
                                                                     1: Reserved
                                                                     2: Always off in TDD mode
                                                                     3: Always on in TDD mode */
    } reg;
} RF_LO_SAM_CTRL1_UNION;
#define RF_LO_SAM_CTRL1_rxlo_quadgen_switch_en_START  (0)
#define RF_LO_SAM_CTRL1_rxlo_quadgen_switch_en_END    (1)
#define RF_LO_SAM_CTRL1_rxlo_div_mux_en_START         (2)
#define RF_LO_SAM_CTRL1_rxlo_div_mux_en_END           (3)
#define RF_LO_SAM_CTRL1_txlo_tdd_mux_en_START         (4)
#define RF_LO_SAM_CTRL1_txlo_tdd_mux_en_END           (5)
#define RF_LO_SAM_CTRL1_txlo_tdd_en_START             (6)
#define RF_LO_SAM_CTRL1_txlo_tdd_en_END               (7)
#define RF_LO_SAM_CTRL1_txlo_fdd_mux_en_START         (8)
#define RF_LO_SAM_CTRL1_txlo_fdd_mux_en_END           (9)
#define RF_LO_SAM_CTRL1_txlo_fdd_en_START             (10)
#define RF_LO_SAM_CTRL1_txlo_fdd_en_END               (11)
#define RF_LO_SAM_CTRL1_fdd_tdd_rxldo_en_START        (12)
#define RF_LO_SAM_CTRL1_fdd_tdd_rxldo_en_END          (13)
#define RF_LO_SAM_CTRL1_tdd_txlo_ldo_en_START         (14)
#define RF_LO_SAM_CTRL1_tdd_txlo_ldo_en_END           (15)


/*****************************************************************************
 结构名    : RF_LOS_CTRL1_UNION
 结构说明  : LOS_CTRL1 寄存器结构定义。地址偏移量:0x72，初值:0x0380，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0               : 6;  /* bit[0-5]  : reserved */
        unsigned short  pllrxref_on_during_fddtx : 1;  /* bit[6]    : PLLRX Clock Reference Buffer Enabled during FDD-TX
                                                                       0: PLLRX clock reference buffer is ON only when PLLRX is enabled
                                                                       1: PLLRX clock reference buffer is ON when during any FDD-TX and when PLLRX is enabled */
        unsigned short  plltxref_on_during_fddrx : 1;  /* bit[7]    : PLLTX Clock Reference Buffer Enabled during FDD-RX
                                                                       0: PLLTX clock reference buffer is ON only when PLLTX is enabled
                                                                       1: PLLTX clock reference buffer is ON when during any FDD-RX and when PLLTX is enabled */
        unsigned short  los_txlo_ldo_en_dly      : 6;  /* bit[8-13] : LOS TXLO LDO Enable Delay */
        unsigned short  reserved_1               : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_LOS_CTRL1_UNION;
#define RF_LOS_CTRL1_pllrxref_on_during_fddtx_START  (6)
#define RF_LOS_CTRL1_pllrxref_on_during_fddtx_END    (6)
#define RF_LOS_CTRL1_plltxref_on_during_fddrx_START  (7)
#define RF_LOS_CTRL1_plltxref_on_during_fddrx_END    (7)
#define RF_LOS_CTRL1_los_txlo_ldo_en_dly_START       (8)
#define RF_LOS_CTRL1_los_txlo_ldo_en_dly_END         (13)


/*****************************************************************************
 结构名    : RF_LOS_CTRL2_UNION
 结构说明  : LOS_CTRL2 寄存器结构定义。地址偏移量:0x73，初值:0x0324，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  los_rxlo_quadgen_en_dly : 6;  /* bit[0-5]  : LOS RXLO QuadGen Enable Delay */
        unsigned short  reserved_0              : 2;  /* bit[6-7]  : reserved */
        unsigned short  los_rxlo_ldo_en_dly     : 6;  /* bit[8-13] : LOS RXLO LDO Enable Delay */
        unsigned short  reserved_1              : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_LOS_CTRL2_UNION;
#define RF_LOS_CTRL2_los_rxlo_quadgen_en_dly_START  (0)
#define RF_LOS_CTRL2_los_rxlo_quadgen_en_dly_END    (5)
#define RF_LOS_CTRL2_los_rxlo_ldo_en_dly_START      (8)
#define RF_LOS_CTRL2_los_rxlo_ldo_en_dly_END        (13)


/*****************************************************************************
 结构名    : RF_PLL_TX_MODE_UNION
 结构说明  : PLL_TX_MODE 寄存器结构定义。地址偏移量:0x80，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_lock_flag       : 1;  /* bit[0]    : PLL Lock Indicator Flag (Read-Only)
                                                                   This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. Itwill clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition. */
        unsigned short  reserved            : 10; /* bit[1-10] : reserved */
        unsigned short  pll_ctl_div2_bypass : 1;  /* bit[11]   : PLL Feedback Divide-by-2 Bypass Control
                                                                   - When this control is set, the N value must be multiplied by 2 to compensate.
                                                                  0: VCO Feedback divider is enabled. 
                                                                  1: VCO Feedback divider is disabled. N-value must be multiplied by to to compensate. */
        unsigned short  pll_vco_sel         : 1;  /* bit[12]   : PLL VCO Core Selection
                                                                  0: VCO Core 1 selected
                                                                  1: VCO Core 2 selected */
        unsigned short  pll_lpf_mode        : 2;  /* bit[13-14]: PLL Loop Filter Selection
                                                                  0: LPF configured for 2G
                                                                  1: LPF configured for 3G4G
                                                                  2: LPF configured for DRX mode
                                                                  3: Reserved */
        unsigned short  pll_intmode         : 1;  /* bit[15]   : PLL Integer Mode (SigmaDelta disable)
                                                                   0 : Fractional division; delta-sigma modulation is enabled
                                                                   1 : Integer division only; delta-sigma is disabled */
    } reg;
} RF_PLL_TX_MODE_UNION;
#define RF_PLL_TX_MODE_pll_lock_flag_START        (0)
#define RF_PLL_TX_MODE_pll_lock_flag_END          (0)
#define RF_PLL_TX_MODE_pll_ctl_div2_bypass_START  (11)
#define RF_PLL_TX_MODE_pll_ctl_div2_bypass_END    (11)
#define RF_PLL_TX_MODE_pll_vco_sel_START          (12)
#define RF_PLL_TX_MODE_pll_vco_sel_END            (12)
#define RF_PLL_TX_MODE_pll_lpf_mode_START         (13)
#define RF_PLL_TX_MODE_pll_lpf_mode_END           (14)
#define RF_PLL_TX_MODE_pll_intmode_START          (15)
#define RF_PLL_TX_MODE_pll_intmode_END            (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_FREQ1_UNION
 结构说明  : PLL_TX_FREQ1 寄存器结构定义。地址偏移量:0x81，初值:0x277A，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_num : 8;  /* bit[0-7] : 8 MSBs of the frequency fraction:  POR Value is 3.032MHz when Fref=19.2MHz (N=37.4792). */
        unsigned short  pll_tx_n   : 8;  /* bit[8-15]: PLL frequency integer
                                                         - When pll_tx_ctl_div2_bypass==0 (default):  N = VCO frequency / (4 * Fref)
                                                         - When pll_tx_ctl_div2_bypass==1:               N = VCO frequency / (2 * Fref) */
    } reg;
} RF_PLL_TX_FREQ1_UNION;
#define RF_PLL_TX_FREQ1_pll_tx_num_START  (0)
#define RF_PLL_TX_FREQ1_pll_tx_num_END    (7)
#define RF_PLL_TX_FREQ1_pll_tx_n_START    (8)
#define RF_PLL_TX_FREQ1_pll_tx_n_END      (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_FSM_CTRL1_UNION
 结构说明  : PLL_TX_FSM_CTRL1 寄存器结构定义。地址偏移量:0x83，初值:0x3900，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_en              : 2;  /* bit[0-1]  : PLL Enable (SAM)
                                                                     0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_tx_enable signal)
                                                                     1: Manual PLL disable (PLL will un-gracefully return to IDLE)
                                                                     2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
                                                                     3: Manual PLL Enable (PLL sequencer will execute the lock sequence) */
        unsigned short  pll_tx_kvcal_mode      : 2;  /* bit[2-3]  : KV Calibration Mode
                                                                     0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
                                                                     1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
                                                                     2: PLL KV calibration is disabled; Use RegMap defaults
                                                                     3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design) */
        unsigned short  pll_tx_kvcal_trigger   : 1;  /* bit[4]    : PLL KV Manual Start Trigger (Self Clearing Bit)
                                                                      - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
                                                                      - This bit is active only when the PLL is idle and will always read low. */
        unsigned short  reserved_0             : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_tx_lock_flag_en    : 1;  /* bit[8]    : PLL Lock Indicator Enable
                                                                     0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
                                                                     1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete. */
        unsigned short  reserved_1             : 1;  /* bit[9]    : reserved */
        unsigned short  pll_tx_warmup_long_len : 2;  /* bit[10-11]: PLL Extended WarmUp Pulse Width
                                                                      This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
                                                                     0:  Extended warmup terminates at the end of Vreg faston (prior to KV-Cal and DFTune)
                                                                     1:  Extended warmup terminates at the end of DFTune (prior to analog closed loop control)
                                                                     2:  Extended warmup terminates at the end of closed-loop Fast Acquisition
                                                                     3:  Reserved */
        unsigned short  pll_tx_vco_replica_en  : 2;  /* bit[12-13]: PLL Vtune DAC Replica Enable (SAM)
                                                                     0: PLL Vtune DAC replica reference is controlled by sequencer (identical timing as vtdac_en)
                                                                     1: Reserved
                                                                     2: PLL Vtune DAC replica reference is always off
                                                                     3: PLL Vtune DAC replica reference is always on */
        unsigned short  pll_tx_bias_en         : 2;  /* bit[14-15]: PLL Bias Enable (SAM) 
                                                                    0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
                                                                    1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
                                                                    2 : PLL Bias is always Off
                                                                    3 : PLL Bias is always On */
    } reg;
} RF_PLL_TX_FSM_CTRL1_UNION;
#define RF_PLL_TX_FSM_CTRL1_pll_tx_en_START               (0)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_en_END                 (1)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_kvcal_mode_START       (2)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_kvcal_mode_END         (3)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_kvcal_trigger_START    (4)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_kvcal_trigger_END      (4)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_lock_flag_en_START     (8)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_lock_flag_en_END       (8)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_warmup_long_len_START  (10)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_warmup_long_len_END    (11)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_vco_replica_en_START   (12)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_vco_replica_en_END     (13)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_bias_en_START          (14)
#define RF_PLL_TX_FSM_CTRL1_pll_tx_bias_en_END            (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_FSM_CTRL2_UNION
 结构说明  : PLL_TX_FSM_CTRL2 寄存器结构定义。地址偏移量:0x84，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_vco_buf_en         : 2;  /* bit[0-1]  : PLL VCO Buffer Enable (SAM)
                                                                        0: Automatic mode; VCO Output buffer enabled when PLL is enabled
                                                                        1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Output buffer is always off
                                                                        3: VCO Output buffer is always on */
        unsigned short  pll_tx_vco_en             : 2;  /* bit[2-3]  : PLL VCO Enable (SAM)
                                                                        0: Automatic mode; VCO enabled when PLL is enabled
                                                                        1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO is disabled
                                                                        3: VCO is enabled */
        unsigned short  pll_tx_vco_fb_en          : 2;  /* bit[4-5]  : PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
                                                                        0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
                                                                        1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Feedback pull cell is always off
                                                                        3: VCO Feedback pull cell is always on */
        unsigned short  pll_tx_fref_buf_auto_mode : 1;  /* bit[6]    : PLL Reference Buffer Automatic Control Mode
                                                                         - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
                                                                        0: Fref buffer is enabled only when the PLL is enabled
                                                                        1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled */
        unsigned short  pll_tx_dsm_update_mode    : 1;  /* bit[7]    : PLL DSM and N-divider  Update Mode
                                                                       0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
                                                                       1: Update the N-divider when the FREQ registers are written */
        unsigned short  pll_tx_dsm_fv_en          : 2;  /* bit[8-9]  : PLL Delta-Sigma Feedback Clock Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pll_tx_pfd_div2_en        : 2;  /* bit[10-11]: PLL XOR Reference Clock Divide-by-2 Enable (SAM)
                                                                        0: Automatic control (controlled by the XO_FREQ pin)
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pll_tx_ndiv_en            : 2;  /* bit[12-13]: PLL N-divider Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pll_tx_fref_buf_en        : 2;  /* bit[14-15]: PLL Reference Buffer Enable (SAM)
                                                                        0: Automatic control (see auto-mode options in the pll_tx_fref_buf_auto_mode field)
                                                                        1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
                                                                        2: Always off
                                                                        3: Always on */
    } reg;
} RF_PLL_TX_FSM_CTRL2_UNION;
#define RF_PLL_TX_FSM_CTRL2_pll_tx_vco_buf_en_START          (0)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_vco_buf_en_END            (1)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_vco_en_START              (2)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_vco_en_END                (3)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_vco_fb_en_START           (4)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_vco_fb_en_END             (5)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_fref_buf_auto_mode_START  (6)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_fref_buf_auto_mode_END    (6)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_dsm_update_mode_START     (7)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_dsm_update_mode_END       (7)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_dsm_fv_en_START           (8)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_dsm_fv_en_END             (9)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_pfd_div2_en_START         (10)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_pfd_div2_en_END           (11)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_ndiv_en_START             (12)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_ndiv_en_END               (13)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_fref_buf_en_START         (14)
#define RF_PLL_TX_FSM_CTRL2_pll_tx_fref_buf_en_END           (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_FSM_CTRL3_UNION
 结构说明  : PLL_TX_FSM_CTRL3 寄存器结构定义。地址偏移量:0x85，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_vco_vreg_faston     : 2;  /* bit[0-1]  : PLL  VCO Super Filter FastOn (SAM)
                                                                         0: Automatic mode; faston is enabled when PLL is enabled
                                                                         1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
                                                                         2: VCO Super filter faston is always off
                                                                         3: VCO Super filter faston is always on */
        unsigned short  pll_tx_vco_vreg_en         : 2;  /* bit[2-3]  : PLL  VCO Super Filter Enable (SAM)
                                                                         0: Automatic mode; Super Filter enabled when PLL is enabled
                                                                         1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
                                                                         2: VCO Super filter is always off
                                                                         3: VCO Super filter is always on */
        unsigned short  pll_tx_vco_buf_vreg_faston : 2;  /* bit[4-5]  : PLL LO Output Buffer VREG FastOn (SAM)
                                                                         0: Automatic mode; FastOn is pulsed during PLL warmup
                                                                         1: Automatic mode; FastOn is enabled when PLL is enabled and during IDLE mode 
                                                                         2: FastOn is always off
                                                                         3: FastOn is always on */
        unsigned short  pll_tx_vco_buf_vreg_en     : 2;  /* bit[6-7]  : PLL LO Output Buffer VREG Enable (SAM)
                                                                         0: Automatic mode; Buffer VREG enabled when PLL is enabled
                                                                         1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
                                                                         2: Buffer VREG is always off
                                                                         3: Buffer VREG is always on */
        unsigned short  pll_tx_vreg_pfd_faston     : 2;  /* bit[8-9]  : PLL XOR/LPF VREG FastOn (SAM)
                                                                         0: Automatic mode; XOR/LPF VREG FastOn is pulsed during VCO warmup.
                                                                         1: Automatic mode; XOR/LPF VREG FastOn is enabled when PLL is enabled and during IDLE mode 
                                                                         2: XOR/LPF VREG FastOn is always off
                                                                         3: XOR/LPF VREG FastOn is always on */
        unsigned short  pll_tx_vreg_pfd_en         : 2;  /* bit[10-11]: PLL XOR/LPF VREG Enable (SAM)
                                                                         0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
                                                                         1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
                                                                         2: XOR/LPF VREG is always off
                                                                         3: XOR/LPF VREG is always on */
        unsigned short  pll_tx_vreg_ctl_faston     : 2;  /* bit[12-13]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG FastOn (SAM)
                                                                         0: Automatic mode; High-speed digital VREG FastOn is pulsed during PLL warmup.
                                                                         1: Automatic mode; High-speed digital VREG FastOn is enabled when PLL is enabled and during IDLE mode
                                                                         2: High-speed digital VREG FastOn is always off
                                                                         3: High-speed digital VREG FastOn is always on */
        unsigned short  pll_tx_vreg_ctl_en         : 2;  /* bit[14-15]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
                                                                         0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
                                                                         1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
                                                                         2: High-speed digital VREG is always off
                                                                         3: High-speed digital VREG is always on */
    } reg;
} RF_PLL_TX_FSM_CTRL3_UNION;
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_vreg_faston_START      (0)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_vreg_faston_END        (1)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_vreg_en_START          (2)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_vreg_en_END            (3)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_buf_vreg_faston_START  (4)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_buf_vreg_faston_END    (5)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_buf_vreg_en_START      (6)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vco_buf_vreg_en_END        (7)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_pfd_faston_START      (8)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_pfd_faston_END        (9)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_pfd_en_START          (10)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_pfd_en_END            (11)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_ctl_faston_START      (12)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_ctl_faston_END        (13)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_ctl_en_START          (14)
#define RF_PLL_TX_FSM_CTRL3_pll_tx_vreg_ctl_en_END            (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_VREG_CONFIG1_UNION
 结构说明  : PLL_TX_VREG_CONFIG1 寄存器结构定义。地址偏移量:0x86，初值:0x5500，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0          : 8;  /* bit[0-7]  : reserved */
        unsigned short  pll_tx_vreg_pfd_sel : 3;  /* bit[8-10] : PLL XOR/LPF VREG Output Level
                                                                   - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                     Code                     Vout
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     000                        1.26V
                                                                     001                        1.31V
                                                                     010                        1.35V
                                                                     011                        1.39V
                                                                     100                        1.44V
                                                                     101                        1.48V
                                                                     110                        1.53V
                                                                     111                        1.57V */
        unsigned short  reserved_1          : 1;  /* bit[11]   : reserved */
        unsigned short  pll_tx_vreg_ctl_sel : 3;  /* bit[12-14]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
                                                                   - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                     Code                     Vout
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     000                        1.26V
                                                                     001                        1.31V
                                                                     010                        1.35V
                                                                     011                        1.39V
                                                                     100                        1.44V
                                                                     101                        1.48V
                                                                     110                        1.53V
                                                                     111                        1.57V */
        unsigned short  reserved_2          : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLL_TX_VREG_CONFIG1_UNION;
#define RF_PLL_TX_VREG_CONFIG1_pll_tx_vreg_pfd_sel_START  (8)
#define RF_PLL_TX_VREG_CONFIG1_pll_tx_vreg_pfd_sel_END    (10)
#define RF_PLL_TX_VREG_CONFIG1_pll_tx_vreg_ctl_sel_START  (12)
#define RF_PLL_TX_VREG_CONFIG1_pll_tx_vreg_ctl_sel_END    (14)


/*****************************************************************************
 结构名    : RF_PLL_TX_VREG_CONFIG2_UNION
 结构说明  : PLL_TX_VREG_CONFIG2 寄存器结构定义。地址偏移量:0x87，初值:0x55CB，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_vco_current_sel2        : 3;  /* bit[0-2]  : PLL Super Filter Current Level (VCO Core 2 value)
                                                                              - This value is applied to the VCO Super Filter when Core 2 is selected
                                                                              - Data table applies to SS process corner, 110C
                                                                            
                                                                                Code          PLLRX Tank                     PLLTX Tank
                                                                                                  V         mA                      V          mA
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                  0              1.29V    7.6mA                1.29V     7.6mA                           
                                                                                  1              1.36V    9.2mA                1.36V     9.2mA                          
                                                                                  2              1.42V    10.8mA              1.42V     10.8mA                          
                                                                                  3              1.49V    12.3mA              1.49V     12.3mA                         
                                                                                  4              1.54V    13.8mA              1.54V     13.8mA                         
                                                                                  5              1.59V    15.1mA              1.59V     15.1mA                       
                                                                                  6              1.63V    16.2mA              1.63 */
        unsigned short  pll_tx_vco_current2_lut_bypass : 1;  /* bit[3]    : PLL Core 2 VCO Current Lookup Table Bypass (LUT Bypass)
                                                                             0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
                                                                             1: Lookup table is bypassed; Use the value from the pll_tx_vco_current_sel2 field */
        unsigned short  pll_tx_vco_current_sel1        : 3;  /* bit[4-6]  : PLL Super Filter Current Level (VCO Core 1 value)
                                                                              - This value is applied to the VCO Super Filter when Core 1 is selected
                                                                              - Data table applies to SS process corner, 110C
                                                                            
                                                                                Code          PLLRX Tank                     PLLTX Tank
                                                                                                  V         mA                      V          mA
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                  0              1.23V    7.6mA                1.22V     7.7mA                           
                                                                                  1              1.30V     9.3mA               1.30V     9.3mA                          
                                                                                  2              1.36V    10.9mA              1.35V     10.9mA                          
                                                                                  3              1.42V    12.4mA              1.41V     12.4mA                         
                                                                                  4              1.48V    14.0mA              1.47V     14.0mA                         
                                                                                  5              1.53V    15.5mA              1.52V     15.5mA                       
                                                                                  6              1.58V    16.9mA              1.57 */
        unsigned short  pll_tx_vco_current1_lut_bypass : 1;  /* bit[7]    : PLL Core 1 VCO Current Lookup Table Bypass (LUT Bypass)
                                                                             0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
                                                                             1: Lookup table is bypassed; Use the value from the pll_tx_vco_current_sel1 field */
        unsigned short  pll_tx_vco_buf_vreg_sel2       : 3;  /* bit[8-10] : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                              - this value is applied to the VCO Buffer Vreg when Core 2 is selected
                                                                              - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                                Code                     Vout
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                000                        1.22V
                                                                                001                        1.26V
                                                                                010                        1.31V
                                                                                011                        1.35V
                                                                                100                        1.39V
                                                                                101                        1.44V
                                                                                110                        1.48V
                                                                                111                        1.53V */
        unsigned short  reserved_0                     : 1;  /* bit[11]   : reserved */
        unsigned short  pll_tx_vco_buf_vreg_sel1       : 3;  /* bit[12-14]: PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                              - this value is applied to the VCO Buffer Vreg when Core 1 is selected
                                                                              - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                                Code                     Vout
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                000                        1.22V
                                                                                001                        1.26V
                                                                                010                        1.31V
                                                                                011                        1.35V
                                                                                100                        1.39V
                                                                                101                        1.44V
                                                                                110                        1.48V
                                                                                111                        1.53V */
        unsigned short  reserved_1                     : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLL_TX_VREG_CONFIG2_UNION;
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current_sel2_START         (0)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current_sel2_END           (2)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current2_lut_bypass_START  (3)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current2_lut_bypass_END    (3)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current_sel1_START         (4)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current_sel1_END           (6)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current1_lut_bypass_START  (7)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_current1_lut_bypass_END    (7)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_buf_vreg_sel2_START        (8)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_buf_vreg_sel2_END          (10)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_buf_vreg_sel1_START        (12)
#define RF_PLL_TX_VREG_CONFIG2_pll_tx_vco_buf_vreg_sel1_END          (14)


/*****************************************************************************
 结构名    : RF_PLL_TX_LPF_CONFIG1_UNION
 结构说明  : PLL_TX_LPF_CONFIG1 寄存器结构定义。地址偏移量:0x88，初值:0x800C，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_lpf_c2c3_sel_fastacq : 2;  /* bit[0-1]  : PLL LoopFilter C2, C3 Select (FastAcquisition mode)
                                                                          - adjusts the Cap value in the second and third stages of the RCRCRC filter
                                                                          - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: Nominal Cbase value
                                                                          1: Cbase value + 10%
                                                                          2: Cbase value + 20%
                                                                          3: Cbase value + 30% */
        unsigned short  pll_tx_lpf_res3_sel_fastacq : 1;  /* bit[2]    : PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
                                                                           - affects the resistor in the VCO third stage RC pole 
                                                                          - this value is used only when the LPF is configured for FastLock
                                                                          0: 10K ohm
                                                                          1: 0K ohm */
        unsigned short  pll_tx_lpf_res2_sel_fastacq : 1;  /* bit[3]    : PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
                                                                           - affects the resistor in the VCO second stage RC pole
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 5K ohm
                                                                          1: 0K ohm */
        unsigned short  pll_tx_lpf_c1_sel_fastacq   : 2;  /* bit[4-5]  : PLL LoopFilter C1 Select (FastAcquisition mode)
                                                                          - adjusts the Cap value in the first stage of the RCRCRC filter
                                                                          - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: Nominal Cbase value
                                                                          1: Cbase value + 10%
                                                                          2: Cbase value + 20%
                                                                          3: Cbase value + 30% */
        unsigned short  reserved_0                  : 1;  /* bit[6]    : reserved */
        unsigned short  pll_tx_lpf_res1_sel_fastacq : 1;  /* bit[7]    : PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
                                                                          - adjusts the first stage resistor value in the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 2.5K ohm
                                                                          1: 15K ohm */
        unsigned short  reserved_1                  : 4;  /* bit[8-11] : reserved */
        unsigned short  pll_tx_pfd_xor_en           : 2;  /* bit[12-13]: PLL Phase Detector XOR Tristate Control (SAM)
                                                                          0: Automatic mode; Tristate enable is under control of the sequencer
                                                                          1: Reserved
                                                                          2: XOR output stage is always tristated
                                                                          3: XOR output stage is always enabled */
        unsigned short  reserved_2                  : 1;  /* bit[14]   : reserved */
        unsigned short  pll_tx_lpf_en               : 1;  /* bit[15]   : PLL Automatic Loop Filter Enable
                                                                          - global control for the resistor bypass switches in the loop filter
                                                                          0: Bypass; All resistors in the RCRCRC filter are bypassed
                                                                          1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection */
    } reg;
} RF_PLL_TX_LPF_CONFIG1_UNION;
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_c2c3_sel_fastacq_START  (0)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_c2c3_sel_fastacq_END    (1)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_res3_sel_fastacq_START  (2)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_res3_sel_fastacq_END    (2)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_res2_sel_fastacq_START  (3)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_res2_sel_fastacq_END    (3)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_c1_sel_fastacq_START    (4)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_c1_sel_fastacq_END      (5)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_res1_sel_fastacq_START  (7)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_res1_sel_fastacq_END    (7)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_pfd_xor_en_START            (12)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_pfd_xor_en_END              (13)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_en_START                (15)
#define RF_PLL_TX_LPF_CONFIG1_pll_tx_lpf_en_END                  (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_LPF_CONFIG2_UNION
 结构说明  : PLL_TX_LPF_CONFIG2 寄存器结构定义。地址偏移量:0x89，初值:0x8400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_lpf_c2c3_sel_3g4g : 2;  /* bit[0-1]  : PLL LoopFilter C2,C3 Select (3G4G mode)
                                                                       - adjusts the Cap value in the second and third stages of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  pll_tx_lpf_res3_sel_3g4g : 1;  /* bit[2]    : PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
                                                                        - affects the resistor in the VCO third stage RC pole
                                                                       - this value is used only when the LPF is configured for 3G4G
                                                                       0: 10K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_tx_lpf_res2_sel_3g4g : 1;  /* bit[3]    : PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
                                                                        - affects the resistor in the VCO second stage RC pole 
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: 5K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_tx_lpf_c1_sel_3g4g   : 2;  /* bit[4-5]  : PLL LoopFilter C1 Select (3G4G mode )
                                                                       - adjusts the Cap value in the first stage of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  reserved_0               : 1;  /* bit[6]    : reserved */
        unsigned short  pll_tx_lpf_res1_sel_3g4g : 1;  /* bit[7]    : PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
                                                                       - adjusts the first stage resistor value in the RCRCRC filter
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: 2.5K ohm
                                                                       1: 15K ohm */
        unsigned short  pll_tx_lpf_c2c3_sel_2g   : 2;  /* bit[8-9]  : PLL LoopFilter C2,C3 Select (2G mode)
                                                                       - adjusts the Cap value in the second and third stages of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only when the LPF is configured for 2G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  pll_tx_lpf_res3_sel_2g   : 1;  /* bit[10]   : PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
                                                                        - affects the resistor in the VCO third stage RC pole 
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: 10K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_tx_lpf_res2_sel_2g   : 1;  /* bit[11]   : PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
                                                                        - affects the resistor in the VCO second stage RC pole 
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: 5K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_tx_lpf_c1_sel_2g     : 2;  /* bit[12-13]: PLL LoopFilter C1 Select (2G mode )
                                                                       - adjusts the Cap value in the first stage of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  reserved_1               : 1;  /* bit[14]   : reserved */
        unsigned short  pll_tx_lpf_res1_sel_2g   : 1;  /* bit[15]   : PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
                                                                       - adjusts the first stage resistor value in the RCRCRC filter
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: 2.5K ohm
                                                                       1: 15K ohm */
    } reg;
} RF_PLL_TX_LPF_CONFIG2_UNION;
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c2c3_sel_3g4g_START  (0)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c2c3_sel_3g4g_END    (1)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res3_sel_3g4g_START  (2)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res3_sel_3g4g_END    (2)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res2_sel_3g4g_START  (3)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res2_sel_3g4g_END    (3)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c1_sel_3g4g_START    (4)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c1_sel_3g4g_END      (5)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res1_sel_3g4g_START  (7)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res1_sel_3g4g_END    (7)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c2c3_sel_2g_START    (8)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c2c3_sel_2g_END      (9)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res3_sel_2g_START    (10)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res3_sel_2g_END      (10)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res2_sel_2g_START    (11)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res2_sel_2g_END      (11)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c1_sel_2g_START      (12)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_c1_sel_2g_END        (13)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res1_sel_2g_START    (15)
#define RF_PLL_TX_LPF_CONFIG2_pll_tx_lpf_res1_sel_2g_END      (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_VTDAC_CTRL_UNION
 结构说明  : PLL_TX_VTDAC_CTRL 寄存器结构定义。地址偏移量:0x8A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_vtdac_val_def          : 5;  /* bit[0-4]  : PLL Vtune DAC Default Value
                                                                             - This value is active only if the pll_tx_vtdac_overide bit is set. */
        unsigned short  reserved                      : 1;  /* bit[5]    : reserved */
        unsigned short  pll_tx_vtdac_override         : 1;  /* bit[6]    : PLL Vtune DAC Manual Overide Enable
                                                                            0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
                                                                            1: Vtune DAC value is set by the pll_tx_vtdac_val_def field */
        unsigned short  pll_tx_vtdac_offset_en        : 1;  /* bit[7]    : PLL Vtune DAC Offset Enable
                                                                            0: Nominal DAC transfer function
                                                                            1: A 1/2 LSB step offset is added to the DAC output transfer function at all times */
        unsigned short  pll_tx_vtdac_offset_en_dftune : 1;  /* bit[8]    : PLL Vtune DAC Offset Enable (during DFTune)
                                                                            0: Nominal DAC transfer function
                                                                            1: A 1/2 LSB step offset is added to the DAC output transfer function during DFTune */
        unsigned short  pll_tx_vtdac_offset_en_kvcal  : 1;  /* bit[9]    : PLL Vtune DAC Offset Enable (during KV-Cal)
                                                                            0: Nominal DAC transfer function
                                                                            1: A 1/2 LSB step offset is added to the DAC output transfer function during KV-Cal */
        unsigned short  pll_tx_vtdac_ptat_en          : 2;  /* bit[10-11]: PLL Vtune DAC PTAT-Mode Enable (SAM)
                                                                            0: Automatic Mode
                                                                            1: Reserved
                                                                            2: Vtune DAC PTAT-Mode Enable is always disabled
                                                                            3: Vtune DAC PTAT-Mode Enable is always enabled */
        unsigned short  pll_tx_vtdac_dftune_en        : 2;  /* bit[12-13]: PLL Vtune DAC DFTune-Mode Enable (SAM)
                                                                            0: Automatic Mode;
                                                                            1: Reserved
                                                                            2: Vtune DAC Mode is always disabled
                                                                            3: Vtune DAC Mode is always enabled */
        unsigned short  pll_tx_vtdac_en               : 2;  /* bit[14-15]: PLL Vtune DAC Enable (SAM)
                                                                            0: Automatic Mode; 
                                                                            1: Reserved
                                                                            2: Vtune DAC is always off
                                                                            3: Vtune DAC is always on */
    } reg;
} RF_PLL_TX_VTDAC_CTRL_UNION;
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_val_def_START           (0)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_val_def_END             (4)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_override_START          (6)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_override_END            (6)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_offset_en_START         (7)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_offset_en_END           (7)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_offset_en_dftune_START  (8)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_offset_en_dftune_END    (8)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_offset_en_kvcal_START   (9)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_offset_en_kvcal_END     (9)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_ptat_en_START           (10)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_ptat_en_END             (11)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_dftune_en_START         (12)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_dftune_en_END           (13)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_en_START                (14)
#define RF_PLL_TX_VTDAC_CTRL_pll_tx_vtdac_en_END                  (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_VTDAC_2G_UNION
 结构说明  : PLL_TX_VTDAC_2G 寄存器结构定义。地址偏移量:0x8B，初值:0x1010，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_dftune_vtune2_2g : 5;  /* bit[0-4]  : PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0              : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_tx_dftune_vtune1_2g : 5;  /* bit[8-12] : PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1              : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_TX_VTDAC_2G_UNION;
#define RF_PLL_TX_VTDAC_2G_pll_tx_dftune_vtune2_2g_START  (0)
#define RF_PLL_TX_VTDAC_2G_pll_tx_dftune_vtune2_2g_END    (4)
#define RF_PLL_TX_VTDAC_2G_pll_tx_dftune_vtune1_2g_START  (8)
#define RF_PLL_TX_VTDAC_2G_pll_tx_dftune_vtune1_2g_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_TX_VTDAC_3G4G_UNION
 结构说明  : PLL_TX_VTDAC_3G4G 寄存器结构定义。地址偏移量:0x8C，初值:0x4242，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_dftune_vtune2_3g4g    : 5;  /* bit[0-4]  : PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0                   : 1;  /* bit[5]    : reserved */
        unsigned short  pll_tx_vtdac_ptat_slope_sel2 : 2;  /* bit[6-7]  : PLL Vtune DAC PTAT Slope Selection for VCO Core 2
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 4.167 mV per degrees C
                                                                           1: 5.000 mV per degrees C
                                                                           2: 5.833 mV per degrees C
                                                                           3: 6.667 mV per degrees C */
        unsigned short  pll_tx_dftune_vtune1_3g4g    : 5;  /* bit[8-12] : PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1                   : 1;  /* bit[13]   : reserved */
        unsigned short  pll_tx_vtdac_ptat_slope_sel1 : 2;  /* bit[14-15]: PLL Vtune DAC PTAT Slope Selection for VCO Core 1
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 4.167 mV per degrees C
                                                                           1: 5.000 mV per degrees C
                                                                           2: 5.833 mV per degrees C
                                                                           3: 6.667 mV per degrees C */
    } reg;
} RF_PLL_TX_VTDAC_3G4G_UNION;
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_dftune_vtune2_3g4g_START     (0)
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_dftune_vtune2_3g4g_END       (4)
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_vtdac_ptat_slope_sel2_START  (6)
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_vtdac_ptat_slope_sel2_END    (7)
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_dftune_vtune1_3g4g_START     (8)
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_dftune_vtune1_3g4g_END       (12)
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_vtdac_ptat_slope_sel1_START  (14)
#define RF_PLL_TX_VTDAC_3G4G_pll_tx_vtdac_ptat_slope_sel1_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_WAIT_TIME1_UNION
 结构说明  : PLL_TX_WAIT_TIME1 寄存器结构定义。地址偏移量:0x8D，初值:0x4404，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_tvreg        : 7;  /* bit[0-6]  : PLL VREG WarmUp Time
                                                                  - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
                                                                 NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                                                                       time = tvreg * 32 * (1/Fref) = tvreg * 1.67us */
        unsigned short  reserved            : 1;  /* bit[7]    : reserved */
        unsigned short  pll_tx_tvtdac       : 4;  /* bit[8-11] : PLL KV-Cal Vtune DAC Settle Time
                                                                   time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us */
        unsigned short  pll_tx_dftune_tinit : 4;  /* bit[12-15]: PLL DFTune Initialization Time
                                                                     time = tinit * 16 * (1/Fref) = tinit * 0.833us */
    } reg;
} RF_PLL_TX_WAIT_TIME1_UNION;
#define RF_PLL_TX_WAIT_TIME1_pll_tx_tvreg_START         (0)
#define RF_PLL_TX_WAIT_TIME1_pll_tx_tvreg_END           (6)
#define RF_PLL_TX_WAIT_TIME1_pll_tx_tvtdac_START        (8)
#define RF_PLL_TX_WAIT_TIME1_pll_tx_tvtdac_END          (11)
#define RF_PLL_TX_WAIT_TIME1_pll_tx_dftune_tinit_START  (12)
#define RF_PLL_TX_WAIT_TIME1_pll_tx_dftune_tinit_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_WAIT_TIME2_UNION
 结构说明  : PLL_TX_WAIT_TIME2 寄存器结构定义。地址偏移量:0x8E，初值:0x5545，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_tsettle       : 4;  /* bit[0-3]  : PLL Lock Settle Time
                                                                   - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                                                                      time = tsettle * 256 * (1/Fref) = tsettle * 13.3us */
        unsigned short  pll_tx_tvco          : 4;  /* bit[4-7]  : PLL VCO Stablization Timer
                                                                    - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                                                                        DFTune calibrations.  
                                                                    time =  tvco * 16 * (1/Fref) = tvco * 0.833us */
        unsigned short  pll_tx_tfastacq_3g4g : 4;  /* bit[8-11] : PLL Fast Acquisition Mode Duration for 3G4G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
        unsigned short  pll_tx_tfastacq_2g   : 4;  /* bit[12-15]: PLL Fast Acquisition Mode Duration for 2G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
    } reg;
} RF_PLL_TX_WAIT_TIME2_UNION;
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tsettle_START        (0)
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tsettle_END          (3)
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tvco_START           (4)
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tvco_END             (7)
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tfastacq_3g4g_START  (8)
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tfastacq_3g4g_END    (11)
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tfastacq_2g_START    (12)
#define RF_PLL_TX_WAIT_TIME2_pll_tx_tfastacq_2g_END      (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_DFTUNE_CTRL1_UNION
 结构说明  : PLL_TX_DFTUNE_CTRL1 寄存器结构定义。地址偏移量:0x8F，初值:0xA226，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_dftune_m2            : 4;  /* bit[0-3] : PLL DFTune Fine DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,10]
                                                                          count = 1024 for value [10,15] */
        unsigned short  pll_tx_dftune_m1last        : 4;  /* bit[4-7] : PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
                                                                          count = 2^value for value = [0,10]
                                                                          count = 1024 for value [10,15] */
        unsigned short  pll_tx_dftune_m1            : 4;  /* bit[8-11]: PLL DFTune Coarse DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,10]
                                                                          count = 1024 for value [10,15] */
        unsigned short  pll_tx_dftune_ft_min_err_en : 1;  /* bit[12]  : PLL DFTune Binary Search Fine Tune Minimum Error Enable
                                                                          - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
                                                                          - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
                                                                         0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
                                                                         1: Minimum Error Method - choose the result from the binary search trial that has the minimum error */
        unsigned short  pll_tx_dftune_fine_adj_en   : 1;  /* bit[13]  : PLL DFTune Binary Search Fine Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
                                                                         0: Adjustment is disabled
                                                                         1: Adjustment is enabled */
        unsigned short  pll_tx_dftune_coarse_adj_en : 1;  /* bit[14]  : PLL DFTune Binary Search Coarse Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
                                                                          - requires an extra measurement step in the algorithm, duration is dependent upon sample length
                                                                         0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
                                                                         1: Adjustment is enabled */
        unsigned short  pll_tx_dftune_en            : 1;  /* bit[15]  : PLL DFTune Sequencer Enable 
                                                                         0: DFTune calibration is not used. The pll_tx_dftune_val[9:0] is used to set the VCO capDAC.
                                                                         1: DFTune calibration is enabled. */
    } reg;
} RF_PLL_TX_DFTUNE_CTRL1_UNION;
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_m2_START             (0)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_m2_END               (3)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_m1last_START         (4)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_m1last_END           (7)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_m1_START             (8)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_m1_END               (11)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_ft_min_err_en_START  (12)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_ft_min_err_en_END    (12)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_fine_adj_en_START    (13)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_fine_adj_en_END      (13)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_coarse_adj_en_START  (14)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_coarse_adj_en_END    (14)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_en_START             (15)
#define RF_PLL_TX_DFTUNE_CTRL1_pll_tx_dftune_en_END               (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_DFTUNE_CTRL2_UNION
 结构说明  : PLL_TX_DFTUNE_CTRL2 寄存器结构定义。地址偏移量:0x90，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_dftune_ptat_mode        : 2;  /* bit[0-1]  : PLL PTAT Enable Selection during DFTune
                                                                              0: PTAT enabled when LPF=3G4G, disabled when LPF=2G
                                                                              1: PTAT enabled when LPF=2G, disabled when LPF=3G4G
                                                                              2: PTAT is disabled during DFTune
                                                                              3: PTAT is enabled during DFTune */
        unsigned short  reserved_0                     : 2;  /* bit[2-3]  : reserved */
        unsigned short  pll_tx_dftune_ms               : 2;  /* bit[4-5]  : PLL DFTune CAPDAC Settle Time 
                                                                              - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
                                                                              0: 1 clock settle
                                                                              1: 2 clock settle
                                                                              2: 3 clock settle
                                                                              3: 4 clock settle */
        unsigned short  reserved_1                     : 2;  /* bit[6-7]  : reserved */
        unsigned short  pll_tx_dftune_ct_fine_setpoint : 5;  /* bit[8-12] : PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
                                                                              &#45;- a small offset will improve algorithm performance in the case where:
                                                                                       (target_frequency - measured_frequency) < quantization error */
        unsigned short  reserved_2                     : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_TX_DFTUNE_CTRL2_UNION;
#define RF_PLL_TX_DFTUNE_CTRL2_pll_tx_dftune_ptat_mode_START         (0)
#define RF_PLL_TX_DFTUNE_CTRL2_pll_tx_dftune_ptat_mode_END           (1)
#define RF_PLL_TX_DFTUNE_CTRL2_pll_tx_dftune_ms_START                (4)
#define RF_PLL_TX_DFTUNE_CTRL2_pll_tx_dftune_ms_END                  (5)
#define RF_PLL_TX_DFTUNE_CTRL2_pll_tx_dftune_ct_fine_setpoint_START  (8)
#define RF_PLL_TX_DFTUNE_CTRL2_pll_tx_dftune_ct_fine_setpoint_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_TX_DFTUNE_CTRL3_UNION
 结构说明  : PLL_TX_DFTUNE_CTRL3 寄存器结构定义。地址偏移量:0x91，初值:0x0200，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_dftune_val : 10; /* bit[0-9]  : PLL DFTune DAC value when calibration is disabled */
        unsigned short  reserved          : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLL_TX_DFTUNE_CTRL3_UNION;
#define RF_PLL_TX_DFTUNE_CTRL3_pll_tx_dftune_val_START  (0)
#define RF_PLL_TX_DFTUNE_CTRL3_pll_tx_dftune_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLL_TX_KVCAL_CTRL1_UNION
 结构说明  : PLL_TX_KVCAL_CTRL1 寄存器结构定义。地址偏移量:0x92，初值:0x6064，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_kvcal_bw_2g      : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 2G Mode */
        unsigned short  reserved                : 3;  /* bit[9-11] : reserved */
        unsigned short  pll_tx_kvcal_accum_size : 2;  /* bit[12-13]: PLL KVCal Frequency Detector Count Length
                                                                      0: 32 sample clocks
                                                                      1: 64 sample clocks
                                                                      2: 128 sample clocks
                                                                      3: 256 sample clocks */
        unsigned short  pll_tx_kvcal_offset     : 2;  /* bit[14-15]: PLL KVCal Vtune Offset
                                                                      - this sets the center point for for high and low Vtune values for KV-Cal
                                                                      Offset voltage = 0.15V + 0.05V * code */
    } reg;
} RF_PLL_TX_KVCAL_CTRL1_UNION;
#define RF_PLL_TX_KVCAL_CTRL1_pll_tx_kvcal_bw_2g_START       (0)
#define RF_PLL_TX_KVCAL_CTRL1_pll_tx_kvcal_bw_2g_END         (8)
#define RF_PLL_TX_KVCAL_CTRL1_pll_tx_kvcal_accum_size_START  (12)
#define RF_PLL_TX_KVCAL_CTRL1_pll_tx_kvcal_accum_size_END    (13)
#define RF_PLL_TX_KVCAL_CTRL1_pll_tx_kvcal_offset_START      (14)
#define RF_PLL_TX_KVCAL_CTRL1_pll_tx_kvcal_offset_END        (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_KVCAL_CTRL2_UNION
 结构说明  : PLL_TX_KVCAL_CTRL2 寄存器结构定义。地址偏移量:0x93，初值:0x70E1，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_kvcal_bw_3g4g    : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 3G4G Mode */
        unsigned short  reserved                : 3;  /* bit[9-11] : reserved */
        unsigned short  pll_tx_kvcal_vtune_delV : 4;  /* bit[12-15]: PLL KVCAL Vtune Delta
                                                                      - this value is the delta Vtune over which the varactors will be measured
                                                                      - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                      delV = code * 0.1 volts for code = [1,15]; Code 0 is illegal and will default to 0.1V */
    } reg;
} RF_PLL_TX_KVCAL_CTRL2_UNION;
#define RF_PLL_TX_KVCAL_CTRL2_pll_tx_kvcal_bw_3g4g_START     (0)
#define RF_PLL_TX_KVCAL_CTRL2_pll_tx_kvcal_bw_3g4g_END       (8)
#define RF_PLL_TX_KVCAL_CTRL2_pll_tx_kvcal_vtune_delV_START  (12)
#define RF_PLL_TX_KVCAL_CTRL2_pll_tx_kvcal_vtune_delV_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_KVCAL_CTRL3_UNION
 结构说明  : PLL_TX_KVCAL_CTRL3 寄存器结构定义。地址偏移量:0x94，初值:0x16F7，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_kvcal_vco2_def : 3;  /* bit[0-2]  : PLL Default Varactor Correction code for VCO Core 2 */
        unsigned short  reserved_0            : 1;  /* bit[3]    : reserved */
        unsigned short  pll_tx_kvcal_vco1_def : 4;  /* bit[4-7]  : PLL Default Varactor Correction code for VCO Core 1 */
        unsigned short  pll_tx_kvcal_ct       : 5;  /* bit[8-12] : PLL KVCAL Coarse CAPDAC Value
                                                                     - This is the coarse CAPDAC value used during KV Calibration */
        unsigned short  reserved_1            : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_TX_KVCAL_CTRL3_UNION;
#define RF_PLL_TX_KVCAL_CTRL3_pll_tx_kvcal_vco2_def_START  (0)
#define RF_PLL_TX_KVCAL_CTRL3_pll_tx_kvcal_vco2_def_END    (2)
#define RF_PLL_TX_KVCAL_CTRL3_pll_tx_kvcal_vco1_def_START  (4)
#define RF_PLL_TX_KVCAL_CTRL3_pll_tx_kvcal_vco1_def_END    (7)
#define RF_PLL_TX_KVCAL_CTRL3_pll_tx_kvcal_ct_START        (8)
#define RF_PLL_TX_KVCAL_CTRL3_pll_tx_kvcal_ct_END          (12)


/*****************************************************************************
 结构名    : RF_PLL_TX_CAL_OVERRIDE_UNION
 结构说明  : PLL_TX_CAL_OVERRIDE 寄存器结构定义。地址偏移量:0x95，初值:0x1008，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_rccal_val    : 4;  /* bit[0-3]  : RC-Pole Calibration Override Value 
                                                                  - Only used when pll_tx_rccal_bypass is set */
        unsigned short  reserved_0          : 3;  /* bit[4-6]  : reserved */
        unsigned short  pll_tx_rccal_bypass : 1;  /* bit[7]    : RC-Pole Calibration Value Bypass
                                                                 0: Use hardware value for RC-Pole calibration word
                                                                 1: Use RegMap value for RC-Pole calibration word (pll_tx_rccal_val) */
        unsigned short  pll_tx_rext_val     : 5;  /* bit[8-12] : Resistor Calibration Override Value 
                                                                  - Only used when pll_tx_rext_bypass is set */
        unsigned short  reserved_1          : 2;  /* bit[13-14]: reserved */
        unsigned short  pll_tx_rext_bypass  : 1;  /* bit[15]   : Resistor Calibration Value Bypass
                                                                 0: Use hardware value for REXT calibration word
                                                                 1: Use RegMap value for REXT calibration word (pll_tx_rext_val) */
    } reg;
} RF_PLL_TX_CAL_OVERRIDE_UNION;
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rccal_val_START     (0)
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rccal_val_END       (3)
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rccal_bypass_START  (7)
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rccal_bypass_END    (7)
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rext_val_START      (8)
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rext_val_END        (12)
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rext_bypass_START   (15)
#define RF_PLL_TX_CAL_OVERRIDE_pll_tx_rext_bypass_END     (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_ALIGN_CTRL_UNION
 结构说明  : PLL_TX_ALIGN_CTRL 寄存器结构定义。地址偏移量:0x96，初值:0x0002，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_xordiv2_phase_state : 1;  /* bit[0]   : PLL N-divider Phase Alignment Level
                                                                         - this control is active only if xordiv2_phase_en is set to 1
                                                                         0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
                                                                         1: Phase detector divide-by-2 initial state will be 1 (if force is enabled) */
        unsigned short  pll_tx_xordiv2_phase_en    : 1;  /* bit[1]   : PLL N-divider Phase Alignment Enable
                                                                         - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
                                                                        0: Divide-by-2 initial state is un-controlled
                                                                        1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field */
        unsigned short  reserved_0                 : 2;  /* bit[2-3] : reserved */
        unsigned short  reserved_1                 : 12; /* bit[4-15]: reserved */
    } reg;
} RF_PLL_TX_ALIGN_CTRL_UNION;
#define RF_PLL_TX_ALIGN_CTRL_pll_tx_xordiv2_phase_state_START  (0)
#define RF_PLL_TX_ALIGN_CTRL_pll_tx_xordiv2_phase_state_END    (0)
#define RF_PLL_TX_ALIGN_CTRL_pll_tx_xordiv2_phase_en_START     (1)
#define RF_PLL_TX_ALIGN_CTRL_pll_tx_xordiv2_phase_en_END       (1)


/*****************************************************************************
 结构名    : RF_PLL_TX_FDET_CTRL_UNION
 结构说明  : PLL_TX_FDET_CTRL 寄存器结构定义。地址偏移量:0x97，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_fdet_ofs : 5;  /* bit[0-4]  : Frequency Detector Counter Offset Value (signed 2s-complment, S4.0) */
        unsigned short  reserved        : 7;  /* bit[5-11] : reserved */
        unsigned short  pll_tx_fdet_rst : 2;  /* bit[12-13]: PLL Frequency Detector High Speed Counter Reset (SAM)
                                                              0: Automatic mode; High-speed counter is reset by the sequencer
                                                              1: Reserved
                                                              2: High-speed counter reset is always off
                                                              3: High-speed counter reset is always on */
        unsigned short  pll_tx_fdet_en  : 2;  /* bit[14-15]: PLL Frequency Detector High Speed Counter Enable (SAM)
                                                              0: Automatic mode; High-speed counter is enabled by sequencer
                                                              1: Reserved
                                                              2: High-speed counter is always off
                                                              3: High-speed counter is always on */
    } reg;
} RF_PLL_TX_FDET_CTRL_UNION;
#define RF_PLL_TX_FDET_CTRL_pll_tx_fdet_ofs_START  (0)
#define RF_PLL_TX_FDET_CTRL_pll_tx_fdet_ofs_END    (4)
#define RF_PLL_TX_FDET_CTRL_pll_tx_fdet_rst_START  (12)
#define RF_PLL_TX_FDET_CTRL_pll_tx_fdet_rst_END    (13)
#define RF_PLL_TX_FDET_CTRL_pll_tx_fdet_en_START   (14)
#define RF_PLL_TX_FDET_CTRL_pll_tx_fdet_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_VREG_CONFIG3_UNION
 结构说明  : PLL_TX_VREG_CONFIG3 寄存器结构定义。地址偏移量:0x98，初值:0x5545，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_vco_current_sel2_alt  : 3;  /* bit[0-2]  : PLL Super Filter Current Level (Alternate VCO Core 2 value)
                                                                            - this value is applied to the VCO Super Filter when Core 2 is selected */
        unsigned short  reserved_0                   : 1;  /* bit[3]    : reserved */
        unsigned short  pll_tx_vco_current_sel1_alt  : 3;  /* bit[4-6]  : PLL Super Filter Current Level (Alternate VCO Core 1 value)
                                                                            - this value is applied to the VCO Super Filter when Core 1 is selected */
        unsigned short  reserved_1                   : 1;  /* bit[7]    : reserved */
        unsigned short  pll_tx_vco_buf_vreg_sel2_alt : 3;  /* bit[8-10] : PLL Buffer VREG Output Level (Alternate VCO Core 2 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 2 is selected */
        unsigned short  reserved_2                   : 1;  /* bit[11]   : reserved */
        unsigned short  pll_tx_vco_buf_vreg_sel1_alt : 3;  /* bit[12-14]: PLL Buffer VREG Output Level (Alternate VCO Core 1 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 1 is selected */
        unsigned short  reserved_3                   : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLL_TX_VREG_CONFIG3_UNION;
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_current_sel2_alt_START   (0)
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_current_sel2_alt_END     (2)
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_current_sel1_alt_START   (4)
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_current_sel1_alt_END     (6)
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_buf_vreg_sel2_alt_START  (8)
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_buf_vreg_sel2_alt_END    (10)
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_buf_vreg_sel1_alt_START  (12)
#define RF_PLL_TX_VREG_CONFIG3_pll_tx_vco_buf_vreg_sel1_alt_END    (14)


/*****************************************************************************
 结构名    : RF_PLL_TX_KVCAL_CTRL4_UNION
 结构说明  : PLL_TX_KVCAL_CTRL4 寄存器结构定义。地址偏移量:0x99，初值:0x0064，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_kvcal_bw_alt : 9;  /* bit[0-8] : PLL KVCAL Bandwdith for 3G4G Mode */
        unsigned short  reserved            : 7;  /* bit[9-15]: reserved */
    } reg;
} RF_PLL_TX_KVCAL_CTRL4_UNION;
#define RF_PLL_TX_KVCAL_CTRL4_pll_tx_kvcal_bw_alt_START  (0)
#define RF_PLL_TX_KVCAL_CTRL4_pll_tx_kvcal_bw_alt_END    (8)


/*****************************************************************************
 结构名    : RF_PLL_TX_BIST_UNION
 结构说明  : PLL_TX_BIST 寄存器结构定义。地址偏移量:0xA0，初值:0x000A，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_fdet_bist_count       : 4;  /* bit[0-3]  : Frequency Detector BIST Count Length
                                                                            - count = 2 ^ value for [0,10] */
        unsigned short  pll_tx_fdet_bist_trigger     : 1;  /* bit[4]    : Frequency Detector BIST Trigger (Self Clearing Bit) */
        unsigned short  reserved_0                   : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_tx_vco_vref_sel          : 2;  /* bit[8-9]  : PLL VCO Open Loop Test Vref Select
                                                                           0: Vref is floating
                                                                           1: Vref tied to ground
                                                                           2: Vref tied to supply (divider LDO)
                                                                           3: Vref tied to supply/2 (divider LDO) */
        unsigned short  reserved_1                   : 2;  /* bit[10-11]: reserved */
        unsigned short  pll_tx_vco_open_loop_test_en : 1;  /* bit[12]   : PLL VCO Open Loop Test Enable
                                                                            - Should be mutually exclusive with the VTDac enable (avoid contention)
                                                                           0: Off, Tgate from reference voltage divider is open
                                                                           1: On, Tgate from reference voltage divider is closed */
        unsigned short  reserved_2                   : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_TX_BIST_UNION;
#define RF_PLL_TX_BIST_pll_tx_fdet_bist_count_START        (0)
#define RF_PLL_TX_BIST_pll_tx_fdet_bist_count_END          (3)
#define RF_PLL_TX_BIST_pll_tx_fdet_bist_trigger_START      (4)
#define RF_PLL_TX_BIST_pll_tx_fdet_bist_trigger_END        (4)
#define RF_PLL_TX_BIST_pll_tx_vco_vref_sel_START           (8)
#define RF_PLL_TX_BIST_pll_tx_vco_vref_sel_END             (9)
#define RF_PLL_TX_BIST_pll_tx_vco_open_loop_test_en_START  (12)
#define RF_PLL_TX_BIST_pll_tx_vco_open_loop_test_en_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_TX_TEST_1_UNION
 结构说明  : PLL_TX_TEST_1 寄存器结构定义。地址偏移量:0xA1，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_tmux_sel        : 4;  /* bit[0-3]  : PLL Text Mux Output Selection
                                                                    
                                                                    select : mux output                  select : mux output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       0   : IPTAT                               8      : xor_test
                                                                       1   : IEXT                                 9      : vco_test_out (see VCO Block level test mux selection)
                                                                       2   : VDD1P8_PLL (misname)   A      : GND
                                                                       3   : PFD Unlock Detect            B      : GND
                                                                       4   : vreg_ctl                             C      : DSM clock
                                                                       5   : vreg_pfd                            D      : DSM clock /2 
                                                                       6   : vtune_buff                          E      : NDiv output
                                                                       7   : GND                                 F     :  NDiv output /2 */
        unsigned short  pll_tx_test_en         : 1;  /* bit[4]    : PLL Subsytem Test Mux Enable
                                                                      0: PLL test mux disabled
                                                                      1: PLL test mux enabled */
        unsigned short  reserved               : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_tx_vco_tmux_sel    : 3;  /* bit[8-10] : VCO Block level  Text Mux Output Selection
                                                                    
                                                                    select : PLL-TX                                PLL-RX 
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-i&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       0   : GND_TXVCO                          GND_RXVCO            
                                                                       1   : GND_TXVCO                          GND_RXVCO
                                                                       2   : vdd2p2_txvcobuf                      vdd_2p2_int
                                                                       3   : GND_TXVCO                         GND_RXVCO
                                                                       4   : VDD2P85_TXVCO                  VDD_RXVCO_2P85      
                                                                       5   : GND_TXVCO                         GND_RXVCO
                                                                       6   : vreg_vco                                 vreg_vco
                                                                       7   : vreg_vcobuf                             vreg_buf */
        unsigned short  pll_tx_vco_test_en     : 1;  /* bit[11]   : VCO Block Level Test Mux Enable
                                                                         0: VCO Test Mux is disabled
                                                                         1: VCO Test Mux is enabled */
        unsigned short  pll_tx_dig_testmux_sel : 4;  /* bit[12-15]: PLL Digital Test Mux Selection
                                                                      - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
                                                                    select : mux output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                       0   : Digital ground
                                                                       1   : Digital supply
                                                                       2   : Lock Flag
                                                                       3   : PFD Unlock Dectect Pulse
                                                                       4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                                                                       5   : PLL sequencer state change pulse
                                                                       6-F: Digital ground */
    } reg;
} RF_PLL_TX_TEST_1_UNION;
#define RF_PLL_TX_TEST_1_pll_tx_tmux_sel_START         (0)
#define RF_PLL_TX_TEST_1_pll_tx_tmux_sel_END           (3)
#define RF_PLL_TX_TEST_1_pll_tx_test_en_START          (4)
#define RF_PLL_TX_TEST_1_pll_tx_test_en_END            (4)
#define RF_PLL_TX_TEST_1_pll_tx_vco_tmux_sel_START     (8)
#define RF_PLL_TX_TEST_1_pll_tx_vco_tmux_sel_END       (10)
#define RF_PLL_TX_TEST_1_pll_tx_vco_test_en_START      (11)
#define RF_PLL_TX_TEST_1_pll_tx_vco_test_en_END        (11)
#define RF_PLL_TX_TEST_1_pll_tx_dig_testmux_sel_START  (12)
#define RF_PLL_TX_TEST_1_pll_tx_dig_testmux_sel_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_TX_TEST_2_UNION
 结构说明  : PLL_TX_TEST_2 寄存器结构定义。地址偏移量:0xA2，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_rsm_stop_state : 5;  /* bit[0-4]  : PLL Sequencer Trigger State
                                                                    - specifies the state at which the state machine should stop if pll_tx_rsm_stop_en==1
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_TX_CLOSED        12
                                                                     PLL_TX_LO_ON          3                  PLL_TX_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_TX_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_TX_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_TX_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_TX_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D */
        unsigned short  reserved_0            : 2;  /* bit[5-6]  : reserved */
        unsigned short  pll_tx_rsm_stop_en    : 1;  /* bit[7]    : PLL FSM Stop Enable
                                                                    0 : Normal operation; sequencer will run to to completion
                                                                    1 : Debug mode; sequencer will stop in the state specified by the pll_tx_rsm_stop_en field */
        unsigned short  pll_tx_rsm_trig_state : 5;  /* bit[8-12] : PLL Sequencer Trigger State
                                                                      - will create a pulse on the digital test mux when the selected state is entered
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_TX_CLOSED        12
                                                                     PLL_TX_LO_ON          3                  PLL_TX_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_TX_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_TX_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_TX_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_TX_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D */
        unsigned short  reserved_1            : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_TX_TEST_2_UNION;
#define RF_PLL_TX_TEST_2_pll_tx_rsm_stop_state_START  (0)
#define RF_PLL_TX_TEST_2_pll_tx_rsm_stop_state_END    (4)
#define RF_PLL_TX_TEST_2_pll_tx_rsm_stop_en_START     (7)
#define RF_PLL_TX_TEST_2_pll_tx_rsm_stop_en_END       (7)
#define RF_PLL_TX_TEST_2_pll_tx_rsm_trig_state_START  (8)
#define RF_PLL_TX_TEST_2_pll_tx_rsm_trig_state_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_TX_FDET_COUNT_MSB_RD_UNION
 结构说明  : PLL_TX_FDET_COUNT_MSB_RD 寄存器结构定义。地址偏移量:0xA9，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_fdet_count : 2;  /* bit[0-1] : PLL Frequency Detector Counter */
        unsigned short  reserved          : 14; /* bit[2-15]: reserved */
    } reg;
} RF_PLL_TX_FDET_COUNT_MSB_RD_UNION;
#define RF_PLL_TX_FDET_COUNT_MSB_RD_pll_tx_fdet_count_START  (0)
#define RF_PLL_TX_FDET_COUNT_MSB_RD_pll_tx_fdet_count_END    (1)


/*****************************************************************************
 结构名    : RF_PLL_TX_KVCAL_STATUS_RD_UNION
 结构说明  : PLL_TX_KVCAL_STATUS_RD 寄存器结构定义。地址偏移量:0xAB，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_kvcal_vco2_val   : 4;  /* bit[0-3]  : KV Calibration value computed for VCO Core 2 */
        unsigned short  pll_tx_kvcal_vco1_val   : 4;  /* bit[4-7]  : KV Calibration value computed for VCO Core 1 */
        unsigned short  pll_tx_kvcal_div_by_0_d : 1;  /* bit[8]    : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pll_tx_kvcal_div_by_0_b : 1;  /* bit[9]    : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pll_tx_kvcal_div_by_0_a : 1;  /* bit[10]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  reserved                : 5;  /* bit[11-15]: reserved */
    } reg;
} RF_PLL_TX_KVCAL_STATUS_RD_UNION;
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_vco2_val_START    (0)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_vco2_val_END      (3)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_vco1_val_START    (4)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_vco1_val_END      (7)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_div_by_0_d_START  (8)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_div_by_0_d_END    (8)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_div_by_0_b_START  (9)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_div_by_0_b_END    (9)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_div_by_0_a_START  (10)
#define RF_PLL_TX_KVCAL_STATUS_RD_pll_tx_kvcal_div_by_0_a_END    (10)


/*****************************************************************************
 结构名    : RF_PLL_TX_RSM_STATE_RD_UNION
 结构说明  : PLL_TX_RSM_STATE_RD 寄存器结构定义。地址偏移量:0xB0，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_tx_rsm_state    : 5;  /* bit[0-4] : PLL Sequencer State Readback
                                                                
                                                                  State            Code (hex)           State            Code (hex)
                                                                  &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  POR                0                  DAC_OPEN          10
                                                                  IDLE               1                  PHASE_INIT        11
                                                                  WAIT_VREG          2                  PLL_TX_CLOSED        12
                                                                  PLL_TX_LO_ON          3                  PLL_TX_STARTUP       13
                                                                  WAIT_VCO           4                  PLL_TX_SETTLE        14
                                                                  TEST_KVCAL         5                  PLL_TX_LOCKED        15
                                                                  WAIT_KV            6                  PLL_TX_LO_OFF        16
                                                                  STORE_KV           7                  PLL_TX_SHUTDOWN      1F
                                                                  TEST_DFTUNE        8                 
                                                                  INIT_DFTUNE        9                  
                                                                  COARSE_DFTUNE      A                
                                                                  PAUSE_DFTUNE       B                  
                                                                  FINE_DFTUNE        C                  
                                                                  CAL_DONE           D                  
                                                                  CAL_CLEANUP        E */
        unsigned short  reserved            : 10; /* bit[5-14]: reserved */
        unsigned short  pll_tx_unlock_event : 1;  /* bit[15]  : Flag to indicate if a transient unlock event was detected */
    } reg;
} RF_PLL_TX_RSM_STATE_RD_UNION;
#define RF_PLL_TX_RSM_STATE_RD_pll_tx_rsm_state_START     (0)
#define RF_PLL_TX_RSM_STATE_RD_pll_tx_rsm_state_END       (4)
#define RF_PLL_TX_RSM_STATE_RD_pll_tx_unlock_event_START  (15)
#define RF_PLL_TX_RSM_STATE_RD_pll_tx_unlock_event_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_MODE_UNION
 结构说明  : PLL_RX_MODE 寄存器结构定义。地址偏移量:0xC0，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_lock_flag         : 1;  /* bit[0]    : PLL Lock Indicator Flag (Read-Only)
                                                                        This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_RX_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_rx_lock_flag_en==0).
                                                                      This bit will always be cleared if the lock detection circuit is disabled. */
        unsigned short  reserved_0               : 3;  /* bit[1-3]  : reserved */
        unsigned short  pll_rx_los_div2sync_en   : 1;  /* bit[4]    : PLLRX Secondary LO Sequencer Feature Enable */
        unsigned short  pll_rx_los_div2sync_mode : 2;  /* bit[5-6]  : PLLRX UHB vs VCO Divider Synchronization Mode
                                                                        0: Force PLLRX Div2 polarity selection to 0
                                                                        1: Force PLLRX Div2 polarity selection to 1
                                                                        2: Use non-inverted sensor polarity
                                                                        3: Use inverted sensor polarity */
        unsigned short  reserved_1               : 3;  /* bit[7-9]  : reserved */
        unsigned short  pll_rx_alt_sel           : 1;  /* bit[10]   : PLL Alternate Settings Select
                                                                       0: Use normal 2G and 3G4G VCO current and bandwidth settings
                                                                       1: Use alternate VCO current and bandwidth settings (PLL_RX_VREG_CTRL3, PLL_RX_KVCAL4) */
        unsigned short  pll_rx_ctl_div2_bypass   : 1;  /* bit[11]   : PLL Feedback Divide-by-2 Bypass Control
                                                                        - When this control is set, the N value must be multiplied by 2 to compensate.
                                                                       0: VCO Feedback divider is enabled. 
                                                                       1: VCO Feedback divider is disabled. N-value must be multiplied by 2 to compensate. */
        unsigned short  pll_rx_vco_sel           : 1;  /* bit[12]   : PLL VCO Core Selection
                                                                       0: VCO Core 1 selected
                                                                       1: VCO Core 2 selected */
        unsigned short  pll_rx_lpf_mode          : 2;  /* bit[13-14]: PLL Loop Filter Selection
                                                                       0: LPF configured for 2G
                                                                       1: LPF configured for 3G4G
                                                                       2: LPF configured for 2G Search Mode (DRX)
                                                                       3: Reserved */
        unsigned short  pll_rx_intmode           : 1;  /* bit[15]   : PLL Integer Mode (SigmaDelta disable)
                                                                        0 : Fractional division; delta-sigma modulation is enabled
                                                                        1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero. */
    } reg;
} RF_PLL_RX_MODE_UNION;
#define RF_PLL_RX_MODE_pll_rx_lock_flag_START          (0)
#define RF_PLL_RX_MODE_pll_rx_lock_flag_END            (0)
#define RF_PLL_RX_MODE_pll_rx_los_div2sync_en_START    (4)
#define RF_PLL_RX_MODE_pll_rx_los_div2sync_en_END      (4)
#define RF_PLL_RX_MODE_pll_rx_los_div2sync_mode_START  (5)
#define RF_PLL_RX_MODE_pll_rx_los_div2sync_mode_END    (6)
#define RF_PLL_RX_MODE_pll_rx_alt_sel_START            (10)
#define RF_PLL_RX_MODE_pll_rx_alt_sel_END              (10)
#define RF_PLL_RX_MODE_pll_rx_ctl_div2_bypass_START    (11)
#define RF_PLL_RX_MODE_pll_rx_ctl_div2_bypass_END      (11)
#define RF_PLL_RX_MODE_pll_rx_vco_sel_START            (12)
#define RF_PLL_RX_MODE_pll_rx_vco_sel_END              (12)
#define RF_PLL_RX_MODE_pll_rx_lpf_mode_START           (13)
#define RF_PLL_RX_MODE_pll_rx_lpf_mode_END             (14)
#define RF_PLL_RX_MODE_pll_rx_intmode_START            (15)
#define RF_PLL_RX_MODE_pll_rx_intmode_END              (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_FREQ1_UNION
 结构说明  : PLL_RX_FREQ1 寄存器结构定义。地址偏移量:0xC1，初值:0x277A，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_num : 8;  /* bit[0-7] : 8 MSBs of the frequency fraction:  POR Value is 3.032MHz when Fref=19.2MHz (N=37.4792). */
        unsigned short  pll_rx_n   : 8;  /* bit[8-15]: PLL frequency integer
                                                         - When pll_rx_ctl_div2_bypass==0 (default):  N = VCO frequency / (4 * Fref)
                                                         - When pll_rx_ctl_div2_bypass==1:               N = VCO frequency / (2 * Fref) */
    } reg;
} RF_PLL_RX_FREQ1_UNION;
#define RF_PLL_RX_FREQ1_pll_rx_num_START  (0)
#define RF_PLL_RX_FREQ1_pll_rx_num_END    (7)
#define RF_PLL_RX_FREQ1_pll_rx_n_START    (8)
#define RF_PLL_RX_FREQ1_pll_rx_n_END      (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_FSM_CTRL1_UNION
 结构说明  : PLL_RX_FSM_CTRL1 寄存器结构定义。地址偏移量:0xC3，初值:0x3900，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_en              : 2;  /* bit[0-1]  : PLL Enable (SAM)
                                                                     0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_rx_enable signal)
                                                                     1: Manual PLL disable (PLL will un-gracefully return to IDLE)
                                                                     2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
                                                                     3: Manual PLL Enable (PLL sequencer will execute the lock sequence) */
        unsigned short  pll_rx_kvcal_mode      : 2;  /* bit[2-3]  : KV Calibration Mode
                                                                     0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
                                                                     1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
                                                                     2: PLL KV calibration is disabled; Use RegMap defaults
                                                                     3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design) */
        unsigned short  pll_rx_kvcal_trigger   : 1;  /* bit[4]    : PLL KV Manual Start Trigger (Self Clearing Bit)
                                                                      - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
                                                                      - This bit is active only when the PLL is idle and will always read low. */
        unsigned short  reserved_0             : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_rx_lock_flag_en    : 1;  /* bit[8]    : PLL Lock Indicator Enable
                                                                     0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
                                                                     1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete. */
        unsigned short  reserved_1             : 1;  /* bit[9]    : reserved */
        unsigned short  pll_rx_warmup_long_len : 2;  /* bit[10-11]: PLL Extended WarmUp Pulse Width
                                                                      This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
                                                                     0:  Extended warmup terminates at the end of Vreg faston (prior to KV-Cal and DFTune)
                                                                     1:  Extended warmup terminates at the end of DFTune (prior to analog closed loop control)
                                                                     2:  Extended warmup terminates at the end of closed-loop Fast Acquisition
                                                                     3:  Reserved */
        unsigned short  pll_rx_vco_replica_en  : 2;  /* bit[12-13]: PLL Vtune DAC Replica Enable (SAM)
                                                                     0: PLL Vtune DAC replica reference is controlled by sequencer (identical timing as vtdac_en)
                                                                     1: Reserved
                                                                     2: PLL Vtune DAC replica reference is always off
                                                                     3: PLL Vtune DAC replica reference is always on */
        unsigned short  pll_rx_bias_en         : 2;  /* bit[14-15]: PLL Bias Enable (SAM) 
                                                                    0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
                                                                    1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
                                                                    2 : PLL Bias is always Off
                                                                    3 : PLL Bias is always On */
    } reg;
} RF_PLL_RX_FSM_CTRL1_UNION;
#define RF_PLL_RX_FSM_CTRL1_pll_rx_en_START               (0)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_en_END                 (1)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_kvcal_mode_START       (2)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_kvcal_mode_END         (3)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_kvcal_trigger_START    (4)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_kvcal_trigger_END      (4)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_lock_flag_en_START     (8)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_lock_flag_en_END       (8)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_warmup_long_len_START  (10)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_warmup_long_len_END    (11)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_vco_replica_en_START   (12)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_vco_replica_en_END     (13)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_bias_en_START          (14)
#define RF_PLL_RX_FSM_CTRL1_pll_rx_bias_en_END            (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_FSM_CTRL2_UNION
 结构说明  : PLL_RX_FSM_CTRL2 寄存器结构定义。地址偏移量:0xC4，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_vco_buf_en         : 2;  /* bit[0-1]  : PLL VCO Buffer Enable (SAM)
                                                                        0: Automatic mode; VCO Output buffer enabled when PLL is enabled
                                                                        1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Output buffer is always off
                                                                        3: VCO Output buffer is always on */
        unsigned short  pll_rx_vco_en             : 2;  /* bit[2-3]  : PLL VCO Enable (SAM)
                                                                        0: Automatic mode; VCO enabled when PLL is enabled
                                                                        1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO is disabled
                                                                        3: VCO is enabled */
        unsigned short  pll_rx_vco_fb_en          : 2;  /* bit[4-5]  : PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
                                                                        0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
                                                                        1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Feedback pull cell is always off
                                                                        3: VCO Feedback pull cell is always on */
        unsigned short  pll_rx_fref_buf_auto_mode : 1;  /* bit[6]    : PLL Reference Buffer Automatic Control Mode
                                                                         - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
                                                                        0: Fref buffer is enabled only when the PLL is enabled
                                                                        1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled */
        unsigned short  pll_rx_dsm_update_mode    : 1;  /* bit[7]    : PLL DSM and N-divider  Update Mode
                                                                       0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
                                                                       1: Update the N-divider when the FREQ registers are written */
        unsigned short  pll_rx_dsm_fv_en          : 2;  /* bit[8-9]  : PLL Delta-Sigma Feedback Clock Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pll_rx_pfd_div2_en        : 2;  /* bit[10-11]: PLL XOR Reference Clock Divide-by-2 Enable (SAM)
                                                                        0: Automatic control (controlled by the XO_FREQ pin)
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pll_rx_ndiv_en            : 2;  /* bit[12-13]: PLL N-divider Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pll_rx_fref_buf_en        : 2;  /* bit[14-15]: PLL Reference Buffer Enable (SAM)
                                                                        0: Automatic control (see auto-mode options in the pll_rx_fref_buf_auto_mode field)
                                                                        1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
                                                                        2: Always off
                                                                        3: Always on */
    } reg;
} RF_PLL_RX_FSM_CTRL2_UNION;
#define RF_PLL_RX_FSM_CTRL2_pll_rx_vco_buf_en_START          (0)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_vco_buf_en_END            (1)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_vco_en_START              (2)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_vco_en_END                (3)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_vco_fb_en_START           (4)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_vco_fb_en_END             (5)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_fref_buf_auto_mode_START  (6)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_fref_buf_auto_mode_END    (6)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_dsm_update_mode_START     (7)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_dsm_update_mode_END       (7)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_dsm_fv_en_START           (8)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_dsm_fv_en_END             (9)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_pfd_div2_en_START         (10)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_pfd_div2_en_END           (11)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_ndiv_en_START             (12)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_ndiv_en_END               (13)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_fref_buf_en_START         (14)
#define RF_PLL_RX_FSM_CTRL2_pll_rx_fref_buf_en_END           (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_FSM_CTRL3_UNION
 结构说明  : PLL_RX_FSM_CTRL3 寄存器结构定义。地址偏移量:0xC5，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_vco_vreg_faston     : 2;  /* bit[0-1]  : PLL  VCO Super Filter FastOn (SAM)
                                                                         0: Automatic mode; faston is enabled when PLL is enabled
                                                                         1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
                                                                         2: VCO Super filter faston is always off
                                                                         3: VCO Super filter faston is always on */
        unsigned short  pll_rx_vco_vreg_en         : 2;  /* bit[2-3]  : PLL  VCO Super Filter Enable (SAM)
                                                                         0: Automatic mode; Super Filter enabled when PLL is enabled
                                                                         1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
                                                                         2: VCO Super filter is always off
                                                                         3: VCO Super filter is always on */
        unsigned short  pll_rx_vco_buf_vreg_faston : 2;  /* bit[4-5]  : PLL LO Output Buffer VREG FastOn (SAM)
                                                                         0: Automatic mode; FastOn is pulsed during PLL warmup
                                                                         1: Automatic mode; FastOn is enabled when PLL is enabled and during IDLE mode 
                                                                         2: FastOn is always off
                                                                         3: FastOn is always on */
        unsigned short  pll_rx_vco_buf_vreg_en     : 2;  /* bit[6-7]  : PLL LO Output Buffer VREG Enable (SAM)
                                                                         0: Automatic mode; Buffer VREG enabled when PLL is enabled
                                                                         1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
                                                                         2: Buffer VREG is always off
                                                                         3: Buffer VREG is always on */
        unsigned short  pll_rx_vreg_pfd_faston     : 2;  /* bit[8-9]  : PLL XOR/LPF VREG FastOn (SAM)
                                                                         0: Automatic mode; XOR/LPF VREG FastOn is pulsed during VCO warmup.
                                                                         1: Automatic mode; XOR/LPF VREG FastOn is enabled when PLL is enabled and during IDLE mode 
                                                                         2: XOR/LPF VREG FastOn is always off
                                                                         3: XOR/LPF VREG FastOn is always on */
        unsigned short  pll_rx_vreg_pfd_en         : 2;  /* bit[10-11]: PLL XOR/LPF VREG Enable (SAM)
                                                                         0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
                                                                         1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
                                                                         2: XOR/LPF VREG is always off
                                                                         3: XOR/LPF VREG is always on */
        unsigned short  pll_rx_vreg_ctl_faston     : 2;  /* bit[12-13]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG FastOn (SAM)
                                                                         0: Automatic mode; High-speed digital VREG FastOn is pulsed during PLL warmup.
                                                                         1: Automatic mode; High-speed digital VREG FastOn is enabled when PLL is enabled and during IDLE mode
                                                                         2: High-speed digital VREG FastOn is always off
                                                                         3: High-speed digital VREG FastOn is always on */
        unsigned short  pll_rx_vreg_ctl_en         : 2;  /* bit[14-15]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
                                                                         0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
                                                                         1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
                                                                         2: High-speed digital VREG is always off
                                                                         3: High-speed digital VREG is always on */
    } reg;
} RF_PLL_RX_FSM_CTRL3_UNION;
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_vreg_faston_START      (0)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_vreg_faston_END        (1)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_vreg_en_START          (2)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_vreg_en_END            (3)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_buf_vreg_faston_START  (4)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_buf_vreg_faston_END    (5)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_buf_vreg_en_START      (6)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vco_buf_vreg_en_END        (7)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_pfd_faston_START      (8)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_pfd_faston_END        (9)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_pfd_en_START          (10)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_pfd_en_END            (11)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_ctl_faston_START      (12)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_ctl_faston_END        (13)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_ctl_en_START          (14)
#define RF_PLL_RX_FSM_CTRL3_pll_rx_vreg_ctl_en_END            (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_VREG_CONFIG1_UNION
 结构说明  : PLL_RX_VREG_CONFIG1 寄存器结构定义。地址偏移量:0xC6，初值:0x5500，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0          : 8;  /* bit[0-7]  : reserved */
        unsigned short  pll_rx_vreg_pfd_sel : 3;  /* bit[8-10] : PLL XOR/LPF VREG Output Level
                                                                   - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                     Code                     Vout
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     000                        1.26V
                                                                     001                        1.31V
                                                                     010                        1.35V
                                                                     011                        1.39V
                                                                     100                        1.44V
                                                                     101                        1.48V
                                                                     110                        1.53V
                                                                     111                        1.57V */
        unsigned short  reserved_1          : 1;  /* bit[11]   : reserved */
        unsigned short  pll_rx_vreg_ctl_sel : 3;  /* bit[12-14]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
                                                                   - Vout = Vbg * (33.6K + (code+1) * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                     Code                     Vout
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     000                        1.26V
                                                                     001                        1.31V
                                                                     010                        1.35V
                                                                     011                        1.39V
                                                                     100                        1.44V
                                                                     101                        1.48V
                                                                     110                        1.53V
                                                                     111                        1.57V */
        unsigned short  reserved_2          : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLL_RX_VREG_CONFIG1_UNION;
#define RF_PLL_RX_VREG_CONFIG1_pll_rx_vreg_pfd_sel_START  (8)
#define RF_PLL_RX_VREG_CONFIG1_pll_rx_vreg_pfd_sel_END    (10)
#define RF_PLL_RX_VREG_CONFIG1_pll_rx_vreg_ctl_sel_START  (12)
#define RF_PLL_RX_VREG_CONFIG1_pll_rx_vreg_ctl_sel_END    (14)


/*****************************************************************************
 结构名    : RF_PLL_RX_VREG_CONFIG2_UNION
 结构说明  : PLL_RX_VREG_CONFIG2 寄存器结构定义。地址偏移量:0xC7，初值:0x55AB，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_vco_current_sel2        : 3;  /* bit[0-2]  : PLL Super Filter Current Level (VCO Core 2 value)
                                                                              - This value is applied to the VCO Super Filter when Core 2 is selected
                                                                              - Data table applies to SS process corner, 110C
                                                                            
                                                                                Code          PLLRX Tank                     PLLRX Tank
                                                                                                  V         mA                      V          mA
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                  0              1.29V    7.6mA                1.29V     7.6mA                           
                                                                                  1              1.36V    9.2mA                1.36V     9.2mA                          
                                                                                  2              1.42V    10.8mA              1.42V     10.8mA                          
                                                                                  3              1.49V    12.3mA              1.49V     12.3mA                         
                                                                                  4              1.54V    13.8mA              1.54V     13.8mA                         
                                                                                  5              1.59V    15.1mA              1.59V     15.1mA                       
                                                                                  6              1.63V    16.2mA              1.63 */
        unsigned short  pll_rx_vco_current2_lut_bypass : 1;  /* bit[3]    : PLL Core 2 VCO Current Lookup Table Bypass (LUT Bypass)
                                                                             0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
                                                                             1: Lookup table is bypassed; Use the value from the pll_rx_vco_current_sel2 field */
        unsigned short  pll_rx_vco_current_sel1        : 3;  /* bit[4-6]  : PLL Super Filter Current Level (VCO Core 1 value)
                                                                              - This value is applied to the VCO Super Filter when Core 1 is selected
                                                                              - Data table applies to SS process corner, 110C
                                                                            
                                                                                Code          PLLRX Tank                     PLLRX Tank
                                                                                                  V         mA                      V          mA
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-          &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                  0              1.23V    7.6mA                1.22V     7.7mA                           
                                                                                  1              1.30V     9.3mA               1.30V     9.3mA                          
                                                                                  2              1.36V    10.9mA              1.35V     10.9mA                          
                                                                                  3              1.42V    12.4mA              1.41V     12.4mA                         
                                                                                  4              1.48V    14.0mA              1.47V     14.0mA                         
                                                                                  5              1.53V    15.5mA              1.52V     15.5mA                       
                                                                                  6              1.58V    16.9mA              1.57 */
        unsigned short  pll_rx_vco_current1_lut_bypass : 1;  /* bit[7]    : PLL Core 1 VCO Current Lookup Table Bypass (LUT Bypass)
                                                                             0: Lookup table is enabled; Current will be determined from PLL frequency multiplier (N value)
                                                                             1: Lookup table is bypassed; Use the value from the pll_rx_vco_current_sel1 field */
        unsigned short  pll_rx_vco_buf_vreg_sel2       : 3;  /* bit[8-10] : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                              - this value is applied to the VCO Buffer Vreg when Core 2 is selected
                                                                              - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                                Code                     Vout
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                000                        1.22V
                                                                                001                        1.26V
                                                                                010                        1.31V
                                                                                011                        1.35V
                                                                                100                        1.39V
                                                                                101                        1.44V
                                                                                110                        1.48V
                                                                                111                        1.53V */
        unsigned short  reserved_0                     : 1;  /* bit[11]   : reserved */
        unsigned short  pll_rx_vco_buf_vreg_sel1       : 3;  /* bit[12-14]: PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                              - this value is applied to the VCO Buffer Vreg when Core 1 is selected
                                                                              - Vout = Vbg * (33.6K + code * 1.2K) / 33.6K  where Vbg = 1.22V
                                                                                Code                     Vout
                                                                                &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                                000                        1.22V
                                                                                001                        1.26V
                                                                                010                        1.31V
                                                                                011                        1.35V
                                                                                100                        1.39V
                                                                                101                        1.44V
                                                                                110                        1.48V
                                                                                111                        1.53V */
        unsigned short  reserved_1                     : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLL_RX_VREG_CONFIG2_UNION;
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current_sel2_START         (0)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current_sel2_END           (2)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current2_lut_bypass_START  (3)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current2_lut_bypass_END    (3)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current_sel1_START         (4)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current_sel1_END           (6)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current1_lut_bypass_START  (7)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_current1_lut_bypass_END    (7)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_buf_vreg_sel2_START        (8)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_buf_vreg_sel2_END          (10)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_buf_vreg_sel1_START        (12)
#define RF_PLL_RX_VREG_CONFIG2_pll_rx_vco_buf_vreg_sel1_END          (14)


/*****************************************************************************
 结构名    : RF_PLL_RX_LPF_CONFIG1_UNION
 结构说明  : PLL_RX_LPF_CONFIG1 寄存器结构定义。地址偏移量:0xC8，初值:0x800C，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_lpf_c2c3_sel_fastacq : 2;  /* bit[0-1]  : PLL LoopFilter C2, C3 Select (FastAcquisition mode)
                                                                          - adjusts the Cap value in the second and third stages of the RCRCRC filter
                                                                          - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: Nominal Cbase value
                                                                          1: Cbase value + 10%
                                                                          2: Cbase value + 20%
                                                                          3: Cbase value + 30% */
        unsigned short  pll_rx_lpf_res3_sel_fastacq : 1;  /* bit[2]    : PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
                                                                           - affects the resistor in the VCO third stage RC pole 
                                                                          - this value is used only when the LPF is configured for FastLock
                                                                          0: 10K ohm
                                                                          1: 0K ohm */
        unsigned short  pll_rx_lpf_res2_sel_fastacq : 1;  /* bit[3]    : PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
                                                                           - affects the resistor in the VCO second stage RC pole
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 5K ohm
                                                                          1: 0K ohm */
        unsigned short  pll_rx_lpf_c1_sel_fastacq   : 2;  /* bit[4-5]  : PLL LoopFilter C1 Select (FastAcquisition mode)
                                                                          - adjusts the Cap value in the first stage of the RCRCRC filter
                                                                          - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: Nominal Cbase value
                                                                          1: Cbase value + 10%
                                                                          2: Cbase value + 20%
                                                                          3: Cbase value + 30% */
        unsigned short  reserved_0                  : 1;  /* bit[6]    : reserved */
        unsigned short  pll_rx_lpf_res1_sel_fastacq : 1;  /* bit[7]    : PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
                                                                          - adjusts the first stage resistor value in the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 2.5K ohm
                                                                          1: 15K ohm */
        unsigned short  reserved_1                  : 4;  /* bit[8-11] : reserved */
        unsigned short  pll_rx_pfd_xor_en           : 2;  /* bit[12-13]: PLL Phase Detector XOR Tristate Control (SAM)
                                                                          0: Automatic mode; Tristate enable is under control of the sequencer
                                                                          1: Reserved
                                                                          2: XOR output stage is always tristated
                                                                          3: XOR output stage is always enabled */
        unsigned short  reserved_2                  : 1;  /* bit[14]   : reserved */
        unsigned short  pll_rx_lpf_en               : 1;  /* bit[15]   : PLL Automatic Loop Filter Enable
                                                                          - global control for the resistor bypass switches in the loop filter
                                                                          0: Bypass; All resistors in the RCRCRC filter are bypassed
                                                                          1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection */
    } reg;
} RF_PLL_RX_LPF_CONFIG1_UNION;
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_c2c3_sel_fastacq_START  (0)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_c2c3_sel_fastacq_END    (1)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_res3_sel_fastacq_START  (2)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_res3_sel_fastacq_END    (2)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_res2_sel_fastacq_START  (3)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_res2_sel_fastacq_END    (3)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_c1_sel_fastacq_START    (4)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_c1_sel_fastacq_END      (5)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_res1_sel_fastacq_START  (7)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_res1_sel_fastacq_END    (7)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_pfd_xor_en_START            (12)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_pfd_xor_en_END              (13)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_en_START                (15)
#define RF_PLL_RX_LPF_CONFIG1_pll_rx_lpf_en_END                  (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_LPF_CONFIG2_UNION
 结构说明  : PLL_RX_LPF_CONFIG2 寄存器结构定义。地址偏移量:0xC9，初值:0x8400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_lpf_c2c3_sel_3g4g : 2;  /* bit[0-1]  : PLL LoopFilter C2,C3 Select (3G4G mode)
                                                                       - adjusts the Cap value in the second and third stages of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  pll_rx_lpf_res3_sel_3g4g : 1;  /* bit[2]    : PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
                                                                        - affects the resistor in the VCO third stage RC pole
                                                                       - this value is used only when the LPF is configured for 3G4G
                                                                       0: 10K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_rx_lpf_res2_sel_3g4g : 1;  /* bit[3]    : PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
                                                                        - affects the resistor in the VCO second stage RC pole 
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: 5K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_rx_lpf_c1_sel_3g4g   : 2;  /* bit[4-5]  : PLL LoopFilter C1 Select (3G4G mode )
                                                                       - adjusts the Cap value in the first stage of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  reserved_0               : 1;  /* bit[6]    : reserved */
        unsigned short  pll_rx_lpf_res1_sel_3g4g : 1;  /* bit[7]    : PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
                                                                       - adjusts the first stage resistor value in the RCRCRC filter
                                                                       - this value is used only during lock when the LPF is configured for 3G4G
                                                                       0: 2.5K ohm
                                                                       1: 15K ohm */
        unsigned short  pll_rx_lpf_c2c3_sel_2g   : 2;  /* bit[8-9]  : PLL LoopFilter C2,C3 Select (2G mode)
                                                                       - adjusts the Cap value in the second and third stages of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only when the LPF is configured for 2G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  pll_rx_lpf_res3_sel_2g   : 1;  /* bit[10]   : PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
                                                                        - affects the resistor in the VCO third stage RC pole 
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: 10K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_rx_lpf_res2_sel_2g   : 1;  /* bit[11]   : PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
                                                                        - affects the resistor in the VCO second stage RC pole 
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: 5K ohm
                                                                       1: 0K ohm */
        unsigned short  pll_rx_lpf_c1_sel_2g     : 2;  /* bit[12-13]: PLL LoopFilter C1 Select (2G mode )
                                                                       - adjusts the Cap value in the first stage of the RCRCRC filter
                                                                       - Cbase value is calibrated using the CAL_TOP RC Calibration word
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: Nominal Cbase value
                                                                       1: Cbase value + 10%
                                                                       2: Cbase value + 20%
                                                                       3: Cbase value + 30% */
        unsigned short  reserved_1               : 1;  /* bit[14]   : reserved */
        unsigned short  pll_rx_lpf_res1_sel_2g   : 1;  /* bit[15]   : PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
                                                                       - adjusts the first stage resistor value in the RCRCRC filter
                                                                       - this value is used only during lock when the LPF is configured for 2G
                                                                       0: 2.5K ohm
                                                                       1: 15K ohm */
    } reg;
} RF_PLL_RX_LPF_CONFIG2_UNION;
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c2c3_sel_3g4g_START  (0)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c2c3_sel_3g4g_END    (1)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res3_sel_3g4g_START  (2)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res3_sel_3g4g_END    (2)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res2_sel_3g4g_START  (3)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res2_sel_3g4g_END    (3)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c1_sel_3g4g_START    (4)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c1_sel_3g4g_END      (5)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res1_sel_3g4g_START  (7)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res1_sel_3g4g_END    (7)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c2c3_sel_2g_START    (8)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c2c3_sel_2g_END      (9)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res3_sel_2g_START    (10)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res3_sel_2g_END      (10)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res2_sel_2g_START    (11)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res2_sel_2g_END      (11)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c1_sel_2g_START      (12)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_c1_sel_2g_END        (13)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res1_sel_2g_START    (15)
#define RF_PLL_RX_LPF_CONFIG2_pll_rx_lpf_res1_sel_2g_END      (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_VTDAC_CTRL_UNION
 结构说明  : PLL_RX_VTDAC_CTRL 寄存器结构定义。地址偏移量:0xCA，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_vtdac_val_def          : 5;  /* bit[0-4]  : PLL Vtune DAC Default Value
                                                                             - This value is active only if the pll_rx_vtdac_overide bit is set. */
        unsigned short  reserved                      : 1;  /* bit[5]    : reserved */
        unsigned short  pll_rx_vtdac_override         : 1;  /* bit[6]    : PLL Vtune DAC Manual Overide Enable
                                                                            0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
                                                                            1: Vtune DAC value is set by the pll_rx_vtdac_val_def field */
        unsigned short  pll_rx_vtdac_offset_en        : 1;  /* bit[7]    : PLL Vtune DAC Offset Enable
                                                                            0: Nominal DAC transfer function
                                                                            1: A 1/2 LSB step offset is added to the DAC output transfer function at all times */
        unsigned short  pll_rx_vtdac_offset_en_dftune : 1;  /* bit[8]    : PLL Vtune DAC Offset Enable (during DFTune)
                                                                            0: Nominal DAC transfer function
                                                                            1: A 1/2 LSB step offset is added to the DAC output transfer function during DFTune */
        unsigned short  pll_rx_vtdac_offset_en_kvcal  : 1;  /* bit[9]    : PLL Vtune DAC Offset Enable (during KV-Cal)
                                                                            0: Nominal DAC transfer function
                                                                            1: A 1/2 LSB step offset is added to the DAC output transfer function during KV-Cal */
        unsigned short  pll_rx_vtdac_ptat_en          : 2;  /* bit[10-11]: PLL Vtune DAC PTAT-Mode Enable (SAM)
                                                                            0: Automatic Mode
                                                                            1: Reserved
                                                                            2: Vtune DAC PTAT-Mode Enable is always disabled
                                                                            3: Vtune DAC PTAT-Mode Enable is always enabled */
        unsigned short  pll_rx_vtdac_dftune_en        : 2;  /* bit[12-13]: PLL Vtune DAC DFTune-Mode Enable (SAM)
                                                                            0: Automatic Mode;
                                                                            1: Reserved
                                                                            2: Vtune DAC Mode is always disabled
                                                                            3: Vtune DAC Mode is always enabled */
        unsigned short  pll_rx_vtdac_en               : 2;  /* bit[14-15]: PLL Vtune DAC Enable (SAM)
                                                                            0: Automatic Mode; 
                                                                            1: Reserved
                                                                            2: Vtune DAC is always off
                                                                            3: Vtune DAC is always on */
    } reg;
} RF_PLL_RX_VTDAC_CTRL_UNION;
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_val_def_START           (0)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_val_def_END             (4)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_override_START          (6)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_override_END            (6)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_offset_en_START         (7)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_offset_en_END           (7)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_offset_en_dftune_START  (8)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_offset_en_dftune_END    (8)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_offset_en_kvcal_START   (9)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_offset_en_kvcal_END     (9)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_ptat_en_START           (10)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_ptat_en_END             (11)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_dftune_en_START         (12)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_dftune_en_END           (13)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_en_START                (14)
#define RF_PLL_RX_VTDAC_CTRL_pll_rx_vtdac_en_END                  (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_VTDAC_2G_UNION
 结构说明  : PLL_RX_VTDAC_2G 寄存器结构定义。地址偏移量:0xCB，初值:0x1010，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_dftune_vtune2_2g : 5;  /* bit[0-4]  : PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0              : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_rx_dftune_vtune1_2g : 5;  /* bit[8-12] : PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1              : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_RX_VTDAC_2G_UNION;
#define RF_PLL_RX_VTDAC_2G_pll_rx_dftune_vtune2_2g_START  (0)
#define RF_PLL_RX_VTDAC_2G_pll_rx_dftune_vtune2_2g_END    (4)
#define RF_PLL_RX_VTDAC_2G_pll_rx_dftune_vtune1_2g_START  (8)
#define RF_PLL_RX_VTDAC_2G_pll_rx_dftune_vtune1_2g_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_RX_VTDAC_3G4G_UNION
 结构说明  : PLL_RX_VTDAC_3G4G 寄存器结构定义。地址偏移量:0xCC，初值:0x4201，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_dftune_vtune2_3g4g    : 5;  /* bit[0-4]  : PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0                   : 1;  /* bit[5]    : reserved */
        unsigned short  pll_rx_vtdac_ptat_slope_sel2 : 2;  /* bit[6-7]  : PLL Vtune DAC PTAT Slope Selection for VCO Core 2
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 4.167 mV per degrees C
                                                                           1: 5.000 mV per degrees C
                                                                           2: 5.833 mV per degrees C
                                                                           3: 6.667 mV per degrees C */
        unsigned short  pll_rx_dftune_vtune1_3g4g    : 5;  /* bit[8-12] : PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1                   : 1;  /* bit[13]   : reserved */
        unsigned short  pll_rx_vtdac_ptat_slope_sel1 : 2;  /* bit[14-15]: PLL Vtune DAC PTAT Slope Selection for VCO Core 1
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 4.167 mV per degrees C
                                                                           1: 5.000 mV per degrees C
                                                                           2: 5.833 mV per degrees C
                                                                           3: 6.667 mV per degrees C */
    } reg;
} RF_PLL_RX_VTDAC_3G4G_UNION;
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_dftune_vtune2_3g4g_START     (0)
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_dftune_vtune2_3g4g_END       (4)
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_vtdac_ptat_slope_sel2_START  (6)
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_vtdac_ptat_slope_sel2_END    (7)
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_dftune_vtune1_3g4g_START     (8)
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_dftune_vtune1_3g4g_END       (12)
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_vtdac_ptat_slope_sel1_START  (14)
#define RF_PLL_RX_VTDAC_3G4G_pll_rx_vtdac_ptat_slope_sel1_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_WAIT_TIME1_UNION
 结构说明  : PLL_RX_WAIT_TIME1 寄存器结构定义。地址偏移量:0xCD，初值:0x4404，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_tvreg        : 7;  /* bit[0-6]  : PLL VREG WarmUp Time
                                                                  - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
                                                                 NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                                                                       time = tvreg * 32 * (1/Fref) = tvreg * 1.67us */
        unsigned short  reserved            : 1;  /* bit[7]    : reserved */
        unsigned short  pll_rx_tvtdac       : 4;  /* bit[8-11] : PLL KV-Cal Vtune DAC Settle Time
                                                                   time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us */
        unsigned short  pll_rx_dftune_tinit : 4;  /* bit[12-15]: PLL DFTune Initialization Time
                                                                     time = tinit * 16 * (1/Fref) = tinit * 0.833us */
    } reg;
} RF_PLL_RX_WAIT_TIME1_UNION;
#define RF_PLL_RX_WAIT_TIME1_pll_rx_tvreg_START         (0)
#define RF_PLL_RX_WAIT_TIME1_pll_rx_tvreg_END           (6)
#define RF_PLL_RX_WAIT_TIME1_pll_rx_tvtdac_START        (8)
#define RF_PLL_RX_WAIT_TIME1_pll_rx_tvtdac_END          (11)
#define RF_PLL_RX_WAIT_TIME1_pll_rx_dftune_tinit_START  (12)
#define RF_PLL_RX_WAIT_TIME1_pll_rx_dftune_tinit_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_WAIT_TIME2_UNION
 结构说明  : PLL_RX_WAIT_TIME2 寄存器结构定义。地址偏移量:0xCE，初值:0x5545，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_tsettle       : 4;  /* bit[0-3]  : PLL Lock Settle Time
                                                                   - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                                                                      time = tsettle * 256 * (1/Fref) = tsettle * 13.3us */
        unsigned short  pll_rx_tvco          : 4;  /* bit[4-7]  : PLL VCO Stablization Timer
                                                                    - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                                                                        DFTune calibrations.  
                                                                    time =  tvco * 16 * (1/Fref) = tvco * 0.833us */
        unsigned short  pll_rx_tfastacq_3g4g : 4;  /* bit[8-11] : PLL Fast Acquisition Mode Duration for 3G4G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
        unsigned short  pll_rx_tfastacq_2g   : 4;  /* bit[12-15]: PLL Fast Acquisition Mode Duration for 2G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
    } reg;
} RF_PLL_RX_WAIT_TIME2_UNION;
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tsettle_START        (0)
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tsettle_END          (3)
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tvco_START           (4)
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tvco_END             (7)
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tfastacq_3g4g_START  (8)
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tfastacq_3g4g_END    (11)
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tfastacq_2g_START    (12)
#define RF_PLL_RX_WAIT_TIME2_pll_rx_tfastacq_2g_END      (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_DFTUNE_CTRL1_UNION
 结构说明  : PLL_RX_DFTUNE_CTRL1 寄存器结构定义。地址偏移量:0xCF，初值:0xA226，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_dftune_m2            : 4;  /* bit[0-3] : PLL DFTune Fine DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,10]
                                                                          count = 1024 for value [10,15] */
        unsigned short  pll_rx_dftune_m1last        : 4;  /* bit[4-7] : PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
                                                                          count = 2^value for value = [0,10]
                                                                          count = 1024 for value [10,15] */
        unsigned short  pll_rx_dftune_m1            : 4;  /* bit[8-11]: PLL DFTune Coarse DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,10]
                                                                          count = 1024 for value [10,15] */
        unsigned short  pll_rx_dftune_ft_min_err_en : 1;  /* bit[12]  : PLL DFTune Binary Search Fine Tune Minimum Error Enable
                                                                          - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
                                                                          - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
                                                                         0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
                                                                         1: Minimum Error Method - choose the result from the binary search trial that has the minimum error */
        unsigned short  pll_rx_dftune_fine_adj_en   : 1;  /* bit[13]  : PLL DFTune Binary Search Fine Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
                                                                         0: Adjustment is disabled
                                                                         1: Adjustment is enabled */
        unsigned short  pll_rx_dftune_coarse_adj_en : 1;  /* bit[14]  : PLL DFTune Binary Search Coarse Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
                                                                          - requires an extra measurement step in the algorithm, duration is dependent upon sample length
                                                                         0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
                                                                         1: Adjustment is enabled */
        unsigned short  pll_rx_dftune_en            : 1;  /* bit[15]  : PLL DFTune Sequencer Enable 
                                                                         0: DFTune calibration is not used. The pll_rx_dftune_val[9:0] is used to set the VCO capDAC.
                                                                         1: DFTune calibration is enabled. */
    } reg;
} RF_PLL_RX_DFTUNE_CTRL1_UNION;
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_m2_START             (0)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_m2_END               (3)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_m1last_START         (4)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_m1last_END           (7)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_m1_START             (8)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_m1_END               (11)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_ft_min_err_en_START  (12)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_ft_min_err_en_END    (12)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_fine_adj_en_START    (13)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_fine_adj_en_END      (13)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_coarse_adj_en_START  (14)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_coarse_adj_en_END    (14)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_en_START             (15)
#define RF_PLL_RX_DFTUNE_CTRL1_pll_rx_dftune_en_END               (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_DFTUNE_CTRL2_UNION
 结构说明  : PLL_RX_DFTUNE_CTRL2 寄存器结构定义。地址偏移量:0xD0，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_dftune_ptat_mode        : 2;  /* bit[0-1]  : PLL PTAT Enable Selection during DFTune
                                                                              0: PTAT enabled when LPF=3G4G, disabled when LPF=2G
                                                                              1: PTAT enabled when LPF=2G, disabled when LPF=3G4G
                                                                              2: PTAT is disabled during DFTune
                                                                              3: PTAT is enabled during DFTune */
        unsigned short  reserved_0                     : 2;  /* bit[2-3]  : reserved */
        unsigned short  pll_rx_dftune_ms               : 2;  /* bit[4-5]  : PLL DFTune CAPDAC Settle Time 
                                                                              - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
                                                                              0: 1 clock settle
                                                                              1: 2 clock settle
                                                                              2: 3 clock settle
                                                                              3: 4 clock settle */
        unsigned short  reserved_1                     : 2;  /* bit[6-7]  : reserved */
        unsigned short  pll_rx_dftune_ct_fine_setpoint : 5;  /* bit[8-12] : PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
                                                                              &#45;- a small offset will improve algorithm performance in the case where:
                                                                                       (target_frequency - measured_frequency) < quantization error */
        unsigned short  reserved_2                     : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_RX_DFTUNE_CTRL2_UNION;
#define RF_PLL_RX_DFTUNE_CTRL2_pll_rx_dftune_ptat_mode_START         (0)
#define RF_PLL_RX_DFTUNE_CTRL2_pll_rx_dftune_ptat_mode_END           (1)
#define RF_PLL_RX_DFTUNE_CTRL2_pll_rx_dftune_ms_START                (4)
#define RF_PLL_RX_DFTUNE_CTRL2_pll_rx_dftune_ms_END                  (5)
#define RF_PLL_RX_DFTUNE_CTRL2_pll_rx_dftune_ct_fine_setpoint_START  (8)
#define RF_PLL_RX_DFTUNE_CTRL2_pll_rx_dftune_ct_fine_setpoint_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_RX_DFTUNE_CTRL3_UNION
 结构说明  : PLL_RX_DFTUNE_CTRL3 寄存器结构定义。地址偏移量:0xD1，初值:0x0200，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_dftune_val : 10; /* bit[0-9]  : PLL DFTune DAC value when calibration is disabled */
        unsigned short  reserved          : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLL_RX_DFTUNE_CTRL3_UNION;
#define RF_PLL_RX_DFTUNE_CTRL3_pll_rx_dftune_val_START  (0)
#define RF_PLL_RX_DFTUNE_CTRL3_pll_rx_dftune_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLL_RX_KVCAL_CTRL1_UNION
 结构说明  : PLL_RX_KVCAL_CTRL1 寄存器结构定义。地址偏移量:0xD2，初值:0x6064，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_kvcal_bw_2g      : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 2G Mode */
        unsigned short  reserved                : 3;  /* bit[9-11] : reserved */
        unsigned short  pll_rx_kvcal_accum_size : 2;  /* bit[12-13]: PLL KVCal Frequency Detector Count Length
                                                                      0: 32 sample clocks
                                                                      1: 64 sample clocks
                                                                      2: 128 sample clocks
                                                                      3: 256 sample clocks */
        unsigned short  pll_rx_kvcal_offset     : 2;  /* bit[14-15]: PLL KVCal Vtune Offset
                                                                      - this sets the center point for for high and low Vtune values for KV-Cal
                                                                      Offset voltage = 0.15V + 0.05V * code */
    } reg;
} RF_PLL_RX_KVCAL_CTRL1_UNION;
#define RF_PLL_RX_KVCAL_CTRL1_pll_rx_kvcal_bw_2g_START       (0)
#define RF_PLL_RX_KVCAL_CTRL1_pll_rx_kvcal_bw_2g_END         (8)
#define RF_PLL_RX_KVCAL_CTRL1_pll_rx_kvcal_accum_size_START  (12)
#define RF_PLL_RX_KVCAL_CTRL1_pll_rx_kvcal_accum_size_END    (13)
#define RF_PLL_RX_KVCAL_CTRL1_pll_rx_kvcal_offset_START      (14)
#define RF_PLL_RX_KVCAL_CTRL1_pll_rx_kvcal_offset_END        (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_KVCAL_CTRL2_UNION
 结构说明  : PLL_RX_KVCAL_CTRL2 寄存器结构定义。地址偏移量:0xD3，初值:0x7148，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_kvcal_bw_3g4g    : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 3G4G Mode */
        unsigned short  reserved                : 3;  /* bit[9-11] : reserved */
        unsigned short  pll_rx_kvcal_vtune_delV : 4;  /* bit[12-15]: PLL KVCAL Vtune Delta
                                                                      - this value is the delta Vtune over which the varactors will be measured
                                                                      - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                      delV = code * 0.1 volts for code = [1,15]; Code 0 is illegal and will default to 0.1V */
    } reg;
} RF_PLL_RX_KVCAL_CTRL2_UNION;
#define RF_PLL_RX_KVCAL_CTRL2_pll_rx_kvcal_bw_3g4g_START     (0)
#define RF_PLL_RX_KVCAL_CTRL2_pll_rx_kvcal_bw_3g4g_END       (8)
#define RF_PLL_RX_KVCAL_CTRL2_pll_rx_kvcal_vtune_delV_START  (12)
#define RF_PLL_RX_KVCAL_CTRL2_pll_rx_kvcal_vtune_delV_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_KVCAL_CTRL3_UNION
 结构说明  : PLL_RX_KVCAL_CTRL3 寄存器结构定义。地址偏移量:0xD4，初值:0x16F7，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_kvcal_vco2_def : 3;  /* bit[0-2]  : PLL Default Varactor Correction code for VCO Core 2 */
        unsigned short  reserved_0            : 1;  /* bit[3]    : reserved */
        unsigned short  pll_rx_kvcal_vco1_def : 4;  /* bit[4-7]  : PLL Default Varactor Correction code for VCO Core 1 */
        unsigned short  pll_rx_kvcal_ct       : 5;  /* bit[8-12] : PLL KVCAL Coarse CAPDAC Value
                                                                     - This is the coarse CAPDAC value used during KV Calibration */
        unsigned short  reserved_1            : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_RX_KVCAL_CTRL3_UNION;
#define RF_PLL_RX_KVCAL_CTRL3_pll_rx_kvcal_vco2_def_START  (0)
#define RF_PLL_RX_KVCAL_CTRL3_pll_rx_kvcal_vco2_def_END    (2)
#define RF_PLL_RX_KVCAL_CTRL3_pll_rx_kvcal_vco1_def_START  (4)
#define RF_PLL_RX_KVCAL_CTRL3_pll_rx_kvcal_vco1_def_END    (7)
#define RF_PLL_RX_KVCAL_CTRL3_pll_rx_kvcal_ct_START        (8)
#define RF_PLL_RX_KVCAL_CTRL3_pll_rx_kvcal_ct_END          (12)


/*****************************************************************************
 结构名    : RF_PLL_RX_CAL_OVERRIDE_UNION
 结构说明  : PLL_RX_CAL_OVERRIDE 寄存器结构定义。地址偏移量:0xD5，初值:0x1008，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_rccal_val    : 4;  /* bit[0-3]  : RC-Pole Calibration Override Value 
                                                                  - Only used when pll_rx_rccal_bypass is set */
        unsigned short  reserved_0          : 3;  /* bit[4-6]  : reserved */
        unsigned short  pll_rx_rccal_bypass : 1;  /* bit[7]    : RC-Pole Calibration Value Bypass
                                                                 0: Use hardware value for RC-Pole calibration word
                                                                 1: Use RegMap value for RC-Pole calibration word (pll_rx_rccal_val) */
        unsigned short  pll_rx_rext_val     : 5;  /* bit[8-12] : Resistor Calibration Override Value 
                                                                  - Only used when pll_rx_rext_bypass is set */
        unsigned short  reserved_1          : 2;  /* bit[13-14]: reserved */
        unsigned short  pll_rx_rext_bypass  : 1;  /* bit[15]   : Resistor Calibration Value Bypass
                                                                 0: Use hardware value for REXT calibration word
                                                                 1: Use RegMap value for REXT calibration word (pll_rx_rext_val) */
    } reg;
} RF_PLL_RX_CAL_OVERRIDE_UNION;
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rccal_val_START     (0)
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rccal_val_END       (3)
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rccal_bypass_START  (7)
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rccal_bypass_END    (7)
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rext_val_START      (8)
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rext_val_END        (12)
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rext_bypass_START   (15)
#define RF_PLL_RX_CAL_OVERRIDE_pll_rx_rext_bypass_END     (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_ALIGN_CTRL_UNION
 结构说明  : PLL_RX_ALIGN_CTRL 寄存器结构定义。地址偏移量:0xD6，初值:0x0002，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_xordiv2_phase_state : 1;  /* bit[0]   : PLL N-divider Phase Alignment Level
                                                                         - this control is active only if xordiv2_phase_en is set to 1
                                                                         0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
                                                                         1: Phase detector divide-by-2 initial state will be 1 (if force is enabled) */
        unsigned short  pll_rx_xordiv2_phase_en    : 1;  /* bit[1]   : PLL N-divider Phase Alignment Enable
                                                                         - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
                                                                        0: Divide-by-2 initial state is un-controlled
                                                                        1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field */
        unsigned short  reserved_0                 : 2;  /* bit[2-3] : reserved */
        unsigned short  reserved_1                 : 12; /* bit[4-15]: reserved */
    } reg;
} RF_PLL_RX_ALIGN_CTRL_UNION;
#define RF_PLL_RX_ALIGN_CTRL_pll_rx_xordiv2_phase_state_START  (0)
#define RF_PLL_RX_ALIGN_CTRL_pll_rx_xordiv2_phase_state_END    (0)
#define RF_PLL_RX_ALIGN_CTRL_pll_rx_xordiv2_phase_en_START     (1)
#define RF_PLL_RX_ALIGN_CTRL_pll_rx_xordiv2_phase_en_END       (1)


/*****************************************************************************
 结构名    : RF_PLL_RX_FDET_CTRL_UNION
 结构说明  : PLL_RX_FDET_CTRL 寄存器结构定义。地址偏移量:0xD7，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_fdet_ofs : 5;  /* bit[0-4]  : Frequency Detector Counter Offset Value (signed 2s-complment, S4.0) */
        unsigned short  reserved        : 7;  /* bit[5-11] : reserved */
        unsigned short  pll_rx_fdet_rst : 2;  /* bit[12-13]: PLL Frequency Detector High Speed Counter Reset (SAM)
                                                              0: Automatic mode; High-speed counter is reset by the sequencer
                                                              1: Reserved
                                                              2: High-speed counter reset is always off
                                                              3: High-speed counter reset is always on */
        unsigned short  pll_rx_fdet_en  : 2;  /* bit[14-15]: PLL Frequency Detector High Speed Counter Enable (SAM)
                                                              0: Automatic mode; High-speed counter is enabled by sequencer
                                                              1: Reserved
                                                              2: High-speed counter is always off
                                                              3: High-speed counter is always on */
    } reg;
} RF_PLL_RX_FDET_CTRL_UNION;
#define RF_PLL_RX_FDET_CTRL_pll_rx_fdet_ofs_START  (0)
#define RF_PLL_RX_FDET_CTRL_pll_rx_fdet_ofs_END    (4)
#define RF_PLL_RX_FDET_CTRL_pll_rx_fdet_rst_START  (12)
#define RF_PLL_RX_FDET_CTRL_pll_rx_fdet_rst_END    (13)
#define RF_PLL_RX_FDET_CTRL_pll_rx_fdet_en_START   (14)
#define RF_PLL_RX_FDET_CTRL_pll_rx_fdet_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_VREG_CONFIG3_UNION
 结构说明  : PLL_RX_VREG_CONFIG3 寄存器结构定义。地址偏移量:0xD8，初值:0x5545，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_vco_current_sel2_alt  : 3;  /* bit[0-2]  : PLL Super Filter Current Level (Alternate VCO Core 2 value)
                                                                            - this value is applied to the VCO Super Filter when Core 2 is selected */
        unsigned short  reserved_0                   : 1;  /* bit[3]    : reserved */
        unsigned short  pll_rx_vco_current_sel1_alt  : 3;  /* bit[4-6]  : PLL Super Filter Current Level (Alternate VCO Core 1 value)
                                                                            - this value is applied to the VCO Super Filter when Core 1 is selected */
        unsigned short  reserved_1                   : 1;  /* bit[7]    : reserved */
        unsigned short  pll_rx_vco_buf_vreg_sel2_alt : 3;  /* bit[8-10] : PLL Buffer VREG Output Level (Alternate VCO Core 2 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 2 is selected */
        unsigned short  reserved_2                   : 1;  /* bit[11]   : reserved */
        unsigned short  pll_rx_vco_buf_vreg_sel1_alt : 3;  /* bit[12-14]: PLL Buffer VREG Output Level (Alternate VCO Core 1 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 1 is selected */
        unsigned short  reserved_3                   : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLL_RX_VREG_CONFIG3_UNION;
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_current_sel2_alt_START   (0)
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_current_sel2_alt_END     (2)
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_current_sel1_alt_START   (4)
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_current_sel1_alt_END     (6)
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_buf_vreg_sel2_alt_START  (8)
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_buf_vreg_sel2_alt_END    (10)
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_buf_vreg_sel1_alt_START  (12)
#define RF_PLL_RX_VREG_CONFIG3_pll_rx_vco_buf_vreg_sel1_alt_END    (14)


/*****************************************************************************
 结构名    : RF_PLL_RX_KVCAL_CTRL4_UNION
 结构说明  : PLL_RX_KVCAL_CTRL4 寄存器结构定义。地址偏移量:0xD9，初值:0x0064，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_kvcal_bw_alt : 9;  /* bit[0-8] : PLL KVCAL Bandwdith for 3G4G Mode */
        unsigned short  reserved            : 7;  /* bit[9-15]: reserved */
    } reg;
} RF_PLL_RX_KVCAL_CTRL4_UNION;
#define RF_PLL_RX_KVCAL_CTRL4_pll_rx_kvcal_bw_alt_START  (0)
#define RF_PLL_RX_KVCAL_CTRL4_pll_rx_kvcal_bw_alt_END    (8)


/*****************************************************************************
 结构名    : RF_PLL_RX_BIST_UNION
 结构说明  : PLL_RX_BIST 寄存器结构定义。地址偏移量:0xE0，初值:0x000A，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_fdet_bist_count       : 4;  /* bit[0-3]  : Frequency Detector BIST Count Length
                                                                            - count = 2 ^ value for [0,10] */
        unsigned short  pll_rx_fdet_bist_trigger     : 1;  /* bit[4]    : Frequency Detector BIST Trigger (Self Clearing Bit) */
        unsigned short  reserved_0                   : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_rx_vco_vref_sel          : 2;  /* bit[8-9]  : PLL VCO Open Loop Test Vref Select
                                                                           0: Vref is floating
                                                                           1: Vref tied to ground
                                                                           2: Vref tied to supply (divider LDO)
                                                                           3: Vref tied to supply/2 (divider LDO) */
        unsigned short  reserved_1                   : 2;  /* bit[10-11]: reserved */
        unsigned short  pll_rx_vco_open_loop_test_en : 1;  /* bit[12]   : PLL VCO Open Loop Test Enable
                                                                            - Should be mutually exclusive with the VTDac enable (avoid contention)
                                                                           0: Off, Tgate from reference voltage divider is open
                                                                           1: On, Tgate from reference voltage divider is closed */
        unsigned short  reserved_2                   : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_RX_BIST_UNION;
#define RF_PLL_RX_BIST_pll_rx_fdet_bist_count_START        (0)
#define RF_PLL_RX_BIST_pll_rx_fdet_bist_count_END          (3)
#define RF_PLL_RX_BIST_pll_rx_fdet_bist_trigger_START      (4)
#define RF_PLL_RX_BIST_pll_rx_fdet_bist_trigger_END        (4)
#define RF_PLL_RX_BIST_pll_rx_vco_vref_sel_START           (8)
#define RF_PLL_RX_BIST_pll_rx_vco_vref_sel_END             (9)
#define RF_PLL_RX_BIST_pll_rx_vco_open_loop_test_en_START  (12)
#define RF_PLL_RX_BIST_pll_rx_vco_open_loop_test_en_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_RX_TEST_1_UNION
 结构说明  : PLL_RX_TEST_1 寄存器结构定义。地址偏移量:0xE1，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_tmux_sel        : 4;  /* bit[0-3]  : PLL Text Mux Output Selection
                                                                    
                                                                    select : mux output                  select : mux output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-              &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       0   : IPTAT                               8      : xor_test
                                                                       1   : IEXT                                 9      : vco_test_out (see VCO Block level test mux selection)
                                                                       2   : VDD1P8_PLL (misname)   A      : GND
                                                                       3   : PFD Unlock Detect            B      : GND
                                                                       4   : vreg_ctl                             C      : DSM clock
                                                                       5   : vreg_pfd                            D      : DSM clock /2 
                                                                       6   : vtune_buff                          E      : NDiv output
                                                                       7   : GND                                 F     :  NDiv output /2 */
        unsigned short  pll_rx_test_en         : 1;  /* bit[4]    : PLL Subsytem Test Mux Enable
                                                                      0: PLL test mux disabled
                                                                      1: PLL test mux enabled */
        unsigned short  reserved               : 3;  /* bit[5-7]  : reserved */
        unsigned short  pll_rx_vco_tmux_sel    : 3;  /* bit[8-10] : VCO Block level  Text Mux Output Selection
                                                                    
                                                                    select : PLL-RX                                PLL-RX 
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-i&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       0   : GND_RXVCO                          GND_RXVCO            
                                                                       1   : GND_RXVCO                          GND_RXVCO
                                                                       2   : vdd2p2_txvcobuf                      vdd_2p2_int
                                                                       3   : GND_RXVCO                         GND_RXVCO
                                                                       4   : VDD2P85_RXVCO                  VDD_RXVCO_2P85      
                                                                       5   : GND_RXVCO                         GND_RXVCO
                                                                       6   : vreg_vco                                 vreg_vco
                                                                       7   : vreg_vcobuf                             vreg_buf */
        unsigned short  pll_rx_vco_test_en     : 1;  /* bit[11]   : VCO Block Level Test Mux Enable
                                                                         0: VCO Test Mux is disabled
                                                                         1: VCO Test Mux is enabled */
        unsigned short  pll_rx_dig_testmux_sel : 4;  /* bit[12-15]: PLL Digital Test Mux Selection
                                                                      - this bit is set to the analog test mux: PLLRX==TEST_1, PLLRX==TEST_2
                                                                    select : mux output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                       0   : Digital ground
                                                                       1   : Digital supply
                                                                       2   : Lock Flag
                                                                       3   : PFD Unlock Dectect Pulse
                                                                       4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                                                                       5   : PLL sequencer state change pulse
                                                                       6-F: Digital ground */
    } reg;
} RF_PLL_RX_TEST_1_UNION;
#define RF_PLL_RX_TEST_1_pll_rx_tmux_sel_START         (0)
#define RF_PLL_RX_TEST_1_pll_rx_tmux_sel_END           (3)
#define RF_PLL_RX_TEST_1_pll_rx_test_en_START          (4)
#define RF_PLL_RX_TEST_1_pll_rx_test_en_END            (4)
#define RF_PLL_RX_TEST_1_pll_rx_vco_tmux_sel_START     (8)
#define RF_PLL_RX_TEST_1_pll_rx_vco_tmux_sel_END       (10)
#define RF_PLL_RX_TEST_1_pll_rx_vco_test_en_START      (11)
#define RF_PLL_RX_TEST_1_pll_rx_vco_test_en_END        (11)
#define RF_PLL_RX_TEST_1_pll_rx_dig_testmux_sel_START  (12)
#define RF_PLL_RX_TEST_1_pll_rx_dig_testmux_sel_END    (15)


/*****************************************************************************
 结构名    : RF_PLL_RX_TEST_2_UNION
 结构说明  : PLL_RX_TEST_2 寄存器结构定义。地址偏移量:0xE2，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_rsm_stop_state : 5;  /* bit[0-4]  : PLL Sequencer Trigger State
                                                                    - specifies the state at which the state machine should stop if pll_rx_rsm_stop_en==1
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_RX_CLOSED        12
                                                                     PLL_RX_LO_ON          3                  PLL_RX_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_RX_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_RX_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_RX_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_RX_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D */
        unsigned short  reserved_0            : 2;  /* bit[5-6]  : reserved */
        unsigned short  pll_rx_rsm_stop_en    : 1;  /* bit[7]    : PLL FSM Stop Enable
                                                                    0 : Normal operation; sequencer will run to to completion
                                                                    1 : Debug mode; sequencer will stop in the state specified by the pll_rx_rsm_stop_en field */
        unsigned short  pll_rx_rsm_trig_state : 5;  /* bit[8-12] : PLL Sequencer Trigger State
                                                                      - will create a pulse on the digital test mux when the selected state is entered
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_RX_CLOSED        12
                                                                     PLL_RX_LO_ON          3                  PLL_RX_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_RX_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_RX_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_RX_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_RX_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D */
        unsigned short  reserved_1            : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLL_RX_TEST_2_UNION;
#define RF_PLL_RX_TEST_2_pll_rx_rsm_stop_state_START  (0)
#define RF_PLL_RX_TEST_2_pll_rx_rsm_stop_state_END    (4)
#define RF_PLL_RX_TEST_2_pll_rx_rsm_stop_en_START     (7)
#define RF_PLL_RX_TEST_2_pll_rx_rsm_stop_en_END       (7)
#define RF_PLL_RX_TEST_2_pll_rx_rsm_trig_state_START  (8)
#define RF_PLL_RX_TEST_2_pll_rx_rsm_trig_state_END    (12)


/*****************************************************************************
 结构名    : RF_PLL_RX_FDET_COUNT_MSB_RD_UNION
 结构说明  : PLL_RX_FDET_COUNT_MSB_RD 寄存器结构定义。地址偏移量:0xE9，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_fdet_count : 2;  /* bit[0-1] : PLL Frequency Detector Counter */
        unsigned short  reserved          : 14; /* bit[2-15]: reserved */
    } reg;
} RF_PLL_RX_FDET_COUNT_MSB_RD_UNION;
#define RF_PLL_RX_FDET_COUNT_MSB_RD_pll_rx_fdet_count_START  (0)
#define RF_PLL_RX_FDET_COUNT_MSB_RD_pll_rx_fdet_count_END    (1)


/*****************************************************************************
 结构名    : RF_PLL_RX_KVCAL_STATUS_RD_UNION
 结构说明  : PLL_RX_KVCAL_STATUS_RD 寄存器结构定义。地址偏移量:0xEB，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_kvcal_vco2_val   : 4;  /* bit[0-3]  : KV Calibration value computed for VCO Core 2 */
        unsigned short  pll_rx_kvcal_vco1_val   : 4;  /* bit[4-7]  : KV Calibration value computed for VCO Core 1 */
        unsigned short  pll_rx_kvcal_div_by_0_d : 1;  /* bit[8]    : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pll_rx_kvcal_div_by_0_b : 1;  /* bit[9]    : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pll_rx_kvcal_div_by_0_a : 1;  /* bit[10]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  reserved                : 5;  /* bit[11-15]: reserved */
    } reg;
} RF_PLL_RX_KVCAL_STATUS_RD_UNION;
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_vco2_val_START    (0)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_vco2_val_END      (3)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_vco1_val_START    (4)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_vco1_val_END      (7)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_div_by_0_d_START  (8)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_div_by_0_d_END    (8)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_div_by_0_b_START  (9)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_div_by_0_b_END    (9)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_div_by_0_a_START  (10)
#define RF_PLL_RX_KVCAL_STATUS_RD_pll_rx_kvcal_div_by_0_a_END    (10)


/*****************************************************************************
 结构名    : RF_PLL_RX_RSM_STATE_RD_UNION
 结构说明  : PLL_RX_RSM_STATE_RD 寄存器结构定义。地址偏移量:0xF0，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pll_rx_rsm_state    : 5;  /* bit[0-4] : PLL Sequencer State Readback
                                                                
                                                                  State            Code (hex)           State            Code (hex)
                                                                  &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  POR                0                  DAC_OPEN          10
                                                                  IDLE               1                  PHASE_INIT        11
                                                                  WAIT_VREG          2                  PLL_CLOSED        12
                                                                  PLL_LO_ON          3                  PLL_STARTUP       13
                                                                  WAIT_VCO           4                  PLL_SETTLE        14
                                                                  TEST_KVCAL         5                  PLL_LOCKED        15
                                                                  WAIT_KV            6                  PLL_LO_OFF        16
                                                                  STORE_KV           7                  PLL_SHUTDOWN      1F
                                                                  TEST_DFTUNE        8                 
                                                                  INIT_DFTUNE        9                  
                                                                  COARSE_DFTUNE      A                
                                                                  PAUSE_DFTUNE       B                  
                                                                  FINE_DFTUNE        C                  
                                                                  CAL_DONE           D                  
                                                                  CAL_CLEANUP        E */
        unsigned short  reserved            : 10; /* bit[5-14]: reserved */
        unsigned short  pll_rx_unlock_event : 1;  /* bit[15]  : Flag to indicate if a transient unlock event was detected */
    } reg;
} RF_PLL_RX_RSM_STATE_RD_UNION;
#define RF_PLL_RX_RSM_STATE_RD_pll_rx_rsm_state_START     (0)
#define RF_PLL_RX_RSM_STATE_RD_pll_rx_rsm_state_END       (4)
#define RF_PLL_RX_RSM_STATE_RD_pll_rx_unlock_event_START  (15)
#define RF_PLL_RX_RSM_STATE_RD_pll_rx_unlock_event_END    (15)




/*****************************************************************************
  8 OTHERS定义
*****************************************************************************/



/*****************************************************************************
  9 全局变量声明
*****************************************************************************/


/*****************************************************************************
  10 函数声明
*****************************************************************************/


#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif

#endif /* end of phy_rf_interface.h */
