
*** Running vivado
    with args -log design_2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:RGB_PWM:1.0'. The one found in IP location '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0' will take precedence over the same IP in location /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0
Command: link_design -top design_2_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc]
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.402 ; gain = 0.000 ; free physical = 766 ; free virtual = 6832
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1810.402 ; gain = 320.590 ; free physical = 764 ; free virtual = 6830
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1823.043 ; gain = 12.641 ; free physical = 745 ; free virtual = 6812

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2c8820370

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2242.902 ; gain = 419.859 ; free physical = 384 ; free virtual = 6452

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cca9ea25

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 265 ; free virtual = 6332
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 211d329fb

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 265 ; free virtual = 6332
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b2a4e15b

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 335 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b2a4e15b

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b2a4e15b

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b2a4e15b

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             335  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
Ending Logic Optimization Task | Checksum: 19da3744e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19da3744e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19da3744e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
Ending Netlist Obfuscation Task | Checksum: 19da3744e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2358.840 ; gain = 548.438 ; free physical = 266 ; free virtual = 6333
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.840 ; gain = 0.000 ; free physical = 266 ; free virtual = 6333
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2390.855 ; gain = 0.000 ; free physical = 258 ; free virtual = 6328
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 252 ; free virtual = 6320
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11ee1a2f5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 252 ; free virtual = 6320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 252 ; free virtual = 6320

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7de5368f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 238 ; free virtual = 6305

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1feb794a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 245 ; free virtual = 6313

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1feb794a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 245 ; free virtual = 6313
Phase 1 Placer Initialization | Checksum: 1feb794a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 245 ; free virtual = 6313

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e7e4791b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 236 ; free virtual = 6304

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 228 ; free virtual = 6296

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 15cee35c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 228 ; free virtual = 6296
Phase 2.2 Global Placement Core | Checksum: 1a6d1f341

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 225 ; free virtual = 6293
Phase 2 Global Placement | Checksum: 1a6d1f341

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 223 ; free virtual = 6291

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15a0a194b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 223 ; free virtual = 6292

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19c49d7ab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 222 ; free virtual = 6291

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bcfd084f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 223 ; free virtual = 6291

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c7bb64a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 223 ; free virtual = 6291

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 194c488af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 220 ; free virtual = 6289

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19c2879fb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 220 ; free virtual = 6289

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b16a4e13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 220 ; free virtual = 6289
Phase 3 Detail Placement | Checksum: 1b16a4e13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 220 ; free virtual = 6289

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e2ea8a37

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e2ea8a37

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6287
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.595. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1769a1f95

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6287
Phase 4.1 Post Commit Optimization | Checksum: 1769a1f95

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6287

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1769a1f95

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6288

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1769a1f95

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6288

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6288
Phase 4.4 Final Placement Cleanup | Checksum: a912b18a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6288
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a912b18a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6288
Ending Placer Task | Checksum: 31c99619

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 219 ; free virtual = 6288
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 223 ; free virtual = 6292
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 223 ; free virtual = 6292
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 212 ; free virtual = 6285
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 206 ; free virtual = 6276
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2496.742 ; gain = 0.000 ; free physical = 212 ; free virtual = 6282
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1dae458b ConstDB: 0 ShapeSum: 141b508e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11361a37c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 183 ; free virtual = 6253
Post Restoration Checksum: NetGraph: 9c7c6c3a NumContArr: 76e53742 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11361a37c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 156 ; free virtual = 6226

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11361a37c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 146 ; free virtual = 6203

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11361a37c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 146 ; free virtual = 6203
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c7d81e66

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 138 ; free virtual = 6195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.676 | TNS=0.000  | WHS=-0.151 | THS=-19.609|

Phase 2 Router Initialization | Checksum: de3486a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 138 ; free virtual = 6195

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2264
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2264
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 168de9732

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 138 ; free virtual = 6195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.946 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18542314c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.946 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ec44b674

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194
Phase 4 Rip-up And Reroute | Checksum: 1ec44b674

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ec44b674

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ec44b674

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194
Phase 5 Delay and Skew Optimization | Checksum: 1ec44b674

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf0a40ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.037 | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19996073c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194
Phase 6 Post Hold Fix | Checksum: 19996073c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.86402 %
  Global Horizontal Routing Utilization  = 1.22128 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1adc6b96b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 137 ; free virtual = 6194

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1adc6b96b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 136 ; free virtual = 6193

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15923558f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 135 ; free virtual = 6192

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.037 | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15923558f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 135 ; free virtual = 6192
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 167 ; free virtual = 6224

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2524.090 ; gain = 27.348 ; free physical = 163 ; free virtual = 6220
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 159 ; free virtual = 6216
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2524.090 ; gain = 0.000 ; free physical = 155 ; free virtual = 6218
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct 31 22:28:56 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2864.695 ; gain = 187.340 ; free physical = 454 ; free virtual = 6230
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 22:28:56 2019...
