
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: link_design -top Top -part xa7a35tcpg236-1I
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1038.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.527 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1038.527 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 131c76f8b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1365.086 ; gain = 326.559

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 131c76f8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d208521b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cea76f61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cea76f61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cea76f61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cea76f61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1567.902 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f1a79464

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.902 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f1a79464

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1567.902 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f1a79464

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.902 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.902 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f1a79464

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1567.902 ; gain = 529.375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1567.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.902 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c1f9e3ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1567.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b2ce5607

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.991 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25bf6cd26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25bf6cd26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.902 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25bf6cd26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c3651321

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 14, total 14, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 14 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.902 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |              5  |                    19  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |              5  |                    19  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a01cf0e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.902 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 20c90d32d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.902 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20c90d32d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1df540025

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e9ac9b73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 148fa4dcc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 158ae75bd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: dd8dc18d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21c7a6b02

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24963b6f6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 244b0d7dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24d9a1a4f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.902 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24d9a1a4f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.902 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 135c1621b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.143 | TNS=-8661.830 |
Phase 1 Physical Synthesis Initialization | Checksum: 88872b31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1588.078 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13c0c7af8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1588.078 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 135c1621b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.078 ; gain = 20.176
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.719. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17f6443a8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1588.078 ; gain = 20.176
Phase 4.1 Post Commit Optimization | Checksum: 17f6443a8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1588.078 ; gain = 20.176

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17f6443a8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1588.078 ; gain = 20.176

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17f6443a8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1588.078 ; gain = 20.176

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1588.078 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 24ca0f002

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1588.078 ; gain = 20.176
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24ca0f002

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1588.078 ; gain = 20.176
Ending Placer Task | Checksum: 196b9abbd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1588.078 ; gain = 20.176
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1588.078 ; gain = 20.176
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1588.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1588.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1588.078 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1602.387 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.660 |
Phase 1 Physical Synthesis Initialization | Checksum: 96c8a762

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1602.418 ; gain = 0.031
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.660 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 96c8a762

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1602.418 ; gain = 0.031

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.660 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][9][1][0].  Re-placed instance R0/mem_reg[0][9][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][9][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.530 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][9][1][5].  Re-placed instance R0/mem_reg[0][9][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][9][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.458 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][3][1][0].  Re-placed instance R0/mem_reg[0][3][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][3][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.330 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][3][1][4].  Re-placed instance R0/mem_reg[0][3][1][4]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][3][1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.204 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][3][1][5].  Re-placed instance R0/mem_reg[0][3][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][3][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.719 | TNS=-8410.077 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][3][1][7].  Re-placed instance R0/mem_reg[0][3][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][3][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.712 | TNS=-8409.949 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[8][3][1][2].  Re-placed instance R0/mem_reg[8][3][1][2]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[8][3][1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.712 | TNS=-8409.744 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[8][3][1][6].  Re-placed instance R0/mem_reg[8][3][1][6]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[8][3][1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.712 | TNS=-8409.555 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[8][3][1][7].  Re-placed instance R0/mem_reg[8][3][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[8][3][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.662 | TNS=-8409.368 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[1][8][1][0].  Re-placed instance R0/mem_reg[1][8][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[1][8][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.662 | TNS=-8409.168 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[1][8][1][3].  Re-placed instance R0/mem_reg[1][8][1][3]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[1][8][1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.662 | TNS=-8408.968 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[1][8][1][5].  Re-placed instance R0/mem_reg[1][8][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[1][8][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.662 | TNS=-8408.768 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[1][8][1][6].  Re-placed instance R0/mem_reg[1][8][1][6]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[1][8][1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.659 | TNS=-8408.568 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[9][8][1][3].  Re-placed instance R0/mem_reg[9][8][1][3]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[9][8][1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.659 | TNS=-8408.561 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[9][8][1][7].  Re-placed instance R0/mem_reg[9][8][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[9][8][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.659 | TNS=-8408.556 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[9][6][1][0].  Re-placed instance R0/mem_reg[9][6][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[9][6][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.659 | TNS=-8408.548 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[9][6][1][1].  Re-placed instance R0/mem_reg[9][6][1][1]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[9][6][1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.659 | TNS=-8408.540 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[9][6][1][2].  Re-placed instance R0/mem_reg[9][6][1][2]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[9][6][1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.659 | TNS=-8408.531 |
INFO: [Physopt 32-662] Processed net R0/mem_reg_n_0_[9][6][1][4].  Did not re-place instance R0/mem_reg[9][6][1][4]
INFO: [Physopt 32-702] Processed net R0/mem_reg_n_0_[9][6][1][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net R0/d_address_write_TB[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net R0/d_address_write_TB[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.631 | TNS=-8387.946 |
INFO: [Physopt 32-81] Processed net R0/d_address_write_TB[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net R0/d_address_write_TB[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.628 | TNS=-8385.546 |
INFO: [Physopt 32-81] Processed net R0/d_address_write_TB[5]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net R0/d_address_write_TB[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.623 | TNS=-8381.546 |
INFO: [Physopt 32-81] Processed net R0/d_address_write_TB[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net R0/d_address_write_TB[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.593 | TNS=-8357.546 |
INFO: [Physopt 32-572] Net R0/d_address_write_TB[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net R0/d_address_write_TB[0].  Did not re-place instance R0/d_address_write_TB_reg[0]
INFO: [Physopt 32-572] Net R0/d_address_write_TB[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net R0/d_address_write_TB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net R0/mem[0][0][1][0]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_4_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_4
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_21_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_21
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net R0/mem[0][0][1][0]_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_26_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_26
INFO: [Physopt 32-710] Processed net R0/mem[0][0][1][0]_i_21_n_0. Critical path length was reduced through logic transformation on cell R0/mem[0][0][1][0]_i_21_comp.
INFO: [Physopt 32-735] Processed net R0/mem[0][0][1][0]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.511 | TNS=-8262.762 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][8][1][1].  Re-placed instance R0/mem_reg[6][8][1][1]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][8][1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.511 | TNS=-8262.611 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][8][1][2].  Re-placed instance R0/mem_reg[6][8][1][2]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][8][1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.511 | TNS=-8262.460 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][8][1][3].  Re-placed instance R0/mem_reg[6][8][1][3]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][8][1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.511 | TNS=-8262.309 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][8][1][4].  Re-placed instance R0/mem_reg[6][8][1][4]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][8][1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.511 | TNS=-8262.158 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][8][1][5].  Re-placed instance R0/mem_reg[6][8][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][8][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.511 | TNS=-8262.007 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][8][1][6].  Re-placed instance R0/mem_reg[6][8][1][6]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][8][1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.511 | TNS=-8261.855 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][8][1][7].  Re-placed instance R0/mem_reg[6][8][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][8][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.509 | TNS=-8261.704 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[7][5][1][4].  Re-placed instance R0/mem_reg[7][5][1][4]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[7][5][1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.509 | TNS=-8261.304 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[7][5][1][7].  Re-placed instance R0/mem_reg[7][5][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[7][5][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.467 | TNS=-8260.903 |
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_16_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_16
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mem[0][0][1][0]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.418 | TNS=-8221.702 |
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_reg[0][0][1][0]_i_91_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_reg[0][0][1][0]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_324_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_123[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_349[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mem[0][0][1][0]_i_432_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.403 | TNS=-8209.701 |
INFO: [Physopt 32-81] Processed net R0/d_address_write_TB[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net R0/d_address_write_TB[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.394 | TNS=-8200.695 |
INFO: [Physopt 32-81] Processed net R0/d_address_write_TB[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net R0/d_address_write_TB[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.378 | TNS=-8189.711 |
INFO: [Physopt 32-572] Net R0/d_address_write_TB[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net R0/d_address_write_TB[2].  Did not re-place instance R0/d_address_write_TB_reg[2]
INFO: [Physopt 32-81] Processed net R0/d_address_write_TB[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R0/d_address_write_TB[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.376 | TNS=-8188.109 |
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/d_address_write_TB_reg[8]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_414_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_477_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_548_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net R0/mem[0][0][1][0]_i_617_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.373 | TNS=-8185.710 |
INFO: [Physopt 32-735] Processed net R0/mem[0][0][1][0]_i_619_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.371 | TNS=-8184.110 |
INFO: [Physopt 32-735] Processed net R0/mem[0][0][1][0]_i_618_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.356 | TNS=-8172.110 |
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/d_address_write_TB_reg[4]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_504_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_582_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net R0/mem_reg[9][6][1]_42.  Re-placed instance R0/mem[9][6][1][0]_i_1
INFO: [Physopt 32-735] Processed net R0/mem_reg[9][6][1]_42. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.354 | TNS=-8171.774 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[8][3][1][1].  Re-placed instance R0/mem_reg[8][3][1][1]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[8][3][1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.354 | TNS=-8171.636 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[8][3][1][4].  Re-placed instance R0/mem_reg[8][3][1][4]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[8][3][1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.353 | TNS=-8171.498 |
INFO: [Physopt 32-662] Processed net R0/mem_reg_n_0_[9][8][1][0].  Did not re-place instance R0/mem_reg[9][8][1][0]
INFO: [Physopt 32-702] Processed net R0/mem_reg_n_0_[9][8][1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/mem_reg[9][8][1]_41.  Did not re-place instance R0/mem[9][8][1][0]_i_1
INFO: [Physopt 32-81] Processed net R0/mem_reg[9][8][1]_41. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R0/mem_reg[9][8][1]_41. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.353 | TNS=-8171.354 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[3][5][1][1].  Re-placed instance R0/mem_reg[3][5][1][1]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[3][5][1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.353 | TNS=-8171.144 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[3][5][1][5].  Re-placed instance R0/mem_reg[3][5][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[3][5][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.352 | TNS=-8170.934 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][6][1][0].  Re-placed instance R0/mem_reg[0][6][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][6][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.352 | TNS=-8170.837 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][6][1][2].  Re-placed instance R0/mem_reg[0][6][1][2]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][6][1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.352 | TNS=-8170.828 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][6][1][3].  Re-placed instance R0/mem_reg[0][6][1][3]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][6][1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.352 | TNS=-8170.819 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[8][1][1][5].  Re-placed instance R0/mem_reg[8][1][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[8][1][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.352 | TNS=-8170.532 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[8][1][1][7].  Re-placed instance R0/mem_reg[8][1][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[8][1][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.352 | TNS=-8170.387 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[2][2][1][5].  Re-placed instance R0/mem_reg[2][2][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[2][2][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.351 | TNS=-8170.339 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[4][3][1][0].  Re-placed instance R0/mem_reg[4][3][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[4][3][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.351 | TNS=-8170.297 |
INFO: [Physopt 32-662] Processed net R0/mem_reg_n_0_[4][3][1][2].  Did not re-place instance R0/mem_reg[4][3][1][2]
INFO: [Physopt 32-702] Processed net R0/mem_reg_n_0_[4][3][1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/d_address_write_TB[0].  Did not re-place instance R0/d_address_write_TB_reg[0]
INFO: [Physopt 32-702] Processed net R0/d_address_write_TB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_4_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_4
INFO: [Physopt 32-735] Processed net R0/mem[0][0][1][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.343 | TNS=-8144.681 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[7][4][1][3].  Re-placed instance R0/mem_reg[7][4][1][3]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[7][4][1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8144.543 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][4][1][0].  Re-placed instance R0/mem_reg[0][4][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][4][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8144.407 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][4][1][2].  Re-placed instance R0/mem_reg[0][4][1][2]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][4][1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8144.271 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][4][1][3].  Re-placed instance R0/mem_reg[0][4][1][3]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][4][1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8144.135 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][4][1][4].  Re-placed instance R0/mem_reg[0][4][1][4]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][4][1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8143.999 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][4][1][5].  Re-placed instance R0/mem_reg[0][4][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][4][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8143.863 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][4][1][6].  Re-placed instance R0/mem_reg[0][4][1][6]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][4][1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8143.727 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8143.727 |
Phase 3 Critical Path Optimization | Checksum: 96c8a762

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 9.113

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-8143.727 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[0][4][1][7].  Re-placed instance R0/mem_reg[0][4][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[0][4][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.331 | TNS=-8143.591 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[3][4][1][1].  Re-placed instance R0/mem_reg[3][4][1][1]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[3][4][1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.331 | TNS=-8143.404 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[3][4][1][5].  Re-placed instance R0/mem_reg[3][4][1][5]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[3][4][1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.331 | TNS=-8143.217 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[3][4][1][6].  Re-placed instance R0/mem_reg[3][4][1][6]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[3][4][1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.331 | TNS=-8143.030 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[3][4][1][7].  Re-placed instance R0/mem_reg[3][4][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[3][4][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.328 | TNS=-8142.842 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][6][1][3].  Re-placed instance R0/mem_reg[6][6][1][3]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][6][1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.328 | TNS=-8142.799 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[6][6][1][7].  Re-placed instance R0/mem_reg[6][6][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[6][6][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.320 | TNS=-8142.755 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[1][3][1][0].  Re-placed instance R0/mem_reg[1][3][1][0]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[1][3][1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.320 | TNS=-8142.599 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[1][3][1][1].  Re-placed instance R0/mem_reg[1][3][1][1]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[1][3][1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.320 | TNS=-8142.443 |
INFO: [Physopt 32-663] Processed net R0/mem_reg_n_0_[1][3][1][7].  Re-placed instance R0/mem_reg[1][3][1][7]
INFO: [Physopt 32-735] Processed net R0/mem_reg_n_0_[1][3][1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.314 | TNS=-8142.287 |
INFO: [Physopt 32-662] Processed net R0/mem_reg_n_0_[6][0][1][0].  Did not re-place instance R0/mem_reg[6][0][1][0]
INFO: [Physopt 32-702] Processed net R0/mem_reg_n_0_[6][0][1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/d_address_write_TB[0].  Did not re-place instance R0/d_address_write_TB_reg[0]
INFO: [Physopt 32-702] Processed net R0/d_address_write_TB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_5_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_5
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_22_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_22
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/mem[0][0][1][0]_i_26_n_0.  Did not re-place instance R0/mem[0][0][1][0]_i_26
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem_reg[0][0][1][0]_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_reg[0][0][1][0]_i_91_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_324_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_123[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_349[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem[0][0][1][0]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/d_address_write_TB_reg[4]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R0/mem[0][0][1][0]_i_582_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net R0/mem_reg[6][0][1]_85.  Did not re-place instance R0/mem[6][0][1][0]_i_1
INFO: [Physopt 32-702] Processed net R0/mem_reg[6][0][1]_85. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.314 | TNS=-8142.287 |
Phase 4 Critical Path Optimization | Checksum: 96c8a762

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.500 ; gain = 9.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1611.500 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.314 | TNS=-8142.287 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.405  |        268.373  |           16  |              0  |                    71  |           0  |           2  |  00:00:12  |
|  Total          |          0.405  |        268.373  |           16  |              0  |                    71  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1611.500 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1158ede94

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.500 ; gain = 9.113
INFO: [Common 17-83] Releasing license: Implementation
364 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1611.500 ; gain = 23.422
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.476 . Memory (MB): peak = 1620.352 ; gain = 8.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 285beccc ConstDB: 0 ShapeSum: 453de80 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ea4bfee8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1713.383 ; gain = 93.031
Post Restoration Checksum: NetGraph: 2e23dbc6 NumContArr: bc282322 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ea4bfee8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1745.684 ; gain = 125.332

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ea4bfee8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1751.688 ; gain = 131.336

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ea4bfee8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1751.688 ; gain = 131.336
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17afabe6c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1766.117 ; gain = 145.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.030 | TNS=-7862.041| WHS=-0.071 | THS=-0.645 |

Phase 2 Router Initialization | Checksum: 123bf5024

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1766.117 ; gain = 145.766

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3666
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3666
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1811faee1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1768.934 ; gain = 148.582
INFO: [Route 35-580] Design has 10 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                                             SA/i_reg[2]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                             SA/j_reg[3]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                             SA/j_reg[2]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                             SA/j_reg[1]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                 R0/rightshiftreg_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1206
 Number of Nodes with overlaps = 433
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.290| TNS=-8960.416| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ea8689ed

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1768.934 ; gain = 148.582

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.473| TNS=-9104.643| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26c958d81

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582
Phase 4 Rip-up And Reroute | Checksum: 26c958d81

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23221db81

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.282| TNS=-8947.177| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 176498e42

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 176498e42

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582
Phase 5 Delay and Skew Optimization | Checksum: 176498e42

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1456612dd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.248| TNS=-8905.455| WHS=0.226  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1456612dd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582
Phase 6 Post Hold Fix | Checksum: 1456612dd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35 %
  Global Horizontal Routing Utilization  = 1.55843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2081d17e4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1768.934 ; gain = 148.582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2081d17e4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1769.934 ; gain = 149.582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21ace0367

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1769.934 ; gain = 149.582

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.248| TNS=-8905.455| WHS=0.226  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21ace0367

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1769.934 ; gain = 149.582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1769.934 ; gain = 149.582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
383 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1769.934 ; gain = 149.582
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1779.805 ; gain = 9.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
395 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
Writing bitstream ./Top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 28 14:01:33 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
415 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2248.367 ; gain = 439.535
INFO: [Common 17-206] Exiting Vivado at Thu Jan 28 14:01:33 2021...
