// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="IQuantize,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.625000,HLS_SYN_LAT=242,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=64,HLS_SYN_FF=9785,HLS_SYN_LUT=8074}" *)

module IQuantize (
        ap_clk,
        ap_rst_n,
        m_axi_BUS_DST_AWVALID,
        m_axi_BUS_DST_AWREADY,
        m_axi_BUS_DST_AWADDR,
        m_axi_BUS_DST_AWID,
        m_axi_BUS_DST_AWLEN,
        m_axi_BUS_DST_AWSIZE,
        m_axi_BUS_DST_AWBURST,
        m_axi_BUS_DST_AWLOCK,
        m_axi_BUS_DST_AWCACHE,
        m_axi_BUS_DST_AWPROT,
        m_axi_BUS_DST_AWQOS,
        m_axi_BUS_DST_AWREGION,
        m_axi_BUS_DST_AWUSER,
        m_axi_BUS_DST_WVALID,
        m_axi_BUS_DST_WREADY,
        m_axi_BUS_DST_WDATA,
        m_axi_BUS_DST_WSTRB,
        m_axi_BUS_DST_WLAST,
        m_axi_BUS_DST_WID,
        m_axi_BUS_DST_WUSER,
        m_axi_BUS_DST_ARVALID,
        m_axi_BUS_DST_ARREADY,
        m_axi_BUS_DST_ARADDR,
        m_axi_BUS_DST_ARID,
        m_axi_BUS_DST_ARLEN,
        m_axi_BUS_DST_ARSIZE,
        m_axi_BUS_DST_ARBURST,
        m_axi_BUS_DST_ARLOCK,
        m_axi_BUS_DST_ARCACHE,
        m_axi_BUS_DST_ARPROT,
        m_axi_BUS_DST_ARQOS,
        m_axi_BUS_DST_ARREGION,
        m_axi_BUS_DST_ARUSER,
        m_axi_BUS_DST_RVALID,
        m_axi_BUS_DST_RREADY,
        m_axi_BUS_DST_RDATA,
        m_axi_BUS_DST_RLAST,
        m_axi_BUS_DST_RID,
        m_axi_BUS_DST_RUSER,
        m_axi_BUS_DST_RRESP,
        m_axi_BUS_DST_BVALID,
        m_axi_BUS_DST_BREADY,
        m_axi_BUS_DST_BRESP,
        m_axi_BUS_DST_BID,
        m_axi_BUS_DST_BUSER,
        m_axi_BUS_SRC_AWVALID,
        m_axi_BUS_SRC_AWREADY,
        m_axi_BUS_SRC_AWADDR,
        m_axi_BUS_SRC_AWID,
        m_axi_BUS_SRC_AWLEN,
        m_axi_BUS_SRC_AWSIZE,
        m_axi_BUS_SRC_AWBURST,
        m_axi_BUS_SRC_AWLOCK,
        m_axi_BUS_SRC_AWCACHE,
        m_axi_BUS_SRC_AWPROT,
        m_axi_BUS_SRC_AWQOS,
        m_axi_BUS_SRC_AWREGION,
        m_axi_BUS_SRC_AWUSER,
        m_axi_BUS_SRC_WVALID,
        m_axi_BUS_SRC_WREADY,
        m_axi_BUS_SRC_WDATA,
        m_axi_BUS_SRC_WSTRB,
        m_axi_BUS_SRC_WLAST,
        m_axi_BUS_SRC_WID,
        m_axi_BUS_SRC_WUSER,
        m_axi_BUS_SRC_ARVALID,
        m_axi_BUS_SRC_ARREADY,
        m_axi_BUS_SRC_ARADDR,
        m_axi_BUS_SRC_ARID,
        m_axi_BUS_SRC_ARLEN,
        m_axi_BUS_SRC_ARSIZE,
        m_axi_BUS_SRC_ARBURST,
        m_axi_BUS_SRC_ARLOCK,
        m_axi_BUS_SRC_ARCACHE,
        m_axi_BUS_SRC_ARPROT,
        m_axi_BUS_SRC_ARQOS,
        m_axi_BUS_SRC_ARREGION,
        m_axi_BUS_SRC_ARUSER,
        m_axi_BUS_SRC_RVALID,
        m_axi_BUS_SRC_RREADY,
        m_axi_BUS_SRC_RDATA,
        m_axi_BUS_SRC_RLAST,
        m_axi_BUS_SRC_RID,
        m_axi_BUS_SRC_RUSER,
        m_axi_BUS_SRC_RRESP,
        m_axi_BUS_SRC_BVALID,
        m_axi_BUS_SRC_BREADY,
        m_axi_BUS_SRC_BRESP,
        m_axi_BUS_SRC_BID,
        m_axi_BUS_SRC_BUSER,
        s_axi_BUS_CTRL_AWVALID,
        s_axi_BUS_CTRL_AWREADY,
        s_axi_BUS_CTRL_AWADDR,
        s_axi_BUS_CTRL_WVALID,
        s_axi_BUS_CTRL_WREADY,
        s_axi_BUS_CTRL_WDATA,
        s_axi_BUS_CTRL_WSTRB,
        s_axi_BUS_CTRL_ARVALID,
        s_axi_BUS_CTRL_ARREADY,
        s_axi_BUS_CTRL_ARADDR,
        s_axi_BUS_CTRL_RVALID,
        s_axi_BUS_CTRL_RREADY,
        s_axi_BUS_CTRL_RDATA,
        s_axi_BUS_CTRL_RRESP,
        s_axi_BUS_CTRL_BVALID,
        s_axi_BUS_CTRL_BREADY,
        s_axi_BUS_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_pp0_stage0 = 23'd512;
parameter    ap_ST_fsm_state13 = 23'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 23'd2048;
parameter    ap_ST_fsm_state17 = 23'd4096;
parameter    ap_ST_fsm_state18 = 23'd8192;
parameter    ap_ST_fsm_state19 = 23'd16384;
parameter    ap_ST_fsm_state20 = 23'd32768;
parameter    ap_ST_fsm_state21 = 23'd65536;
parameter    ap_ST_fsm_pp2_stage0 = 23'd131072;
parameter    ap_ST_fsm_state24 = 23'd262144;
parameter    ap_ST_fsm_state25 = 23'd524288;
parameter    ap_ST_fsm_state26 = 23'd1048576;
parameter    ap_ST_fsm_state27 = 23'd2097152;
parameter    ap_ST_fsm_state28 = 23'd4194304;
parameter    C_S_AXI_BUS_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_ID_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ADDR_WIDTH = 64;
parameter    C_M_AXI_BUS_DST_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_USER_VALUE = 0;
parameter    C_M_AXI_BUS_DST_PROT_VALUE = 0;
parameter    C_M_AXI_BUS_DST_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_SRC_ID_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_ADDR_WIDTH = 64;
parameter    C_M_AXI_BUS_SRC_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_SRC_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_USER_VALUE = 0;
parameter    C_M_AXI_BUS_SRC_PROT_VALUE = 0;
parameter    C_M_AXI_BUS_SRC_CACHE_VALUE = 3;

parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS_DST_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS_SRC_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_BUS_DST_AWVALID;
input   m_axi_BUS_DST_AWREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_AWADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_AWID;
output  [7:0] m_axi_BUS_DST_AWLEN;
output  [2:0] m_axi_BUS_DST_AWSIZE;
output  [1:0] m_axi_BUS_DST_AWBURST;
output  [1:0] m_axi_BUS_DST_AWLOCK;
output  [3:0] m_axi_BUS_DST_AWCACHE;
output  [2:0] m_axi_BUS_DST_AWPROT;
output  [3:0] m_axi_BUS_DST_AWQOS;
output  [3:0] m_axi_BUS_DST_AWREGION;
output  [C_M_AXI_BUS_DST_AWUSER_WIDTH - 1:0] m_axi_BUS_DST_AWUSER;
output   m_axi_BUS_DST_WVALID;
input   m_axi_BUS_DST_WREADY;
output  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_WDATA;
output  [C_M_AXI_BUS_DST_WSTRB_WIDTH - 1:0] m_axi_BUS_DST_WSTRB;
output   m_axi_BUS_DST_WLAST;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_WID;
output  [C_M_AXI_BUS_DST_WUSER_WIDTH - 1:0] m_axi_BUS_DST_WUSER;
output   m_axi_BUS_DST_ARVALID;
input   m_axi_BUS_DST_ARREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_ARADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_ARID;
output  [7:0] m_axi_BUS_DST_ARLEN;
output  [2:0] m_axi_BUS_DST_ARSIZE;
output  [1:0] m_axi_BUS_DST_ARBURST;
output  [1:0] m_axi_BUS_DST_ARLOCK;
output  [3:0] m_axi_BUS_DST_ARCACHE;
output  [2:0] m_axi_BUS_DST_ARPROT;
output  [3:0] m_axi_BUS_DST_ARQOS;
output  [3:0] m_axi_BUS_DST_ARREGION;
output  [C_M_AXI_BUS_DST_ARUSER_WIDTH - 1:0] m_axi_BUS_DST_ARUSER;
input   m_axi_BUS_DST_RVALID;
output   m_axi_BUS_DST_RREADY;
input  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_RDATA;
input   m_axi_BUS_DST_RLAST;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_RID;
input  [C_M_AXI_BUS_DST_RUSER_WIDTH - 1:0] m_axi_BUS_DST_RUSER;
input  [1:0] m_axi_BUS_DST_RRESP;
input   m_axi_BUS_DST_BVALID;
output   m_axi_BUS_DST_BREADY;
input  [1:0] m_axi_BUS_DST_BRESP;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_BID;
input  [C_M_AXI_BUS_DST_BUSER_WIDTH - 1:0] m_axi_BUS_DST_BUSER;
output   m_axi_BUS_SRC_AWVALID;
input   m_axi_BUS_SRC_AWREADY;
output  [C_M_AXI_BUS_SRC_ADDR_WIDTH - 1:0] m_axi_BUS_SRC_AWADDR;
output  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_AWID;
output  [7:0] m_axi_BUS_SRC_AWLEN;
output  [2:0] m_axi_BUS_SRC_AWSIZE;
output  [1:0] m_axi_BUS_SRC_AWBURST;
output  [1:0] m_axi_BUS_SRC_AWLOCK;
output  [3:0] m_axi_BUS_SRC_AWCACHE;
output  [2:0] m_axi_BUS_SRC_AWPROT;
output  [3:0] m_axi_BUS_SRC_AWQOS;
output  [3:0] m_axi_BUS_SRC_AWREGION;
output  [C_M_AXI_BUS_SRC_AWUSER_WIDTH - 1:0] m_axi_BUS_SRC_AWUSER;
output   m_axi_BUS_SRC_WVALID;
input   m_axi_BUS_SRC_WREADY;
output  [C_M_AXI_BUS_SRC_DATA_WIDTH - 1:0] m_axi_BUS_SRC_WDATA;
output  [C_M_AXI_BUS_SRC_WSTRB_WIDTH - 1:0] m_axi_BUS_SRC_WSTRB;
output   m_axi_BUS_SRC_WLAST;
output  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_WID;
output  [C_M_AXI_BUS_SRC_WUSER_WIDTH - 1:0] m_axi_BUS_SRC_WUSER;
output   m_axi_BUS_SRC_ARVALID;
input   m_axi_BUS_SRC_ARREADY;
output  [C_M_AXI_BUS_SRC_ADDR_WIDTH - 1:0] m_axi_BUS_SRC_ARADDR;
output  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_ARID;
output  [7:0] m_axi_BUS_SRC_ARLEN;
output  [2:0] m_axi_BUS_SRC_ARSIZE;
output  [1:0] m_axi_BUS_SRC_ARBURST;
output  [1:0] m_axi_BUS_SRC_ARLOCK;
output  [3:0] m_axi_BUS_SRC_ARCACHE;
output  [2:0] m_axi_BUS_SRC_ARPROT;
output  [3:0] m_axi_BUS_SRC_ARQOS;
output  [3:0] m_axi_BUS_SRC_ARREGION;
output  [C_M_AXI_BUS_SRC_ARUSER_WIDTH - 1:0] m_axi_BUS_SRC_ARUSER;
input   m_axi_BUS_SRC_RVALID;
output   m_axi_BUS_SRC_RREADY;
input  [C_M_AXI_BUS_SRC_DATA_WIDTH - 1:0] m_axi_BUS_SRC_RDATA;
input   m_axi_BUS_SRC_RLAST;
input  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_RID;
input  [C_M_AXI_BUS_SRC_RUSER_WIDTH - 1:0] m_axi_BUS_SRC_RUSER;
input  [1:0] m_axi_BUS_SRC_RRESP;
input   m_axi_BUS_SRC_BVALID;
output   m_axi_BUS_SRC_BREADY;
input  [1:0] m_axi_BUS_SRC_BRESP;
input  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_BID;
input  [C_M_AXI_BUS_SRC_BUSER_WIDTH - 1:0] m_axi_BUS_SRC_BUSER;
input   s_axi_BUS_CTRL_AWVALID;
output   s_axi_BUS_CTRL_AWREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_AWADDR;
input   s_axi_BUS_CTRL_WVALID;
output   s_axi_BUS_CTRL_WREADY;
input  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_WDATA;
input  [C_S_AXI_BUS_CTRL_WSTRB_WIDTH - 1:0] s_axi_BUS_CTRL_WSTRB;
input   s_axi_BUS_CTRL_ARVALID;
output   s_axi_BUS_CTRL_ARREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_ARADDR;
output   s_axi_BUS_CTRL_RVALID;
input   s_axi_BUS_CTRL_RREADY;
output  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_RDATA;
output  [1:0] s_axi_BUS_CTRL_RRESP;
output   s_axi_BUS_CTRL_BVALID;
input   s_axi_BUS_CTRL_BREADY;
output  [1:0] s_axi_BUS_CTRL_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] matrix;
wire   [63:0] qmatrix;
reg    BUS_DST_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    BUS_DST_blk_n_AW;
wire    ap_CS_fsm_state8;
reg    BUS_DST_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond3_reg_4932;
reg    BUS_DST_blk_n_W;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond4_reg_5478;
reg    BUS_DST_blk_n_B;
wire    ap_CS_fsm_state28;
reg    BUS_SRC_blk_n_AR;
reg    BUS_SRC_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    BUS_DST_AWVALID;
wire    BUS_DST_AWREADY;
reg    BUS_DST_WVALID;
wire    BUS_DST_WREADY;
reg    BUS_DST_ARVALID;
wire    BUS_DST_ARREADY;
wire    BUS_DST_RVALID;
reg    BUS_DST_RREADY;
wire   [31:0] BUS_DST_RDATA;
wire    BUS_DST_RLAST;
wire   [0:0] BUS_DST_RID;
wire   [0:0] BUS_DST_RUSER;
wire   [1:0] BUS_DST_RRESP;
wire    BUS_DST_BVALID;
reg    BUS_DST_BREADY;
wire   [1:0] BUS_DST_BRESP;
wire   [0:0] BUS_DST_BID;
wire   [0:0] BUS_DST_BUSER;
wire    BUS_SRC_AWREADY;
wire    BUS_SRC_WREADY;
reg    BUS_SRC_ARVALID;
wire    BUS_SRC_ARREADY;
wire    BUS_SRC_RVALID;
reg    BUS_SRC_RREADY;
wire   [31:0] BUS_SRC_RDATA;
wire    BUS_SRC_RLAST;
wire   [0:0] BUS_SRC_RID;
wire   [0:0] BUS_SRC_RUSER;
wire   [1:0] BUS_SRC_RRESP;
wire    BUS_SRC_BVALID;
wire   [1:0] BUS_SRC_BRESP;
wire   [0:0] BUS_SRC_BID;
wire   [0:0] BUS_SRC_BUSER;
reg   [5:0] indvar_reg_715;
reg   [5:0] indvar8_reg_726;
reg   [31:0] inp2_buf_15_1_1_reg_737;
reg   [31:0] inp2_buf_15_0_1_reg_748;
reg   [31:0] inp2_buf_14_1_1_reg_759;
reg   [31:0] inp2_buf_14_0_1_reg_770;
reg   [31:0] inp2_buf_13_1_1_reg_781;
reg   [31:0] inp2_buf_13_0_1_reg_792;
reg   [31:0] inp2_buf_12_1_1_reg_803;
reg   [31:0] inp2_buf_12_0_1_reg_814;
reg   [31:0] inp2_buf_11_1_1_reg_825;
reg   [31:0] inp2_buf_11_0_1_reg_836;
reg   [31:0] inp2_buf_10_1_1_reg_847;
reg   [31:0] inp2_buf_10_0_1_reg_858;
reg   [31:0] inp2_buf_9_1_1_reg_869;
reg   [31:0] inp2_buf_9_0_1_reg_880;
reg   [31:0] inp2_buf_8_1_1_reg_891;
reg   [31:0] inp2_buf_8_0_1_reg_902;
reg   [31:0] inp2_buf_7_1_1_reg_913;
reg   [31:0] inp2_buf_7_0_1_reg_924;
reg   [31:0] inp2_buf_6_1_1_reg_935;
reg   [31:0] inp2_buf_6_0_1_reg_946;
reg   [31:0] inp2_buf_5_1_1_reg_957;
reg   [31:0] inp2_buf_5_0_1_reg_968;
reg   [31:0] inp2_buf_4_1_1_reg_979;
reg   [31:0] inp2_buf_4_0_1_reg_990;
reg   [31:0] inp2_buf_3_1_1_reg_1001;
reg   [31:0] inp2_buf_3_0_1_reg_1012;
reg   [31:0] inp2_buf_2_1_1_reg_1023;
reg   [31:0] inp2_buf_2_0_1_reg_1034;
reg   [31:0] inp2_buf_1_1_1_reg_1045;
reg   [31:0] inp2_buf_1_0_1_reg_1056;
reg   [31:0] inp2_buf_0_1_1_reg_1067;
reg   [31:0] inp2_buf_0_0_1_reg_1078;
reg   [5:0] indvar1_reg_3212;
reg   [63:0] BUS_SRC_addr_reg_4825;
reg   [63:0] BUS_DST_addr_reg_4831;
wire   [0:0] exitcond1_fu_3359_p2;
wire    ap_CS_fsm_state9;
wire   [1:0] i_1_fu_3365_p2;
reg   [1:0] i_1_reg_4842;
wire   [0:0] exitcond2_fu_3371_p2;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] indvar_next_fu_3377_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] tmp_1_fu_3383_p1;
reg   [3:0] tmp_1_reg_4856;
reg   [3:0] ap_reg_pp0_iter1_tmp_1_reg_4856;
reg   [0:0] tmp_3_reg_4860;
reg   [0:0] ap_reg_pp0_iter1_tmp_3_reg_4860;
reg   [31:0] inp1_buf_0_0_reg_4896;
wire   [0:0] exitcond3_fu_3747_p2;
wire    ap_block_state14_pp1_stage0_iter0;
reg    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_state16_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] ap_reg_pp1_iter1_exitcond3_reg_4932;
wire   [5:0] indvar_next9_fu_3753_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] tmp_4_fu_3759_p1;
reg   [3:0] tmp_4_reg_4941;
reg   [3:0] ap_reg_pp1_iter1_tmp_4_reg_4941;
reg   [0:0] tmp_6_reg_4945;
reg   [0:0] ap_reg_pp1_iter1_tmp_6_reg_4945;
reg   [31:0] inp2_buf_0_1_10_reg_4981;
wire   [0:0] exitcond_fu_3995_p2;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_7_fu_4001_p3;
reg   [0:0] tmp_7_reg_5021;
wire  signed [31:0] inp1_buf_load_0_phi_fu_4009_p3;
reg  signed [31:0] inp1_buf_load_0_phi_reg_5057;
wire  signed [31:0] inp2_buf_load_0_phi_fu_4017_p3;
reg  signed [31:0] inp2_buf_load_0_phi_reg_5062;
wire  signed [31:0] inp1_buf_load_1_phi_fu_4025_p3;
reg  signed [31:0] inp1_buf_load_1_phi_reg_5067;
wire  signed [31:0] inp2_buf_load_12_phi_fu_4033_p3;
reg  signed [31:0] inp2_buf_load_12_phi_reg_5072;
wire  signed [31:0] inp1_buf_load_2_phi_fu_4041_p3;
reg  signed [31:0] inp1_buf_load_2_phi_reg_5077;
wire  signed [31:0] inp2_buf_load_2_phi_fu_4049_p3;
reg  signed [31:0] inp2_buf_load_2_phi_reg_5082;
wire  signed [31:0] inp1_buf_load_3_phi_fu_4057_p3;
reg  signed [31:0] inp1_buf_load_3_phi_reg_5087;
wire  signed [31:0] inp2_buf_load_3_phi_fu_4065_p3;
reg  signed [31:0] inp2_buf_load_3_phi_reg_5092;
wire  signed [31:0] inp1_buf_load_4_phi_fu_4073_p3;
reg  signed [31:0] inp1_buf_load_4_phi_reg_5097;
wire  signed [31:0] inp2_buf_load_4_phi_fu_4081_p3;
reg  signed [31:0] inp2_buf_load_4_phi_reg_5102;
wire  signed [31:0] inp1_buf_load_5_phi_fu_4089_p3;
reg  signed [31:0] inp1_buf_load_5_phi_reg_5107;
wire  signed [31:0] inp2_buf_load_5_phi_fu_4097_p3;
reg  signed [31:0] inp2_buf_load_5_phi_reg_5112;
wire  signed [31:0] inp1_buf_load_6_phi_fu_4105_p3;
reg  signed [31:0] inp1_buf_load_6_phi_reg_5117;
wire  signed [31:0] inp2_buf_load_6_phi_fu_4113_p3;
reg  signed [31:0] inp2_buf_load_6_phi_reg_5122;
wire  signed [31:0] inp1_buf_load_7_phi_fu_4121_p3;
reg  signed [31:0] inp1_buf_load_7_phi_reg_5127;
wire  signed [31:0] inp2_buf_load_7_phi_fu_4129_p3;
reg  signed [31:0] inp2_buf_load_7_phi_reg_5132;
wire  signed [31:0] inp1_buf_load_8_phi_fu_4137_p3;
reg  signed [31:0] inp1_buf_load_8_phi_reg_5137;
wire  signed [31:0] inp2_buf_load_8_phi_fu_4145_p3;
reg  signed [31:0] inp2_buf_load_8_phi_reg_5142;
wire  signed [31:0] inp1_buf_load_9_phi_fu_4153_p3;
reg  signed [31:0] inp1_buf_load_9_phi_reg_5147;
wire  signed [31:0] inp2_buf_load_9_phi_fu_4161_p3;
reg  signed [31:0] inp2_buf_load_9_phi_reg_5152;
wire  signed [31:0] inp1_buf_load_10_phi_fu_4169_p3;
reg  signed [31:0] inp1_buf_load_10_phi_reg_5157;
wire  signed [31:0] inp2_buf_load_10_phi_fu_4177_p3;
reg  signed [31:0] inp2_buf_load_10_phi_reg_5162;
wire  signed [31:0] inp1_buf_load_11_phi_fu_4185_p3;
reg  signed [31:0] inp1_buf_load_11_phi_reg_5167;
wire  signed [31:0] inp2_buf_load_11_phi_fu_4193_p3;
reg  signed [31:0] inp2_buf_load_11_phi_reg_5172;
wire  signed [31:0] inp1_buf_load_12_phi_fu_4201_p3;
reg  signed [31:0] inp1_buf_load_12_phi_reg_5177;
wire  signed [31:0] inp2_buf_load_124_ph_fu_4209_p3;
reg  signed [31:0] inp2_buf_load_124_ph_reg_5182;
wire  signed [31:0] inp1_buf_load_13_phi_fu_4217_p3;
reg  signed [31:0] inp1_buf_load_13_phi_reg_5187;
wire  signed [31:0] inp2_buf_load_13_phi_fu_4225_p3;
reg  signed [31:0] inp2_buf_load_13_phi_reg_5192;
wire  signed [31:0] inp1_buf_load_14_phi_fu_4233_p3;
reg  signed [31:0] inp1_buf_load_14_phi_reg_5197;
wire  signed [31:0] inp2_buf_load_14_phi_fu_4241_p3;
reg  signed [31:0] inp2_buf_load_14_phi_reg_5202;
wire  signed [31:0] inp1_buf_load_15_phi_fu_4249_p3;
reg  signed [31:0] inp1_buf_load_15_phi_reg_5207;
wire  signed [31:0] inp2_buf_load_15_phi_fu_4257_p3;
reg  signed [31:0] inp2_buf_load_15_phi_reg_5212;
wire   [5:0] k_1_s_fu_4265_p2;
reg   [5:0] k_1_s_reg_5217;
wire   [31:0] grp_fu_4271_p2;
reg   [31:0] inp2_buf_0_1_9_reg_5222;
wire    ap_CS_fsm_state20;
wire   [31:0] grp_fu_4275_p2;
reg   [31:0] inp2_buf_1_1_9_reg_5228;
wire   [31:0] grp_fu_4279_p2;
reg   [31:0] inp2_buf_2_1_9_reg_5234;
wire   [31:0] grp_fu_4283_p2;
reg   [31:0] inp2_buf_3_1_9_reg_5240;
wire   [31:0] grp_fu_4287_p2;
reg   [31:0] inp2_buf_4_1_9_reg_5246;
wire   [31:0] grp_fu_4291_p2;
reg   [31:0] inp2_buf_5_1_9_reg_5252;
wire   [31:0] grp_fu_4295_p2;
reg   [31:0] inp2_buf_6_1_9_reg_5258;
wire   [31:0] grp_fu_4299_p2;
reg   [31:0] inp2_buf_7_1_9_reg_5264;
wire   [31:0] grp_fu_4303_p2;
reg   [31:0] inp2_buf_8_1_9_reg_5270;
wire   [31:0] grp_fu_4307_p2;
reg   [31:0] inp2_buf_9_1_9_reg_5276;
wire   [31:0] grp_fu_4311_p2;
reg   [31:0] inp2_buf_10_1_9_reg_5282;
wire   [31:0] grp_fu_4315_p2;
reg   [31:0] inp2_buf_11_1_9_reg_5288;
wire   [31:0] grp_fu_4319_p2;
reg   [31:0] inp2_buf_12_1_9_reg_5294;
wire   [31:0] grp_fu_4323_p2;
reg   [31:0] inp2_buf_13_1_9_reg_5300;
wire   [31:0] grp_fu_4327_p2;
reg   [31:0] inp2_buf_14_1_9_reg_5306;
wire   [31:0] grp_fu_4331_p2;
reg   [31:0] inp2_buf_15_1_25_reg_5312;
wire   [31:0] inp2_buf_0_1_4_fu_4335_p3;
wire    ap_CS_fsm_state21;
wire   [31:0] inp2_buf_0_1_8_fu_4341_p3;
wire   [31:0] inp2_buf_1_1_4_fu_4347_p3;
wire   [31:0] inp2_buf_1_1_8_fu_4353_p3;
wire   [31:0] inp2_buf_2_1_4_fu_4359_p3;
wire   [31:0] inp2_buf_2_1_8_fu_4365_p3;
wire   [31:0] inp2_buf_3_1_4_fu_4371_p3;
wire   [31:0] inp2_buf_3_1_8_fu_4377_p3;
wire   [31:0] inp2_buf_4_1_4_fu_4383_p3;
wire   [31:0] inp2_buf_4_1_8_fu_4389_p3;
wire   [31:0] inp2_buf_5_1_4_fu_4395_p3;
wire   [31:0] inp2_buf_5_1_8_fu_4401_p3;
wire   [31:0] inp2_buf_6_1_4_fu_4407_p3;
wire   [31:0] inp2_buf_6_1_8_fu_4413_p3;
wire   [31:0] inp2_buf_7_1_4_fu_4419_p3;
wire   [31:0] inp2_buf_7_1_8_fu_4425_p3;
wire   [31:0] inp2_buf_8_1_4_fu_4431_p3;
wire   [31:0] inp2_buf_8_1_8_fu_4437_p3;
wire   [31:0] inp2_buf_9_1_4_fu_4443_p3;
wire   [31:0] inp2_buf_9_1_8_fu_4449_p3;
wire   [31:0] inp2_buf_10_1_4_fu_4455_p3;
wire   [31:0] inp2_buf_10_1_8_fu_4461_p3;
wire   [31:0] inp2_buf_11_1_4_fu_4467_p3;
wire   [31:0] inp2_buf_11_1_8_fu_4473_p3;
wire   [31:0] inp2_buf_12_1_4_fu_4479_p3;
wire   [31:0] inp2_buf_12_1_8_fu_4485_p3;
wire   [31:0] inp2_buf_13_1_4_fu_4491_p3;
wire   [31:0] inp2_buf_13_1_8_fu_4497_p3;
wire   [31:0] inp2_buf_14_1_4_fu_4503_p3;
wire   [31:0] inp2_buf_14_1_8_fu_4509_p3;
wire   [31:0] inp2_buf_15_1_4_fu_4515_p3;
wire   [31:0] inp2_buf_15_1_24_fu_4521_p3;
wire   [0:0] exitcond4_fu_4527_p2;
wire    ap_block_state22_pp2_stage0_iter0;
wire    ap_block_state23_pp2_stage0_iter1;
reg    ap_sig_ioackin_BUS_DST_WREADY;
reg    ap_block_state23_io;
reg    ap_block_pp2_stage0_11001;
wire   [5:0] indvar_next1_fu_4533_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [31:0] tmp_5_fu_4563_p34;
reg   [31:0] tmp_5_reg_5487;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state13;
reg    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state22;
reg   [31:0] inp2_buf_15_1_3_reg_2817;
reg   [31:0] inp2_buf_15_1_reg_320;
wire    ap_CS_fsm_state24;
reg   [31:0] inp2_buf_15_0_3_reg_2829;
reg   [31:0] inp2_buf_15_0_reg_332;
reg   [31:0] inp2_buf_14_1_3_reg_2841;
reg   [31:0] inp2_buf_14_1_reg_344;
reg   [31:0] inp2_buf_14_0_3_reg_2853;
reg   [31:0] inp2_buf_14_0_reg_356;
reg   [31:0] inp2_buf_13_1_3_reg_2865;
reg   [31:0] inp2_buf_13_1_reg_368;
reg   [31:0] inp2_buf_13_0_3_reg_2877;
reg   [31:0] inp2_buf_13_0_reg_380;
reg   [31:0] inp2_buf_12_1_3_reg_2889;
reg   [31:0] inp2_buf_12_1_reg_392;
reg   [31:0] inp2_buf_12_0_3_reg_2901;
reg   [31:0] inp2_buf_12_0_reg_404;
reg   [31:0] inp2_buf_11_1_3_reg_2913;
reg   [31:0] inp2_buf_11_1_reg_416;
reg   [31:0] inp2_buf_11_0_3_reg_2925;
reg   [31:0] inp2_buf_11_0_reg_428;
reg   [31:0] inp2_buf_10_1_3_reg_2937;
reg   [31:0] inp2_buf_10_1_reg_440;
reg   [31:0] inp2_buf_10_0_3_reg_2949;
reg   [31:0] inp2_buf_10_0_reg_452;
reg   [31:0] inp2_buf_9_1_3_reg_2961;
reg   [31:0] inp2_buf_9_1_reg_464;
reg   [31:0] inp2_buf_9_0_3_reg_2973;
reg   [31:0] inp2_buf_9_0_reg_476;
reg   [31:0] inp2_buf_8_1_3_reg_2985;
reg   [31:0] inp2_buf_8_1_reg_488;
reg   [31:0] inp2_buf_8_0_3_reg_2997;
reg   [31:0] inp2_buf_8_0_reg_500;
reg   [31:0] inp2_buf_7_1_3_reg_3009;
reg   [31:0] inp2_buf_7_1_reg_512;
reg   [31:0] inp2_buf_7_0_3_reg_3021;
reg   [31:0] inp2_buf_7_0_reg_524;
reg   [31:0] inp2_buf_6_1_3_reg_3033;
reg   [31:0] inp2_buf_6_1_reg_536;
reg   [31:0] inp2_buf_6_0_3_reg_3045;
reg   [31:0] inp2_buf_6_0_reg_548;
reg   [31:0] inp2_buf_5_1_3_reg_3057;
reg   [31:0] inp2_buf_5_1_reg_560;
reg   [31:0] inp2_buf_5_0_3_reg_3069;
reg   [31:0] inp2_buf_5_0_reg_572;
reg   [31:0] inp2_buf_4_1_3_reg_3081;
reg   [31:0] inp2_buf_4_1_reg_584;
reg   [31:0] inp2_buf_4_0_3_reg_3093;
reg   [31:0] inp2_buf_4_0_reg_596;
reg   [31:0] inp2_buf_3_1_3_reg_3105;
reg   [31:0] inp2_buf_3_1_reg_608;
reg   [31:0] inp2_buf_3_0_3_reg_3117;
reg   [31:0] inp2_buf_3_0_reg_620;
reg   [31:0] inp2_buf_2_1_3_reg_3129;
reg   [31:0] inp2_buf_2_1_reg_632;
reg   [31:0] inp2_buf_2_0_3_reg_3141;
reg   [31:0] inp2_buf_2_0_reg_644;
reg   [31:0] inp2_buf_1_1_3_reg_3153;
reg   [31:0] inp2_buf_1_1_reg_656;
reg   [31:0] inp2_buf_1_0_3_reg_3165;
reg   [31:0] inp2_buf_1_0_reg_668;
reg   [31:0] inp2_buf_0_1_3_reg_3177;
reg   [31:0] inp2_buf_0_1_reg_680;
reg   [31:0] inp2_buf_0_0_s_reg_3189;
reg   [31:0] inp2_buf_0_0_reg_692;
reg   [1:0] i_reg_704;
reg    ap_sig_ioackin_BUS_DST_AWREADY;
reg   [31:0] ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32;
reg   [31:0] ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32;
reg   [31:0] ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32;
reg   [31:0] ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32;
reg   [31:0] ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32;
reg   [31:0] ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32;
reg   [31:0] ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32;
reg   [31:0] ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32;
reg   [31:0] ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32;
reg   [31:0] ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32;
reg   [31:0] ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32;
reg   [31:0] ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32;
reg   [31:0] ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32;
reg   [31:0] ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32;
reg   [31:0] ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32;
reg   [31:0] ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32;
reg   [31:0] ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32;
reg   [31:0] ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32;
reg   [31:0] ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32;
reg   [31:0] ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32;
reg   [31:0] ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32;
reg   [31:0] ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32;
reg   [31:0] ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32;
reg   [31:0] ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32;
reg   [31:0] ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32;
reg   [31:0] ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32;
reg   [31:0] ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32;
reg   [31:0] ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32;
reg   [31:0] ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32;
reg   [31:0] ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32;
reg   [31:0] ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32;
reg   [31:0] ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32;
wire   [31:0] inp2_buf_15_1_5_fu_3981_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1089;
wire   [31:0] inp2_buf_15_1_7_fu_3988_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1143;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1197;
wire   [31:0] inp2_buf_14_1_5_fu_3771_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1251;
wire   [31:0] inp2_buf_15_1_22_fu_3778_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1305;
wire   [31:0] inp2_buf_13_1_5_fu_3785_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1359;
wire   [31:0] inp2_buf_15_1_21_fu_3792_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1413;
wire   [31:0] inp2_buf_12_1_5_fu_3799_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1467;
wire   [31:0] inp2_buf_15_1_20_fu_3806_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1521;
wire   [31:0] inp2_buf_11_1_5_fu_3813_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1575;
wire   [31:0] inp2_buf_15_1_19_fu_3820_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1629;
wire   [31:0] inp2_buf_10_1_5_fu_3827_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1683;
wire   [31:0] inp2_buf_15_1_18_fu_3834_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1737;
wire   [31:0] inp2_buf_9_1_5_fu_3841_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1791;
wire   [31:0] inp2_buf_15_1_17_fu_3848_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1845;
wire   [31:0] inp2_buf_8_1_5_fu_3855_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1899;
wire   [31:0] inp2_buf_15_1_16_fu_3862_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1953;
wire   [31:0] inp2_buf_7_1_5_fu_3869_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2007;
wire   [31:0] inp2_buf_15_1_15_fu_3876_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2061;
wire   [31:0] inp2_buf_6_1_5_fu_3883_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2115;
wire   [31:0] inp2_buf_15_1_14_fu_3890_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2169;
wire   [31:0] inp2_buf_5_1_5_fu_3897_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2223;
wire   [31:0] inp2_buf_15_1_13_fu_3904_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2277;
wire   [31:0] inp2_buf_4_1_5_fu_3911_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2331;
wire   [31:0] inp2_buf_15_1_12_fu_3918_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2385;
wire   [31:0] inp2_buf_3_1_5_fu_3925_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2439;
wire   [31:0] inp2_buf_15_1_11_fu_3932_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2493;
wire   [31:0] inp2_buf_2_1_5_fu_3939_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2547;
wire   [31:0] inp2_buf_15_1_10_fu_3946_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2601;
wire   [31:0] inp2_buf_1_1_5_fu_3953_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2655;
wire   [31:0] inp2_buf_15_1_9_fu_3960_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2709;
wire   [31:0] inp2_buf_0_1_5_fu_3967_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2763;
wire   [31:0] inp2_buf_15_1_8_fu_3974_p3;
wire    ap_CS_fsm_state17;
reg   [5:0] k_reg_3201;
wire   [63:0] tmp_fu_3329_p1;
wire   [63:0] tmp_2_fu_3349_p1;
reg    ap_reg_ioackin_BUS_SRC_ARREADY;
reg    ap_sig_ioackin_BUS_SRC_ARREADY;
reg    ap_sig_ioackin_BUS_DST_ARREADY;
reg    ap_block_state2_io;
reg    ap_reg_ioackin_BUS_DST_ARREADY;
reg    ap_reg_ioackin_BUS_DST_AWREADY;
reg    ap_reg_ioackin_BUS_DST_WREADY;
wire    ap_block_pp2_stage0_01001;
reg   [31:0] inp1_buf_0_1_2_fu_146;
wire   [31:0] inp1_buf_0_1_4_fu_3709_p3;
reg   [31:0] inp1_buf_0_1_33_fu_150;
wire   [31:0] inp1_buf_0_1_3_fu_3703_p3;
reg   [31:0] inp1_buf_0_1_34_fu_154;
wire   [31:0] inp1_buf_0_1_6_fu_3687_p3;
reg   [31:0] inp1_buf_0_1_35_fu_158;
wire   [31:0] inp1_buf_0_1_5_fu_3681_p3;
reg   [31:0] inp1_buf_0_1_36_fu_162;
wire   [31:0] inp1_buf_0_1_8_fu_3665_p3;
reg   [31:0] inp1_buf_0_1_37_fu_166;
wire   [31:0] inp1_buf_0_1_7_fu_3659_p3;
reg   [31:0] inp1_buf_0_1_38_fu_170;
wire   [31:0] inp1_buf_0_1_65_fu_3643_p3;
reg   [31:0] inp1_buf_0_1_39_fu_174;
wire   [31:0] inp1_buf_0_1_9_fu_3637_p3;
reg   [31:0] inp1_buf_0_1_40_fu_178;
wire   [31:0] inp1_buf_0_1_67_fu_3621_p3;
reg   [31:0] inp1_buf_0_1_41_fu_182;
wire   [31:0] inp1_buf_0_1_66_fu_3615_p3;
reg   [31:0] inp1_buf_0_1_42_fu_186;
wire   [31:0] inp1_buf_0_1_69_fu_3599_p3;
reg   [31:0] inp1_buf_0_1_43_fu_190;
wire   [31:0] inp1_buf_0_1_68_fu_3593_p3;
reg   [31:0] inp1_buf_0_1_44_fu_194;
wire   [31:0] inp1_buf_0_1_71_fu_3577_p3;
reg   [31:0] inp1_buf_0_1_45_fu_198;
wire   [31:0] inp1_buf_0_1_70_fu_3571_p3;
reg   [31:0] inp1_buf_0_1_46_fu_202;
wire   [31:0] inp1_buf_0_1_73_fu_3555_p3;
reg   [31:0] inp1_buf_0_1_47_fu_206;
wire   [31:0] inp1_buf_0_1_72_fu_3549_p3;
reg   [31:0] inp1_buf_0_1_48_fu_210;
wire   [31:0] inp1_buf_0_1_75_fu_3533_p3;
reg   [31:0] inp1_buf_0_1_49_fu_214;
wire   [31:0] inp1_buf_0_1_74_fu_3527_p3;
reg   [31:0] inp1_buf_0_1_50_fu_218;
wire   [31:0] inp1_buf_0_1_77_fu_3511_p3;
reg   [31:0] inp1_buf_0_1_51_fu_222;
wire   [31:0] inp1_buf_0_1_76_fu_3505_p3;
reg   [31:0] inp1_buf_0_1_52_fu_226;
wire   [31:0] inp1_buf_0_1_79_fu_3489_p3;
reg   [31:0] inp1_buf_0_1_53_fu_230;
wire   [31:0] inp1_buf_0_1_78_fu_3483_p3;
reg   [31:0] inp1_buf_0_1_54_fu_234;
wire   [31:0] inp1_buf_0_1_81_fu_3467_p3;
reg   [31:0] inp1_buf_0_1_55_fu_238;
wire   [31:0] inp1_buf_0_1_80_fu_3461_p3;
reg   [31:0] inp1_buf_0_1_56_fu_242;
wire   [31:0] inp1_buf_0_1_83_fu_3445_p3;
reg   [31:0] inp1_buf_0_1_57_fu_246;
wire   [31:0] inp1_buf_0_1_82_fu_3439_p3;
reg   [31:0] inp1_buf_0_1_58_fu_250;
wire   [31:0] inp1_buf_0_1_85_fu_3423_p3;
reg   [31:0] inp1_buf_0_1_59_fu_254;
wire   [31:0] inp1_buf_0_1_84_fu_3417_p3;
reg   [31:0] inp1_buf_0_1_60_fu_258;
wire   [31:0] inp1_buf_0_1_87_fu_3401_p3;
reg   [31:0] inp1_buf_0_1_61_fu_262;
wire   [31:0] inp1_buf_0_1_86_fu_3395_p3;
reg   [31:0] inp1_buf_0_1_62_fu_266;
wire   [31:0] inp1_buf_0_1_1_fu_3731_p3;
reg   [31:0] inp1_buf_0_1_63_fu_270;
wire   [31:0] inp1_buf_0_1_fu_3725_p3;
wire   [61:0] qmatrix3_fu_3319_p4;
wire   [61:0] matrix1_fu_3339_p4;
wire    ap_CS_fsm_state19;
wire   [3:0] tmp_10_fu_4539_p1;
wire   [0:0] tmp_11_fu_4543_p3;
wire   [4:0] tmp_8_fu_4551_p3;
wire   [5:0] tmp_5_fu_4563_p33;
reg   [22:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_2672;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_reg_ioackin_BUS_SRC_ARREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_ARREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_AWREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_WREADY = 1'b0;
end

IQuantize_BUS_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_CTRL_DATA_WIDTH ))
IQuantize_BUS_CTRL_s_axi_U(
    .AWVALID(s_axi_BUS_CTRL_AWVALID),
    .AWREADY(s_axi_BUS_CTRL_AWREADY),
    .AWADDR(s_axi_BUS_CTRL_AWADDR),
    .WVALID(s_axi_BUS_CTRL_WVALID),
    .WREADY(s_axi_BUS_CTRL_WREADY),
    .WDATA(s_axi_BUS_CTRL_WDATA),
    .WSTRB(s_axi_BUS_CTRL_WSTRB),
    .ARVALID(s_axi_BUS_CTRL_ARVALID),
    .ARREADY(s_axi_BUS_CTRL_ARREADY),
    .ARADDR(s_axi_BUS_CTRL_ARADDR),
    .RVALID(s_axi_BUS_CTRL_RVALID),
    .RREADY(s_axi_BUS_CTRL_RREADY),
    .RDATA(s_axi_BUS_CTRL_RDATA),
    .RRESP(s_axi_BUS_CTRL_RRESP),
    .BVALID(s_axi_BUS_CTRL_BVALID),
    .BREADY(s_axi_BUS_CTRL_BREADY),
    .BRESP(s_axi_BUS_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .matrix(matrix),
    .qmatrix(qmatrix)
);

IQuantize_BUS_DST_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS_DST_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS_DST_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS_DST_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS_DST_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS_DST_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS_DST_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS_DST_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS_DST_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS_DST_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS_DST_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS_DST_CACHE_VALUE ))
IQuantize_BUS_DST_m_axi_U(
    .AWVALID(m_axi_BUS_DST_AWVALID),
    .AWREADY(m_axi_BUS_DST_AWREADY),
    .AWADDR(m_axi_BUS_DST_AWADDR),
    .AWID(m_axi_BUS_DST_AWID),
    .AWLEN(m_axi_BUS_DST_AWLEN),
    .AWSIZE(m_axi_BUS_DST_AWSIZE),
    .AWBURST(m_axi_BUS_DST_AWBURST),
    .AWLOCK(m_axi_BUS_DST_AWLOCK),
    .AWCACHE(m_axi_BUS_DST_AWCACHE),
    .AWPROT(m_axi_BUS_DST_AWPROT),
    .AWQOS(m_axi_BUS_DST_AWQOS),
    .AWREGION(m_axi_BUS_DST_AWREGION),
    .AWUSER(m_axi_BUS_DST_AWUSER),
    .WVALID(m_axi_BUS_DST_WVALID),
    .WREADY(m_axi_BUS_DST_WREADY),
    .WDATA(m_axi_BUS_DST_WDATA),
    .WSTRB(m_axi_BUS_DST_WSTRB),
    .WLAST(m_axi_BUS_DST_WLAST),
    .WID(m_axi_BUS_DST_WID),
    .WUSER(m_axi_BUS_DST_WUSER),
    .ARVALID(m_axi_BUS_DST_ARVALID),
    .ARREADY(m_axi_BUS_DST_ARREADY),
    .ARADDR(m_axi_BUS_DST_ARADDR),
    .ARID(m_axi_BUS_DST_ARID),
    .ARLEN(m_axi_BUS_DST_ARLEN),
    .ARSIZE(m_axi_BUS_DST_ARSIZE),
    .ARBURST(m_axi_BUS_DST_ARBURST),
    .ARLOCK(m_axi_BUS_DST_ARLOCK),
    .ARCACHE(m_axi_BUS_DST_ARCACHE),
    .ARPROT(m_axi_BUS_DST_ARPROT),
    .ARQOS(m_axi_BUS_DST_ARQOS),
    .ARREGION(m_axi_BUS_DST_ARREGION),
    .ARUSER(m_axi_BUS_DST_ARUSER),
    .RVALID(m_axi_BUS_DST_RVALID),
    .RREADY(m_axi_BUS_DST_RREADY),
    .RDATA(m_axi_BUS_DST_RDATA),
    .RLAST(m_axi_BUS_DST_RLAST),
    .RID(m_axi_BUS_DST_RID),
    .RUSER(m_axi_BUS_DST_RUSER),
    .RRESP(m_axi_BUS_DST_RRESP),
    .BVALID(m_axi_BUS_DST_BVALID),
    .BREADY(m_axi_BUS_DST_BREADY),
    .BRESP(m_axi_BUS_DST_BRESP),
    .BID(m_axi_BUS_DST_BID),
    .BUSER(m_axi_BUS_DST_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS_DST_ARVALID),
    .I_ARREADY(BUS_DST_ARREADY),
    .I_ARADDR(BUS_DST_addr_reg_4831),
    .I_ARID(1'd0),
    .I_ARLEN(32'd64),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS_DST_RVALID),
    .I_RREADY(BUS_DST_RREADY),
    .I_RDATA(BUS_DST_RDATA),
    .I_RID(BUS_DST_RID),
    .I_RUSER(BUS_DST_RUSER),
    .I_RRESP(BUS_DST_RRESP),
    .I_RLAST(BUS_DST_RLAST),
    .I_AWVALID(BUS_DST_AWVALID),
    .I_AWREADY(BUS_DST_AWREADY),
    .I_AWADDR(BUS_DST_addr_reg_4831),
    .I_AWID(1'd0),
    .I_AWLEN(32'd64),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(BUS_DST_WVALID),
    .I_WREADY(BUS_DST_WREADY),
    .I_WDATA(tmp_5_reg_5487),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(BUS_DST_BVALID),
    .I_BREADY(BUS_DST_BREADY),
    .I_BRESP(BUS_DST_BRESP),
    .I_BID(BUS_DST_BID),
    .I_BUSER(BUS_DST_BUSER)
);

IQuantize_BUS_SRC_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS_SRC_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS_SRC_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS_SRC_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS_SRC_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS_SRC_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS_SRC_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS_SRC_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS_SRC_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS_SRC_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS_SRC_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS_SRC_CACHE_VALUE ))
IQuantize_BUS_SRC_m_axi_U(
    .AWVALID(m_axi_BUS_SRC_AWVALID),
    .AWREADY(m_axi_BUS_SRC_AWREADY),
    .AWADDR(m_axi_BUS_SRC_AWADDR),
    .AWID(m_axi_BUS_SRC_AWID),
    .AWLEN(m_axi_BUS_SRC_AWLEN),
    .AWSIZE(m_axi_BUS_SRC_AWSIZE),
    .AWBURST(m_axi_BUS_SRC_AWBURST),
    .AWLOCK(m_axi_BUS_SRC_AWLOCK),
    .AWCACHE(m_axi_BUS_SRC_AWCACHE),
    .AWPROT(m_axi_BUS_SRC_AWPROT),
    .AWQOS(m_axi_BUS_SRC_AWQOS),
    .AWREGION(m_axi_BUS_SRC_AWREGION),
    .AWUSER(m_axi_BUS_SRC_AWUSER),
    .WVALID(m_axi_BUS_SRC_WVALID),
    .WREADY(m_axi_BUS_SRC_WREADY),
    .WDATA(m_axi_BUS_SRC_WDATA),
    .WSTRB(m_axi_BUS_SRC_WSTRB),
    .WLAST(m_axi_BUS_SRC_WLAST),
    .WID(m_axi_BUS_SRC_WID),
    .WUSER(m_axi_BUS_SRC_WUSER),
    .ARVALID(m_axi_BUS_SRC_ARVALID),
    .ARREADY(m_axi_BUS_SRC_ARREADY),
    .ARADDR(m_axi_BUS_SRC_ARADDR),
    .ARID(m_axi_BUS_SRC_ARID),
    .ARLEN(m_axi_BUS_SRC_ARLEN),
    .ARSIZE(m_axi_BUS_SRC_ARSIZE),
    .ARBURST(m_axi_BUS_SRC_ARBURST),
    .ARLOCK(m_axi_BUS_SRC_ARLOCK),
    .ARCACHE(m_axi_BUS_SRC_ARCACHE),
    .ARPROT(m_axi_BUS_SRC_ARPROT),
    .ARQOS(m_axi_BUS_SRC_ARQOS),
    .ARREGION(m_axi_BUS_SRC_ARREGION),
    .ARUSER(m_axi_BUS_SRC_ARUSER),
    .RVALID(m_axi_BUS_SRC_RVALID),
    .RREADY(m_axi_BUS_SRC_RREADY),
    .RDATA(m_axi_BUS_SRC_RDATA),
    .RLAST(m_axi_BUS_SRC_RLAST),
    .RID(m_axi_BUS_SRC_RID),
    .RUSER(m_axi_BUS_SRC_RUSER),
    .RRESP(m_axi_BUS_SRC_RRESP),
    .BVALID(m_axi_BUS_SRC_BVALID),
    .BREADY(m_axi_BUS_SRC_BREADY),
    .BRESP(m_axi_BUS_SRC_BRESP),
    .BID(m_axi_BUS_SRC_BID),
    .BUSER(m_axi_BUS_SRC_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS_SRC_ARVALID),
    .I_ARREADY(BUS_SRC_ARREADY),
    .I_ARADDR(BUS_SRC_addr_reg_4825),
    .I_ARID(1'd0),
    .I_ARLEN(32'd64),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS_SRC_RVALID),
    .I_RREADY(BUS_SRC_RREADY),
    .I_RDATA(BUS_SRC_RDATA),
    .I_RID(BUS_SRC_RID),
    .I_RUSER(BUS_SRC_RUSER),
    .I_RRESP(BUS_SRC_RRESP),
    .I_RLAST(BUS_SRC_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(BUS_SRC_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(BUS_SRC_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(BUS_SRC_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(BUS_SRC_BRESP),
    .I_BID(BUS_SRC_BID),
    .I_BUSER(BUS_SRC_BUSER)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_0_phi_reg_5057),
    .din1(inp2_buf_load_0_phi_reg_5062),
    .ce(1'b1),
    .dout(grp_fu_4271_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_1_phi_reg_5067),
    .din1(inp2_buf_load_12_phi_reg_5072),
    .ce(1'b1),
    .dout(grp_fu_4275_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_2_phi_reg_5077),
    .din1(inp2_buf_load_2_phi_reg_5082),
    .ce(1'b1),
    .dout(grp_fu_4279_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_3_phi_reg_5087),
    .din1(inp2_buf_load_3_phi_reg_5092),
    .ce(1'b1),
    .dout(grp_fu_4283_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_4_phi_reg_5097),
    .din1(inp2_buf_load_4_phi_reg_5102),
    .ce(1'b1),
    .dout(grp_fu_4287_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_5_phi_reg_5107),
    .din1(inp2_buf_load_5_phi_reg_5112),
    .ce(1'b1),
    .dout(grp_fu_4291_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_6_phi_reg_5117),
    .din1(inp2_buf_load_6_phi_reg_5122),
    .ce(1'b1),
    .dout(grp_fu_4295_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_7_phi_reg_5127),
    .din1(inp2_buf_load_7_phi_reg_5132),
    .ce(1'b1),
    .dout(grp_fu_4299_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_8_phi_reg_5137),
    .din1(inp2_buf_load_8_phi_reg_5142),
    .ce(1'b1),
    .dout(grp_fu_4303_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_9_phi_reg_5147),
    .din1(inp2_buf_load_9_phi_reg_5152),
    .ce(1'b1),
    .dout(grp_fu_4307_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_10_phi_reg_5157),
    .din1(inp2_buf_load_10_phi_reg_5162),
    .ce(1'b1),
    .dout(grp_fu_4311_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_11_phi_reg_5167),
    .din1(inp2_buf_load_11_phi_reg_5172),
    .ce(1'b1),
    .dout(grp_fu_4315_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_12_phi_reg_5177),
    .din1(inp2_buf_load_124_ph_reg_5182),
    .ce(1'b1),
    .dout(grp_fu_4319_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_13_phi_reg_5187),
    .din1(inp2_buf_load_13_phi_reg_5192),
    .ce(1'b1),
    .dout(grp_fu_4323_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_14_phi_reg_5197),
    .din1(inp2_buf_load_14_phi_reg_5202),
    .ce(1'b1),
    .dout(grp_fu_4327_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_15_phi_reg_5207),
    .din1(inp2_buf_load_15_phi_reg_5212),
    .ce(1'b1),
    .dout(grp_fu_4331_p2)
);

IQuantize_mux_326cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
IQuantize_mux_326cud_U17(
    .din0(inp2_buf_0_0_s_reg_3189),
    .din1(inp2_buf_0_1_3_reg_3177),
    .din2(inp2_buf_1_0_3_reg_3165),
    .din3(inp2_buf_1_1_3_reg_3153),
    .din4(inp2_buf_2_0_3_reg_3141),
    .din5(inp2_buf_2_1_3_reg_3129),
    .din6(inp2_buf_3_0_3_reg_3117),
    .din7(inp2_buf_3_1_3_reg_3105),
    .din8(inp2_buf_4_0_3_reg_3093),
    .din9(inp2_buf_4_1_3_reg_3081),
    .din10(inp2_buf_5_0_3_reg_3069),
    .din11(inp2_buf_5_1_3_reg_3057),
    .din12(inp2_buf_6_0_3_reg_3045),
    .din13(inp2_buf_6_1_3_reg_3033),
    .din14(inp2_buf_7_0_3_reg_3021),
    .din15(inp2_buf_7_1_3_reg_3009),
    .din16(inp2_buf_8_0_3_reg_2997),
    .din17(inp2_buf_8_1_3_reg_2985),
    .din18(inp2_buf_9_0_3_reg_2973),
    .din19(inp2_buf_9_1_3_reg_2961),
    .din20(inp2_buf_10_0_3_reg_2949),
    .din21(inp2_buf_10_1_3_reg_2937),
    .din22(inp2_buf_11_0_3_reg_2925),
    .din23(inp2_buf_11_1_3_reg_2913),
    .din24(inp2_buf_12_0_3_reg_2901),
    .din25(inp2_buf_12_1_3_reg_2889),
    .din26(inp2_buf_13_0_3_reg_2877),
    .din27(inp2_buf_13_1_3_reg_2865),
    .din28(inp2_buf_14_0_3_reg_2853),
    .din29(inp2_buf_14_1_3_reg_2841),
    .din30(inp2_buf_15_0_3_reg_2829),
    .din31(inp2_buf_15_1_3_reg_2817),
    .din32(tmp_5_fu_4563_p33),
    .dout(tmp_5_fu_4563_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3359_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3359_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond3_fu_3747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state22) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((exitcond_fu_3995_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state22))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state22);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((exitcond_fu_3995_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((1'b0 == ap_block_state2_io)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_ARREADY)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            if ((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_AWREADY)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_2672)) begin
            if ((1'b0 == ap_block_pp2_stage0_11001)) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
            end else if (((1'b1 == BUS_DST_WREADY) & (1'b0 == ap_block_pp2_stage0_01001))) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_SRC_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((1'b0 == ap_block_state2_io)) begin
                ap_reg_ioackin_BUS_SRC_ARREADY <= 1'b0;
            end else if ((1'b1 == BUS_SRC_ARREADY)) begin
                ap_reg_ioackin_BUS_SRC_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_reg_704 <= i_1_reg_4842;
    end else if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_reg_704 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_3995_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvar1_reg_3212 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_fu_4527_p2 == 1'd0))) begin
        indvar1_reg_3212 <= indvar_next1_fu_4533_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar8_reg_726 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_fu_3747_p2 == 1'd0))) begin
        indvar8_reg_726 <= indvar_next9_fu_3753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3371_p2 == 1'd0))) begin
        indvar_reg_715 <= indvar_next_fu_3377_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3359_p2 == 1'd0))) begin
        indvar_reg_715 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_0_0_1_reg_1078 <= inp2_buf_0_0_reg_692;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_0_0_1_reg_1078 <= ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_0_0_s_reg_3189 <= inp2_buf_0_0_1_reg_1078;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_0_0_s_reg_3189 <= inp2_buf_0_1_8_fu_4341_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_0_1_1_reg_1067 <= inp2_buf_0_1_reg_680;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_0_1_1_reg_1067 <= ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_0_1_3_reg_3177 <= inp2_buf_0_1_1_reg_1067;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_0_1_3_reg_3177 <= inp2_buf_0_1_4_fu_4335_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_10_0_1_reg_858 <= inp2_buf_10_0_reg_452;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_10_0_1_reg_858 <= ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_10_0_3_reg_2949 <= inp2_buf_10_0_1_reg_858;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_10_0_3_reg_2949 <= inp2_buf_10_1_8_fu_4461_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_10_1_1_reg_847 <= inp2_buf_10_1_reg_440;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_10_1_1_reg_847 <= ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_10_1_3_reg_2937 <= inp2_buf_10_1_1_reg_847;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_10_1_3_reg_2937 <= inp2_buf_10_1_4_fu_4455_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_11_0_1_reg_836 <= inp2_buf_11_0_reg_428;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_11_0_1_reg_836 <= ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_11_0_3_reg_2925 <= inp2_buf_11_0_1_reg_836;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_11_0_3_reg_2925 <= inp2_buf_11_1_8_fu_4473_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_11_1_1_reg_825 <= inp2_buf_11_1_reg_416;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_11_1_1_reg_825 <= ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_11_1_3_reg_2913 <= inp2_buf_11_1_1_reg_825;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_11_1_3_reg_2913 <= inp2_buf_11_1_4_fu_4467_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_12_0_1_reg_814 <= inp2_buf_12_0_reg_404;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_12_0_1_reg_814 <= ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_12_0_3_reg_2901 <= inp2_buf_12_0_1_reg_814;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_12_0_3_reg_2901 <= inp2_buf_12_1_8_fu_4485_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_12_1_1_reg_803 <= inp2_buf_12_1_reg_392;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_12_1_1_reg_803 <= ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_12_1_3_reg_2889 <= inp2_buf_12_1_1_reg_803;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_12_1_3_reg_2889 <= inp2_buf_12_1_4_fu_4479_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_13_0_1_reg_792 <= inp2_buf_13_0_reg_380;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_13_0_1_reg_792 <= ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_13_0_3_reg_2877 <= inp2_buf_13_0_1_reg_792;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_13_0_3_reg_2877 <= inp2_buf_13_1_8_fu_4497_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_13_1_1_reg_781 <= inp2_buf_13_1_reg_368;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_13_1_1_reg_781 <= ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_13_1_3_reg_2865 <= inp2_buf_13_1_1_reg_781;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_13_1_3_reg_2865 <= inp2_buf_13_1_4_fu_4491_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_14_0_1_reg_770 <= inp2_buf_14_0_reg_356;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_14_0_1_reg_770 <= ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_14_0_3_reg_2853 <= inp2_buf_14_0_1_reg_770;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_14_0_3_reg_2853 <= inp2_buf_14_1_8_fu_4509_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_14_1_1_reg_759 <= inp2_buf_14_1_reg_344;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_14_1_1_reg_759 <= ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_14_1_3_reg_2841 <= inp2_buf_14_1_1_reg_759;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_14_1_3_reg_2841 <= inp2_buf_14_1_4_fu_4503_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_15_0_1_reg_748 <= inp2_buf_15_0_reg_332;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_15_0_1_reg_748 <= ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_15_0_3_reg_2829 <= inp2_buf_15_0_1_reg_748;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_15_0_3_reg_2829 <= inp2_buf_15_1_24_fu_4521_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_15_1_1_reg_737 <= inp2_buf_15_1_reg_320;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_15_1_1_reg_737 <= ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_15_1_3_reg_2817 <= inp2_buf_15_1_1_reg_737;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_15_1_3_reg_2817 <= inp2_buf_15_1_4_fu_4515_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_1_0_1_reg_1056 <= inp2_buf_1_0_reg_668;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_1_0_1_reg_1056 <= ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_1_0_3_reg_3165 <= inp2_buf_1_0_1_reg_1056;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_1_0_3_reg_3165 <= inp2_buf_1_1_8_fu_4353_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_1_1_1_reg_1045 <= inp2_buf_1_1_reg_656;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_1_1_1_reg_1045 <= ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_1_1_3_reg_3153 <= inp2_buf_1_1_1_reg_1045;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_1_1_3_reg_3153 <= inp2_buf_1_1_4_fu_4347_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_2_0_1_reg_1034 <= inp2_buf_2_0_reg_644;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_2_0_1_reg_1034 <= ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_2_0_3_reg_3141 <= inp2_buf_2_0_1_reg_1034;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_2_0_3_reg_3141 <= inp2_buf_2_1_8_fu_4365_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_2_1_1_reg_1023 <= inp2_buf_2_1_reg_632;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_2_1_1_reg_1023 <= ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_2_1_3_reg_3129 <= inp2_buf_2_1_1_reg_1023;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_2_1_3_reg_3129 <= inp2_buf_2_1_4_fu_4359_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_3_0_1_reg_1012 <= inp2_buf_3_0_reg_620;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_3_0_1_reg_1012 <= ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_3_0_3_reg_3117 <= inp2_buf_3_0_1_reg_1012;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_3_0_3_reg_3117 <= inp2_buf_3_1_8_fu_4377_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_3_1_1_reg_1001 <= inp2_buf_3_1_reg_608;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_3_1_1_reg_1001 <= ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_3_1_3_reg_3105 <= inp2_buf_3_1_1_reg_1001;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_3_1_3_reg_3105 <= inp2_buf_3_1_4_fu_4371_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_4_0_1_reg_990 <= inp2_buf_4_0_reg_596;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_4_0_1_reg_990 <= ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_4_0_3_reg_3093 <= inp2_buf_4_0_1_reg_990;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_4_0_3_reg_3093 <= inp2_buf_4_1_8_fu_4389_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_4_1_1_reg_979 <= inp2_buf_4_1_reg_584;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_4_1_1_reg_979 <= ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_4_1_3_reg_3081 <= inp2_buf_4_1_1_reg_979;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_4_1_3_reg_3081 <= inp2_buf_4_1_4_fu_4383_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_5_0_1_reg_968 <= inp2_buf_5_0_reg_572;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_5_0_1_reg_968 <= ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_5_0_3_reg_3069 <= inp2_buf_5_0_1_reg_968;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_5_0_3_reg_3069 <= inp2_buf_5_1_8_fu_4401_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_5_1_1_reg_957 <= inp2_buf_5_1_reg_560;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_5_1_1_reg_957 <= ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_5_1_3_reg_3057 <= inp2_buf_5_1_1_reg_957;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_5_1_3_reg_3057 <= inp2_buf_5_1_4_fu_4395_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_6_0_1_reg_946 <= inp2_buf_6_0_reg_548;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_6_0_1_reg_946 <= ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_6_0_3_reg_3045 <= inp2_buf_6_0_1_reg_946;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_6_0_3_reg_3045 <= inp2_buf_6_1_8_fu_4413_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_6_1_1_reg_935 <= inp2_buf_6_1_reg_536;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_6_1_1_reg_935 <= ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_6_1_3_reg_3033 <= inp2_buf_6_1_1_reg_935;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_6_1_3_reg_3033 <= inp2_buf_6_1_4_fu_4407_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_7_0_1_reg_924 <= inp2_buf_7_0_reg_524;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_7_0_1_reg_924 <= ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_7_0_3_reg_3021 <= inp2_buf_7_0_1_reg_924;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_7_0_3_reg_3021 <= inp2_buf_7_1_8_fu_4425_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_7_1_1_reg_913 <= inp2_buf_7_1_reg_512;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_7_1_1_reg_913 <= ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_7_1_3_reg_3009 <= inp2_buf_7_1_1_reg_913;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_7_1_3_reg_3009 <= inp2_buf_7_1_4_fu_4419_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_8_0_1_reg_902 <= inp2_buf_8_0_reg_500;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_8_0_1_reg_902 <= ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_8_0_3_reg_2997 <= inp2_buf_8_0_1_reg_902;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_8_0_3_reg_2997 <= inp2_buf_8_1_8_fu_4437_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_8_1_1_reg_891 <= inp2_buf_8_1_reg_488;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_8_1_1_reg_891 <= ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_8_1_3_reg_2985 <= inp2_buf_8_1_1_reg_891;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_8_1_3_reg_2985 <= inp2_buf_8_1_4_fu_4431_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_9_0_1_reg_880 <= inp2_buf_9_0_reg_476;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_9_0_1_reg_880 <= ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_9_0_3_reg_2973 <= inp2_buf_9_0_1_reg_880;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_9_0_3_reg_2973 <= inp2_buf_9_1_8_fu_4449_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_9_1_1_reg_869 <= inp2_buf_9_1_reg_464;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_9_1_1_reg_869 <= ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_9_1_3_reg_2961 <= inp2_buf_9_1_1_reg_869;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_9_1_3_reg_2961 <= inp2_buf_9_1_4_fu_4443_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        k_reg_3201 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        k_reg_3201 <= k_1_s_reg_5217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        BUS_DST_addr_reg_4831[61 : 0] <= tmp_2_fu_3349_p1[61 : 0];
        BUS_SRC_addr_reg_4825[61 : 0] <= tmp_fu_3329_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_tmp_1_reg_4856 <= tmp_1_reg_4856;
        ap_reg_pp0_iter1_tmp_3_reg_4860 <= tmp_3_reg_4860;
        inp1_buf_0_0_reg_4896 <= BUS_SRC_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond3_reg_4932 <= exitcond3_reg_4932;
        ap_reg_pp1_iter1_tmp_4_reg_4941 <= tmp_4_reg_4941;
        ap_reg_pp1_iter1_tmp_6_reg_4945 <= tmp_6_reg_4945;
        exitcond3_reg_4932 <= exitcond3_fu_3747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond4_reg_5478 <= exitcond4_fu_4527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_1_reg_4842 <= i_1_fu_3365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_2_fu_146 <= inp1_buf_0_1_4_fu_3709_p3;
        inp1_buf_0_1_33_fu_150 <= inp1_buf_0_1_3_fu_3703_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_34_fu_154 <= inp1_buf_0_1_6_fu_3687_p3;
        inp1_buf_0_1_35_fu_158 <= inp1_buf_0_1_5_fu_3681_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_36_fu_162 <= inp1_buf_0_1_8_fu_3665_p3;
        inp1_buf_0_1_37_fu_166 <= inp1_buf_0_1_7_fu_3659_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_38_fu_170 <= inp1_buf_0_1_65_fu_3643_p3;
        inp1_buf_0_1_39_fu_174 <= inp1_buf_0_1_9_fu_3637_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_40_fu_178 <= inp1_buf_0_1_67_fu_3621_p3;
        inp1_buf_0_1_41_fu_182 <= inp1_buf_0_1_66_fu_3615_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_42_fu_186 <= inp1_buf_0_1_69_fu_3599_p3;
        inp1_buf_0_1_43_fu_190 <= inp1_buf_0_1_68_fu_3593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_44_fu_194 <= inp1_buf_0_1_71_fu_3577_p3;
        inp1_buf_0_1_45_fu_198 <= inp1_buf_0_1_70_fu_3571_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_46_fu_202 <= inp1_buf_0_1_73_fu_3555_p3;
        inp1_buf_0_1_47_fu_206 <= inp1_buf_0_1_72_fu_3549_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_48_fu_210 <= inp1_buf_0_1_75_fu_3533_p3;
        inp1_buf_0_1_49_fu_214 <= inp1_buf_0_1_74_fu_3527_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_50_fu_218 <= inp1_buf_0_1_77_fu_3511_p3;
        inp1_buf_0_1_51_fu_222 <= inp1_buf_0_1_76_fu_3505_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_52_fu_226 <= inp1_buf_0_1_79_fu_3489_p3;
        inp1_buf_0_1_53_fu_230 <= inp1_buf_0_1_78_fu_3483_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_54_fu_234 <= inp1_buf_0_1_81_fu_3467_p3;
        inp1_buf_0_1_55_fu_238 <= inp1_buf_0_1_80_fu_3461_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_56_fu_242 <= inp1_buf_0_1_83_fu_3445_p3;
        inp1_buf_0_1_57_fu_246 <= inp1_buf_0_1_82_fu_3439_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_58_fu_250 <= inp1_buf_0_1_85_fu_3423_p3;
        inp1_buf_0_1_59_fu_254 <= inp1_buf_0_1_84_fu_3417_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_60_fu_258 <= inp1_buf_0_1_87_fu_3401_p3;
        inp1_buf_0_1_61_fu_262 <= inp1_buf_0_1_86_fu_3395_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4856 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_62_fu_266 <= inp1_buf_0_1_1_fu_3731_p3;
        inp1_buf_0_1_63_fu_270 <= inp1_buf_0_1_fu_3725_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (exitcond_fu_3995_p2 == 1'd0))) begin
        inp1_buf_load_0_phi_reg_5057 <= inp1_buf_load_0_phi_fu_4009_p3;
        inp1_buf_load_10_phi_reg_5157 <= inp1_buf_load_10_phi_fu_4169_p3;
        inp1_buf_load_11_phi_reg_5167 <= inp1_buf_load_11_phi_fu_4185_p3;
        inp1_buf_load_12_phi_reg_5177 <= inp1_buf_load_12_phi_fu_4201_p3;
        inp1_buf_load_13_phi_reg_5187 <= inp1_buf_load_13_phi_fu_4217_p3;
        inp1_buf_load_14_phi_reg_5197 <= inp1_buf_load_14_phi_fu_4233_p3;
        inp1_buf_load_15_phi_reg_5207 <= inp1_buf_load_15_phi_fu_4249_p3;
        inp1_buf_load_1_phi_reg_5067 <= inp1_buf_load_1_phi_fu_4025_p3;
        inp1_buf_load_2_phi_reg_5077 <= inp1_buf_load_2_phi_fu_4041_p3;
        inp1_buf_load_3_phi_reg_5087 <= inp1_buf_load_3_phi_fu_4057_p3;
        inp1_buf_load_4_phi_reg_5097 <= inp1_buf_load_4_phi_fu_4073_p3;
        inp1_buf_load_5_phi_reg_5107 <= inp1_buf_load_5_phi_fu_4089_p3;
        inp1_buf_load_6_phi_reg_5117 <= inp1_buf_load_6_phi_fu_4105_p3;
        inp1_buf_load_7_phi_reg_5127 <= inp1_buf_load_7_phi_fu_4121_p3;
        inp1_buf_load_8_phi_reg_5137 <= inp1_buf_load_8_phi_fu_4137_p3;
        inp1_buf_load_9_phi_reg_5147 <= inp1_buf_load_9_phi_fu_4153_p3;
        inp2_buf_load_0_phi_reg_5062 <= inp2_buf_load_0_phi_fu_4017_p3;
        inp2_buf_load_10_phi_reg_5162 <= inp2_buf_load_10_phi_fu_4177_p3;
        inp2_buf_load_11_phi_reg_5172 <= inp2_buf_load_11_phi_fu_4193_p3;
        inp2_buf_load_124_ph_reg_5182 <= inp2_buf_load_124_ph_fu_4209_p3;
        inp2_buf_load_12_phi_reg_5072 <= inp2_buf_load_12_phi_fu_4033_p3;
        inp2_buf_load_13_phi_reg_5192 <= inp2_buf_load_13_phi_fu_4225_p3;
        inp2_buf_load_14_phi_reg_5202 <= inp2_buf_load_14_phi_fu_4241_p3;
        inp2_buf_load_15_phi_reg_5212 <= inp2_buf_load_15_phi_fu_4257_p3;
        inp2_buf_load_2_phi_reg_5082 <= inp2_buf_load_2_phi_fu_4049_p3;
        inp2_buf_load_3_phi_reg_5092 <= inp2_buf_load_3_phi_fu_4065_p3;
        inp2_buf_load_4_phi_reg_5102 <= inp2_buf_load_4_phi_fu_4081_p3;
        inp2_buf_load_5_phi_reg_5112 <= inp2_buf_load_5_phi_fu_4097_p3;
        inp2_buf_load_6_phi_reg_5122 <= inp2_buf_load_6_phi_fu_4113_p3;
        inp2_buf_load_7_phi_reg_5132 <= inp2_buf_load_7_phi_fu_4129_p3;
        inp2_buf_load_8_phi_reg_5142 <= inp2_buf_load_8_phi_fu_4145_p3;
        inp2_buf_load_9_phi_reg_5152 <= inp2_buf_load_9_phi_fu_4161_p3;
        k_1_s_reg_5217 <= k_1_s_fu_4265_p2;
        tmp_7_reg_5021 <= k_reg_3201[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        inp2_buf_0_0_reg_692 <= inp2_buf_0_0_s_reg_3189;
        inp2_buf_0_1_reg_680 <= inp2_buf_0_1_3_reg_3177;
        inp2_buf_10_0_reg_452 <= inp2_buf_10_0_3_reg_2949;
        inp2_buf_10_1_reg_440 <= inp2_buf_10_1_3_reg_2937;
        inp2_buf_11_0_reg_428 <= inp2_buf_11_0_3_reg_2925;
        inp2_buf_11_1_reg_416 <= inp2_buf_11_1_3_reg_2913;
        inp2_buf_12_0_reg_404 <= inp2_buf_12_0_3_reg_2901;
        inp2_buf_12_1_reg_392 <= inp2_buf_12_1_3_reg_2889;
        inp2_buf_13_0_reg_380 <= inp2_buf_13_0_3_reg_2877;
        inp2_buf_13_1_reg_368 <= inp2_buf_13_1_3_reg_2865;
        inp2_buf_14_0_reg_356 <= inp2_buf_14_0_3_reg_2853;
        inp2_buf_14_1_reg_344 <= inp2_buf_14_1_3_reg_2841;
        inp2_buf_15_0_reg_332 <= inp2_buf_15_0_3_reg_2829;
        inp2_buf_15_1_reg_320 <= inp2_buf_15_1_3_reg_2817;
        inp2_buf_1_0_reg_668 <= inp2_buf_1_0_3_reg_3165;
        inp2_buf_1_1_reg_656 <= inp2_buf_1_1_3_reg_3153;
        inp2_buf_2_0_reg_644 <= inp2_buf_2_0_3_reg_3141;
        inp2_buf_2_1_reg_632 <= inp2_buf_2_1_3_reg_3129;
        inp2_buf_3_0_reg_620 <= inp2_buf_3_0_3_reg_3117;
        inp2_buf_3_1_reg_608 <= inp2_buf_3_1_3_reg_3105;
        inp2_buf_4_0_reg_596 <= inp2_buf_4_0_3_reg_3093;
        inp2_buf_4_1_reg_584 <= inp2_buf_4_1_3_reg_3081;
        inp2_buf_5_0_reg_572 <= inp2_buf_5_0_3_reg_3069;
        inp2_buf_5_1_reg_560 <= inp2_buf_5_1_3_reg_3057;
        inp2_buf_6_0_reg_548 <= inp2_buf_6_0_3_reg_3045;
        inp2_buf_6_1_reg_536 <= inp2_buf_6_1_3_reg_3033;
        inp2_buf_7_0_reg_524 <= inp2_buf_7_0_3_reg_3021;
        inp2_buf_7_1_reg_512 <= inp2_buf_7_1_3_reg_3009;
        inp2_buf_8_0_reg_500 <= inp2_buf_8_0_3_reg_2997;
        inp2_buf_8_1_reg_488 <= inp2_buf_8_1_3_reg_2985;
        inp2_buf_9_0_reg_476 <= inp2_buf_9_0_3_reg_2973;
        inp2_buf_9_1_reg_464 <= inp2_buf_9_1_3_reg_2961;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_reg_4932 == 1'd0))) begin
        inp2_buf_0_1_10_reg_4981 <= BUS_DST_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inp2_buf_0_1_9_reg_5222 <= grp_fu_4271_p2;
        inp2_buf_10_1_9_reg_5282 <= grp_fu_4311_p2;
        inp2_buf_11_1_9_reg_5288 <= grp_fu_4315_p2;
        inp2_buf_12_1_9_reg_5294 <= grp_fu_4319_p2;
        inp2_buf_13_1_9_reg_5300 <= grp_fu_4323_p2;
        inp2_buf_14_1_9_reg_5306 <= grp_fu_4327_p2;
        inp2_buf_15_1_25_reg_5312 <= grp_fu_4331_p2;
        inp2_buf_1_1_9_reg_5228 <= grp_fu_4275_p2;
        inp2_buf_2_1_9_reg_5234 <= grp_fu_4279_p2;
        inp2_buf_3_1_9_reg_5240 <= grp_fu_4283_p2;
        inp2_buf_4_1_9_reg_5246 <= grp_fu_4287_p2;
        inp2_buf_5_1_9_reg_5252 <= grp_fu_4291_p2;
        inp2_buf_6_1_9_reg_5258 <= grp_fu_4295_p2;
        inp2_buf_7_1_9_reg_5264 <= grp_fu_4299_p2;
        inp2_buf_8_1_9_reg_5270 <= grp_fu_4303_p2;
        inp2_buf_9_1_9_reg_5276 <= grp_fu_4307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3371_p2 == 1'd0))) begin
        tmp_1_reg_4856 <= tmp_1_fu_3383_p1;
        tmp_3_reg_4860 <= indvar_reg_715[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_fu_3747_p2 == 1'd0))) begin
        tmp_4_reg_4941 <= tmp_4_fu_3759_p1;
        tmp_6_reg_4945 <= indvar8_reg_726[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_fu_4527_p2 == 1'd0))) begin
        tmp_5_reg_5487 <= tmp_5_fu_4563_p34;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_DST_ARVALID = 1'b1;
    end else begin
        BUS_DST_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
        BUS_DST_AWVALID = 1'b1;
    end else begin
        BUS_DST_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
        BUS_DST_BREADY = 1'b1;
    end else begin
        BUS_DST_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_reg_4932 == 1'd0))) begin
        BUS_DST_RREADY = 1'b1;
    end else begin
        BUS_DST_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_WREADY == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_reg_5478 == 1'd0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        BUS_DST_WVALID = 1'b1;
    end else begin
        BUS_DST_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        BUS_DST_blk_n_AR = m_axi_BUS_DST_ARREADY;
    end else begin
        BUS_DST_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        BUS_DST_blk_n_AW = m_axi_BUS_DST_AWREADY;
    end else begin
        BUS_DST_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        BUS_DST_blk_n_B = m_axi_BUS_DST_BVALID;
    end else begin
        BUS_DST_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        BUS_DST_blk_n_R = m_axi_BUS_DST_RVALID;
    end else begin
        BUS_DST_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (exitcond4_reg_5478 == 1'd0))) begin
        BUS_DST_blk_n_W = m_axi_BUS_DST_WREADY;
    end else begin
        BUS_DST_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_SRC_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_SRC_ARVALID = 1'b1;
    end else begin
        BUS_SRC_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BUS_SRC_RREADY = 1'b1;
    end else begin
        BUS_SRC_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        BUS_SRC_blk_n_AR = m_axi_BUS_SRC_ARREADY;
    end else begin
        BUS_SRC_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BUS_SRC_blk_n_R = m_axi_BUS_SRC_RVALID;
    end else begin
        BUS_SRC_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond2_fu_3371_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond4_fu_4527_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32 = inp2_buf_15_1_8_fu_3974_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32 = inp2_buf_0_0_1_reg_1078;
    end else begin
        ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32 = ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2763;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32 = inp2_buf_0_1_5_fu_3967_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32 = inp2_buf_0_1_1_reg_1067;
    end else begin
        ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32 = ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2709;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32 = inp2_buf_15_1_18_fu_3834_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32 = inp2_buf_10_0_1_reg_858;
    end else begin
        ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32 = ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1683;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32 = inp2_buf_10_1_5_fu_3827_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32 = inp2_buf_10_1_1_reg_847;
    end else begin
        ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32 = ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1629;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32 = inp2_buf_15_1_19_fu_3820_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32 = inp2_buf_11_0_1_reg_836;
    end else begin
        ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32 = ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1575;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32 = inp2_buf_11_1_5_fu_3813_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32 = inp2_buf_11_1_1_reg_825;
    end else begin
        ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32 = ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1521;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32 = inp2_buf_15_1_20_fu_3806_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32 = inp2_buf_12_0_1_reg_814;
    end else begin
        ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32 = ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1467;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32 = inp2_buf_12_1_5_fu_3799_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32 = inp2_buf_12_1_1_reg_803;
    end else begin
        ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32 = ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1413;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32 = inp2_buf_15_1_21_fu_3792_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32 = inp2_buf_13_0_1_reg_792;
    end else begin
        ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32 = ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1359;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32 = inp2_buf_13_1_5_fu_3785_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32 = inp2_buf_13_1_1_reg_781;
    end else begin
        ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32 = ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1305;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32 = inp2_buf_15_1_22_fu_3778_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32 = inp2_buf_14_0_1_reg_770;
    end else begin
        ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32 = ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1251;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32 = inp2_buf_14_1_5_fu_3771_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32 = inp2_buf_14_1_1_reg_759;
    end else begin
        ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32 = ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1197;
    end
end

always @ (*) begin
    if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32 = inp2_buf_15_0_1_reg_748;
    end else if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32 = inp2_buf_15_1_7_fu_3988_p3;
    end else begin
        ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32 = ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1143;
    end
end

always @ (*) begin
    if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32 = inp2_buf_15_1_1_reg_737;
    end else if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32 = inp2_buf_15_1_5_fu_3981_p3;
    end else begin
        ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32 = ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1089;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32 = inp2_buf_15_1_9_fu_3960_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32 = inp2_buf_1_0_1_reg_1056;
    end else begin
        ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32 = ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2655;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32 = inp2_buf_1_1_5_fu_3953_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32 = inp2_buf_1_1_1_reg_1045;
    end else begin
        ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32 = ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2601;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32 = inp2_buf_15_1_10_fu_3946_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32 = inp2_buf_2_0_1_reg_1034;
    end else begin
        ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32 = ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2547;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32 = inp2_buf_2_1_5_fu_3939_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32 = inp2_buf_2_1_1_reg_1023;
    end else begin
        ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32 = ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2493;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32 = inp2_buf_15_1_11_fu_3932_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32 = inp2_buf_3_0_1_reg_1012;
    end else begin
        ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32 = ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2439;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32 = inp2_buf_3_1_5_fu_3925_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32 = inp2_buf_3_1_1_reg_1001;
    end else begin
        ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32 = ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2385;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32 = inp2_buf_15_1_12_fu_3918_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32 = inp2_buf_4_0_1_reg_990;
    end else begin
        ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32 = ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2331;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32 = inp2_buf_4_1_5_fu_3911_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32 = inp2_buf_4_1_1_reg_979;
    end else begin
        ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32 = ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2277;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32 = inp2_buf_15_1_13_fu_3904_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32 = inp2_buf_5_0_1_reg_968;
    end else begin
        ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32 = ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2223;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32 = inp2_buf_5_1_5_fu_3897_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32 = inp2_buf_5_1_1_reg_957;
    end else begin
        ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32 = ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2169;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32 = inp2_buf_15_1_14_fu_3890_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32 = inp2_buf_6_0_1_reg_946;
    end else begin
        ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32 = ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2115;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32 = inp2_buf_6_1_5_fu_3883_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32 = inp2_buf_6_1_1_reg_935;
    end else begin
        ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32 = ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2061;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32 = inp2_buf_15_1_15_fu_3876_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32 = inp2_buf_7_0_1_reg_924;
    end else begin
        ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32 = ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2007;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32 = inp2_buf_7_1_5_fu_3869_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32 = inp2_buf_7_1_1_reg_913;
    end else begin
        ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32 = ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1953;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32 = inp2_buf_15_1_16_fu_3862_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32 = inp2_buf_8_0_1_reg_902;
    end else begin
        ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32 = ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1899;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32 = inp2_buf_8_1_5_fu_3855_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32 = inp2_buf_8_1_1_reg_891;
    end else begin
        ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32 = ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1845;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32 = inp2_buf_15_1_17_fu_3848_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32 = inp2_buf_9_0_1_reg_880;
    end else begin
        ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32 = ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1791;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32 = inp2_buf_9_1_5_fu_3841_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4941 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4932 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32 = inp2_buf_9_1_1_reg_869;
    end else begin
        ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32 = ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1737;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_ARREADY = BUS_DST_ARREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_AWREADY = BUS_DST_AWREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_WREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_WREADY = BUS_DST_WREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_SRC_ARREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_SRC_ARREADY = BUS_SRC_ARREADY;
    end else begin
        ap_sig_ioackin_BUS_SRC_ARREADY = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3359_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3371_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3371_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((exitcond_fu_3995_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond4_fu_4527_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond4_fu_4527_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == BUS_SRC_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == BUS_SRC_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_4932 == 1'd0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_4932 == 1'd0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = (1'b0 == BUS_SRC_RVALID);
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp1_stage0_iter1 = ((1'b0 == BUS_DST_RVALID) & (exitcond3_reg_4932 == 1'd0));
end

assign ap_block_state16_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_io = ((ap_sig_ioackin_BUS_DST_WREADY == 1'b0) & (exitcond4_reg_5478 == 1'd0));
end

assign ap_block_state23_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((ap_sig_ioackin_BUS_DST_ARREADY == 1'b0) | (ap_sig_ioackin_BUS_SRC_ARREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2672 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_reg_5478 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2763 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2709 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1683 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1629 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1575 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1521 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1467 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1413 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1359 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1305 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1251 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1197 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1143 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1089 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2655 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2601 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2547 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2493 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2439 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2385 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2331 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2277 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2223 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2169 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2115 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2061 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2007 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1953 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1899 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1845 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1791 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1737 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_3359_p2 = ((i_reg_704 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond2_fu_3371_p2 = ((indvar_reg_715 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond3_fu_3747_p2 = ((indvar8_reg_726 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond4_fu_4527_p2 = ((indvar1_reg_3212 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond_fu_3995_p2 = ((k_reg_3201 == 6'd32) ? 1'b1 : 1'b0);

assign i_1_fu_3365_p2 = (i_reg_704 + 2'd1);

assign indvar_next1_fu_4533_p2 = (indvar1_reg_3212 + 6'd1);

assign indvar_next9_fu_3753_p2 = (indvar8_reg_726 + 6'd1);

assign indvar_next_fu_3377_p2 = (indvar_reg_715 + 6'd1);

assign inp1_buf_0_1_1_fu_3731_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_62_fu_266 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_3_fu_3703_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_33_fu_150);

assign inp1_buf_0_1_4_fu_3709_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_2_fu_146 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_5_fu_3681_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_35_fu_158);

assign inp1_buf_0_1_65_fu_3643_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_38_fu_170 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_66_fu_3615_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_41_fu_182);

assign inp1_buf_0_1_67_fu_3621_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_40_fu_178 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_68_fu_3593_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_43_fu_190);

assign inp1_buf_0_1_69_fu_3599_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_42_fu_186 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_6_fu_3687_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_34_fu_154 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_70_fu_3571_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_45_fu_198);

assign inp1_buf_0_1_71_fu_3577_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_44_fu_194 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_72_fu_3549_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_47_fu_206);

assign inp1_buf_0_1_73_fu_3555_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_46_fu_202 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_74_fu_3527_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_49_fu_214);

assign inp1_buf_0_1_75_fu_3533_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_48_fu_210 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_76_fu_3505_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_51_fu_222);

assign inp1_buf_0_1_77_fu_3511_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_50_fu_218 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_78_fu_3483_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_53_fu_230);

assign inp1_buf_0_1_79_fu_3489_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_52_fu_226 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_7_fu_3659_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_37_fu_166);

assign inp1_buf_0_1_80_fu_3461_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_55_fu_238);

assign inp1_buf_0_1_81_fu_3467_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_54_fu_234 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_82_fu_3439_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_57_fu_246);

assign inp1_buf_0_1_83_fu_3445_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_56_fu_242 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_84_fu_3417_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_59_fu_254);

assign inp1_buf_0_1_85_fu_3423_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_58_fu_250 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_86_fu_3395_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_61_fu_262);

assign inp1_buf_0_1_87_fu_3401_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_60_fu_258 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_8_fu_3665_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_1_36_fu_162 : inp1_buf_0_0_reg_4896);

assign inp1_buf_0_1_9_fu_3637_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_39_fu_174);

assign inp1_buf_0_1_fu_3725_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4860[0:0] === 1'b1) ? inp1_buf_0_0_reg_4896 : inp1_buf_0_1_63_fu_270);

assign inp1_buf_load_0_phi_fu_4009_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_33_fu_150 : inp1_buf_0_1_2_fu_146);

assign inp1_buf_load_10_phi_fu_4169_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_53_fu_230 : inp1_buf_0_1_52_fu_226);

assign inp1_buf_load_11_phi_fu_4185_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_55_fu_238 : inp1_buf_0_1_54_fu_234);

assign inp1_buf_load_12_phi_fu_4201_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_57_fu_246 : inp1_buf_0_1_56_fu_242);

assign inp1_buf_load_13_phi_fu_4217_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_59_fu_254 : inp1_buf_0_1_58_fu_250);

assign inp1_buf_load_14_phi_fu_4233_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_61_fu_262 : inp1_buf_0_1_60_fu_258);

assign inp1_buf_load_15_phi_fu_4249_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_63_fu_270 : inp1_buf_0_1_62_fu_266);

assign inp1_buf_load_1_phi_fu_4025_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_35_fu_158 : inp1_buf_0_1_34_fu_154);

assign inp1_buf_load_2_phi_fu_4041_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_37_fu_166 : inp1_buf_0_1_36_fu_162);

assign inp1_buf_load_3_phi_fu_4057_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_39_fu_174 : inp1_buf_0_1_38_fu_170);

assign inp1_buf_load_4_phi_fu_4073_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_41_fu_182 : inp1_buf_0_1_40_fu_178);

assign inp1_buf_load_5_phi_fu_4089_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_43_fu_190 : inp1_buf_0_1_42_fu_186);

assign inp1_buf_load_6_phi_fu_4105_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_45_fu_198 : inp1_buf_0_1_44_fu_194);

assign inp1_buf_load_7_phi_fu_4121_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_47_fu_206 : inp1_buf_0_1_46_fu_202);

assign inp1_buf_load_8_phi_fu_4137_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_49_fu_214 : inp1_buf_0_1_48_fu_210);

assign inp1_buf_load_9_phi_fu_4153_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp1_buf_0_1_51_fu_222 : inp1_buf_0_1_50_fu_218);

assign inp2_buf_0_1_4_fu_4335_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_0_1_9_reg_5222 : inp2_buf_0_1_3_reg_3177);

assign inp2_buf_0_1_5_fu_3967_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_0_1_1_reg_1067);

assign inp2_buf_0_1_8_fu_4341_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_0_0_s_reg_3189 : inp2_buf_0_1_9_reg_5222);

assign inp2_buf_10_1_4_fu_4455_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_10_1_9_reg_5282 : inp2_buf_10_1_3_reg_2937);

assign inp2_buf_10_1_5_fu_3827_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_10_1_1_reg_847);

assign inp2_buf_10_1_8_fu_4461_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_10_0_3_reg_2949 : inp2_buf_10_1_9_reg_5282);

assign inp2_buf_11_1_4_fu_4467_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_11_1_9_reg_5288 : inp2_buf_11_1_3_reg_2913);

assign inp2_buf_11_1_5_fu_3813_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_11_1_1_reg_825);

assign inp2_buf_11_1_8_fu_4473_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_11_0_3_reg_2925 : inp2_buf_11_1_9_reg_5288);

assign inp2_buf_12_1_4_fu_4479_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_12_1_9_reg_5294 : inp2_buf_12_1_3_reg_2889);

assign inp2_buf_12_1_5_fu_3799_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_12_1_1_reg_803);

assign inp2_buf_12_1_8_fu_4485_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_12_0_3_reg_2901 : inp2_buf_12_1_9_reg_5294);

assign inp2_buf_13_1_4_fu_4491_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_13_1_9_reg_5300 : inp2_buf_13_1_3_reg_2865);

assign inp2_buf_13_1_5_fu_3785_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_13_1_1_reg_781);

assign inp2_buf_13_1_8_fu_4497_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_13_0_3_reg_2877 : inp2_buf_13_1_9_reg_5300);

assign inp2_buf_14_1_4_fu_4503_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_14_1_9_reg_5306 : inp2_buf_14_1_3_reg_2841);

assign inp2_buf_14_1_5_fu_3771_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_14_1_1_reg_759);

assign inp2_buf_14_1_8_fu_4509_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_14_0_3_reg_2853 : inp2_buf_14_1_9_reg_5306);

assign inp2_buf_15_1_10_fu_3946_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_2_0_1_reg_1034 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_11_fu_3932_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_3_0_1_reg_1012 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_12_fu_3918_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_4_0_1_reg_990 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_13_fu_3904_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_5_0_1_reg_968 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_14_fu_3890_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_6_0_1_reg_946 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_15_fu_3876_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_7_0_1_reg_924 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_16_fu_3862_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_8_0_1_reg_902 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_17_fu_3848_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_9_0_1_reg_880 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_18_fu_3834_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_10_0_1_reg_858 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_19_fu_3820_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_11_0_1_reg_836 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_20_fu_3806_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_12_0_1_reg_814 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_21_fu_3792_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_13_0_1_reg_792 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_22_fu_3778_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_14_0_1_reg_770 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_24_fu_4521_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_15_0_3_reg_2829 : inp2_buf_15_1_25_reg_5312);

assign inp2_buf_15_1_4_fu_4515_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_15_1_25_reg_5312 : inp2_buf_15_1_3_reg_2817);

assign inp2_buf_15_1_5_fu_3981_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_15_1_1_reg_737);

assign inp2_buf_15_1_7_fu_3988_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_15_0_1_reg_748 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_8_fu_3974_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_0_1_reg_1078 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_15_1_9_fu_3960_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_1_0_1_reg_1056 : inp2_buf_0_1_10_reg_4981);

assign inp2_buf_1_1_4_fu_4347_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_1_1_9_reg_5228 : inp2_buf_1_1_3_reg_3153);

assign inp2_buf_1_1_5_fu_3953_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_1_1_1_reg_1045);

assign inp2_buf_1_1_8_fu_4353_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_1_0_3_reg_3165 : inp2_buf_1_1_9_reg_5228);

assign inp2_buf_2_1_4_fu_4359_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_2_1_9_reg_5234 : inp2_buf_2_1_3_reg_3129);

assign inp2_buf_2_1_5_fu_3939_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_2_1_1_reg_1023);

assign inp2_buf_2_1_8_fu_4365_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_2_0_3_reg_3141 : inp2_buf_2_1_9_reg_5234);

assign inp2_buf_3_1_4_fu_4371_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_3_1_9_reg_5240 : inp2_buf_3_1_3_reg_3105);

assign inp2_buf_3_1_5_fu_3925_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_3_1_1_reg_1001);

assign inp2_buf_3_1_8_fu_4377_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_3_0_3_reg_3117 : inp2_buf_3_1_9_reg_5240);

assign inp2_buf_4_1_4_fu_4383_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_4_1_9_reg_5246 : inp2_buf_4_1_3_reg_3081);

assign inp2_buf_4_1_5_fu_3911_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_4_1_1_reg_979);

assign inp2_buf_4_1_8_fu_4389_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_4_0_3_reg_3093 : inp2_buf_4_1_9_reg_5246);

assign inp2_buf_5_1_4_fu_4395_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_5_1_9_reg_5252 : inp2_buf_5_1_3_reg_3057);

assign inp2_buf_5_1_5_fu_3897_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_5_1_1_reg_957);

assign inp2_buf_5_1_8_fu_4401_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_5_0_3_reg_3069 : inp2_buf_5_1_9_reg_5252);

assign inp2_buf_6_1_4_fu_4407_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_6_1_9_reg_5258 : inp2_buf_6_1_3_reg_3033);

assign inp2_buf_6_1_5_fu_3883_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_6_1_1_reg_935);

assign inp2_buf_6_1_8_fu_4413_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_6_0_3_reg_3045 : inp2_buf_6_1_9_reg_5258);

assign inp2_buf_7_1_4_fu_4419_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_7_1_9_reg_5264 : inp2_buf_7_1_3_reg_3009);

assign inp2_buf_7_1_5_fu_3869_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_7_1_1_reg_913);

assign inp2_buf_7_1_8_fu_4425_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_7_0_3_reg_3021 : inp2_buf_7_1_9_reg_5264);

assign inp2_buf_8_1_4_fu_4431_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_8_1_9_reg_5270 : inp2_buf_8_1_3_reg_2985);

assign inp2_buf_8_1_5_fu_3855_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_8_1_1_reg_891);

assign inp2_buf_8_1_8_fu_4437_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_8_0_3_reg_2997 : inp2_buf_8_1_9_reg_5270);

assign inp2_buf_9_1_4_fu_4443_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_9_1_9_reg_5276 : inp2_buf_9_1_3_reg_2961);

assign inp2_buf_9_1_5_fu_3841_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4945[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4981 : inp2_buf_9_1_1_reg_869);

assign inp2_buf_9_1_8_fu_4449_p3 = ((tmp_7_reg_5021[0:0] === 1'b1) ? inp2_buf_9_0_3_reg_2973 : inp2_buf_9_1_9_reg_5276);

assign inp2_buf_load_0_phi_fu_4017_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_0_1_3_reg_3177 : inp2_buf_0_0_s_reg_3189);

assign inp2_buf_load_10_phi_fu_4177_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_10_1_3_reg_2937 : inp2_buf_10_0_3_reg_2949);

assign inp2_buf_load_11_phi_fu_4193_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_11_1_3_reg_2913 : inp2_buf_11_0_3_reg_2925);

assign inp2_buf_load_124_ph_fu_4209_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_12_1_3_reg_2889 : inp2_buf_12_0_3_reg_2901);

assign inp2_buf_load_12_phi_fu_4033_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_1_1_3_reg_3153 : inp2_buf_1_0_3_reg_3165);

assign inp2_buf_load_13_phi_fu_4225_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_13_1_3_reg_2865 : inp2_buf_13_0_3_reg_2877);

assign inp2_buf_load_14_phi_fu_4241_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_14_1_3_reg_2841 : inp2_buf_14_0_3_reg_2853);

assign inp2_buf_load_15_phi_fu_4257_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_15_1_3_reg_2817 : inp2_buf_15_0_3_reg_2829);

assign inp2_buf_load_2_phi_fu_4049_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_2_1_3_reg_3129 : inp2_buf_2_0_3_reg_3141);

assign inp2_buf_load_3_phi_fu_4065_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_3_1_3_reg_3105 : inp2_buf_3_0_3_reg_3117);

assign inp2_buf_load_4_phi_fu_4081_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_4_1_3_reg_3081 : inp2_buf_4_0_3_reg_3093);

assign inp2_buf_load_5_phi_fu_4097_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_5_1_3_reg_3057 : inp2_buf_5_0_3_reg_3069);

assign inp2_buf_load_6_phi_fu_4113_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_6_1_3_reg_3033 : inp2_buf_6_0_3_reg_3045);

assign inp2_buf_load_7_phi_fu_4129_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_7_1_3_reg_3009 : inp2_buf_7_0_3_reg_3021);

assign inp2_buf_load_8_phi_fu_4145_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_8_1_3_reg_2985 : inp2_buf_8_0_3_reg_2997);

assign inp2_buf_load_9_phi_fu_4161_p3 = ((tmp_7_fu_4001_p3[0:0] === 1'b1) ? inp2_buf_9_1_3_reg_2961 : inp2_buf_9_0_3_reg_2973);

assign k_1_s_fu_4265_p2 = (k_reg_3201 + 6'd16);

assign matrix1_fu_3339_p4 = {{matrix[63:2]}};

assign qmatrix3_fu_3319_p4 = {{qmatrix[63:2]}};

assign tmp_10_fu_4539_p1 = indvar1_reg_3212[3:0];

assign tmp_11_fu_4543_p3 = indvar1_reg_3212[32'd4];

assign tmp_1_fu_3383_p1 = indvar_reg_715[3:0];

assign tmp_2_fu_3349_p1 = matrix1_fu_3339_p4;

assign tmp_4_fu_3759_p1 = indvar8_reg_726[3:0];

assign tmp_5_fu_4563_p33 = tmp_8_fu_4551_p3;

assign tmp_7_fu_4001_p3 = k_reg_3201[32'd4];

assign tmp_8_fu_4551_p3 = {{tmp_10_fu_4539_p1}, {tmp_11_fu_4543_p3}};

assign tmp_fu_3329_p1 = qmatrix3_fu_3319_p4;

always @ (posedge ap_clk) begin
    BUS_SRC_addr_reg_4825[63:62] <= 2'b00;
    BUS_DST_addr_reg_4831[63:62] <= 2'b00;
end

endmodule //IQuantize
