--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! graph_unit/N51                    SLICE_X17Y22.Y    SLICE_X13Y23.F2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 496321 paths analyzed, 1462 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.630ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_alive_reg (SLICE_X20Y27.CE), 9723 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.629ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y35.G4       net (fanout=5)        0.600   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y35.Y        Tilo                  0.660   N166
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y40.F2       net (fanout=13)       0.703   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y40.X        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000071
    SLICE_X2Y30.F4       net (fanout=1)        0.986   graph_unit/Mrom_rom_data_alien_boss_rom00007
    SLICE_X2Y30.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.F1       net (fanout=1)        0.593   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.F1      net (fanout=2)        0.748   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y24.G4      net (fanout=13)       0.952   graph_unit/N51
    SLICE_X19Y24.Y       Tilo                  0.612   N164
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X20Y27.CE      net (fanout=1)        0.743   graph_unit/alien_alive_reg_not0001
    SLICE_X20Y27.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.629ns (7.846ns logic, 9.783ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.552ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X4Y40.F4       net (fanout=5)        0.068   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X4Y40.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X0Y24.F2       net (fanout=13)       1.583   graph_unit/rom_addr_alien_boss<2>
    SLICE_X0Y24.X        Tilo                  0.660   graph_unit/N45
                                                       graph_unit/rom_data_alien_boss<11>11
    SLICE_X2Y30.G3       net (fanout=1)        0.513   graph_unit/N45
    SLICE_X2Y30.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.F1       net (fanout=1)        0.593   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.F1      net (fanout=2)        0.748   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y24.G4      net (fanout=13)       0.952   graph_unit/N51
    SLICE_X19Y24.Y       Tilo                  0.612   N164
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X20Y27.CE      net (fanout=1)        0.743   graph_unit/alien_alive_reg_not0001
    SLICE_X20Y27.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.552ns (7.894ns logic, 9.658ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.419ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y35.G4       net (fanout=5)        0.600   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y35.Y        Tilo                  0.660   N166
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X7Y43.F2       net (fanout=13)       0.946   graph_unit/rom_addr_alien_boss<3>
    SLICE_X7Y43.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>_G
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X7Y40.F1       net (fanout=1)        0.387   graph_unit/rom_data_alien_boss<10>
    SLICE_X7Y40.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X12Y26.G1      net (fanout=1)        1.282   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X12Y26.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X12Y26.F4      net (fanout=2)        0.037   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y24.G4      net (fanout=13)       0.952   graph_unit/N51
    SLICE_X19Y24.Y       Tilo                  0.612   N164
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X20Y27.CE      net (fanout=1)        0.743   graph_unit/alien_alive_reg_not0001
    SLICE_X20Y27.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.419ns (8.014ns logic, 9.405ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_alive_reg (SLICE_X18Y25.CE), 9715 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.415ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y35.G4       net (fanout=5)        0.600   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y35.Y        Tilo                  0.660   N166
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y40.F2       net (fanout=13)       0.703   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y40.X        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000071
    SLICE_X2Y30.F4       net (fanout=1)        0.986   graph_unit/Mrom_rom_data_alien_boss_rom00007
    SLICE_X2Y30.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.F1       net (fanout=1)        0.593   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.F1      net (fanout=2)        0.748   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y25.F3      net (fanout=13)       0.360   graph_unit/N51
    SLICE_X19Y25.X       Tilo                  0.612   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X18Y25.CE      net (fanout=1)        1.121   graph_unit/alien_2_alive_reg_not0001
    SLICE_X18Y25.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.415ns (7.846ns logic, 9.569ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.338ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X4Y40.F4       net (fanout=5)        0.068   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X4Y40.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X0Y24.F2       net (fanout=13)       1.583   graph_unit/rom_addr_alien_boss<2>
    SLICE_X0Y24.X        Tilo                  0.660   graph_unit/N45
                                                       graph_unit/rom_data_alien_boss<11>11
    SLICE_X2Y30.G3       net (fanout=1)        0.513   graph_unit/N45
    SLICE_X2Y30.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.F1       net (fanout=1)        0.593   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.F1      net (fanout=2)        0.748   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y25.F3      net (fanout=13)       0.360   graph_unit/N51
    SLICE_X19Y25.X       Tilo                  0.612   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X18Y25.CE      net (fanout=1)        1.121   graph_unit/alien_2_alive_reg_not0001
    SLICE_X18Y25.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.338ns (7.894ns logic, 9.444ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.205ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y35.G4       net (fanout=5)        0.600   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y35.Y        Tilo                  0.660   N166
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X7Y43.F2       net (fanout=13)       0.946   graph_unit/rom_addr_alien_boss<3>
    SLICE_X7Y43.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>_G
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X7Y40.F1       net (fanout=1)        0.387   graph_unit/rom_data_alien_boss<10>
    SLICE_X7Y40.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X12Y26.G1      net (fanout=1)        1.282   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X12Y26.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X12Y26.F4      net (fanout=2)        0.037   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y25.F3      net (fanout=13)       0.360   graph_unit/N51
    SLICE_X19Y25.X       Tilo                  0.612   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X18Y25.CE      net (fanout=1)        1.121   graph_unit/alien_2_alive_reg_not0001
    SLICE_X18Y25.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.205ns (8.014ns logic, 9.191ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_boss_lives_reg_3 (SLICE_X14Y25.CE), 10009 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_boss_lives_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.396ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_boss_lives_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y35.G4       net (fanout=5)        0.600   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y35.Y        Tilo                  0.660   N166
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y40.F2       net (fanout=13)       0.703   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y40.X        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000071
    SLICE_X2Y30.F4       net (fanout=1)        0.986   graph_unit/Mrom_rom_data_alien_boss_rom00007
    SLICE_X2Y30.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.F1       net (fanout=1)        0.593   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.F1      net (fanout=2)        0.748   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y25.G4      net (fanout=13)       0.952   graph_unit/N51
    SLICE_X19Y25.Y       Tilo                  0.612   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_boss_lives_reg_not0003
    SLICE_X14Y25.CE      net (fanout=2)        0.510   graph_unit/alien_boss_lives_reg_not0003
    SLICE_X14Y25.CLK     Tceck                 0.483   graph_unit/alien_boss_lives_reg<3>
                                                       graph_unit/alien_boss_lives_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.396ns (7.846ns logic, 9.550ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_boss_lives_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.319ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_boss_lives_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X4Y40.F4       net (fanout=5)        0.068   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X4Y40.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X0Y24.F2       net (fanout=13)       1.583   graph_unit/rom_addr_alien_boss<2>
    SLICE_X0Y24.X        Tilo                  0.660   graph_unit/N45
                                                       graph_unit/rom_data_alien_boss<11>11
    SLICE_X2Y30.G3       net (fanout=1)        0.513   graph_unit/N45
    SLICE_X2Y30.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.F1       net (fanout=1)        0.593   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.F1      net (fanout=2)        0.748   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y25.G4      net (fanout=13)       0.952   graph_unit/N51
    SLICE_X19Y25.Y       Tilo                  0.612   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_boss_lives_reg_not0003
    SLICE_X14Y25.CE      net (fanout=2)        0.510   graph_unit/alien_boss_lives_reg_not0003
    SLICE_X14Y25.CLK     Tceck                 0.483   graph_unit/alien_boss_lives_reg<3>
                                                       graph_unit/alien_boss_lives_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.319ns (7.894ns logic, 9.425ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_boss_lives_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.186ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_boss_lives_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.G1       net (fanout=11)       3.171   vga_sync_unit/v_count_reg_3_1
    SLICE_X4Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y35.G4       net (fanout=5)        0.600   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y35.Y        Tilo                  0.660   N166
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X7Y43.F2       net (fanout=13)       0.946   graph_unit/rom_addr_alien_boss<3>
    SLICE_X7Y43.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>_G
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X7Y40.F1       net (fanout=1)        0.387   graph_unit/rom_data_alien_boss<10>
    SLICE_X7Y40.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X12Y26.G1      net (fanout=1)        1.282   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X12Y26.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X12Y26.F4      net (fanout=2)        0.037   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y22.G4      net (fanout=15)       1.246   graph_unit/rd_alien_boss_on
    SLICE_X16Y22.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y22.F4      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y22.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.G4      net (fanout=1)        0.021   graph_unit/respawn_timer_reg_not0001143
    SLICE_X17Y22.Y       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y25.G4      net (fanout=13)       0.952   graph_unit/N51
    SLICE_X19Y25.Y       Tilo                  0.612   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_boss_lives_reg_not0003
    SLICE_X14Y25.CE      net (fanout=2)        0.510   graph_unit/alien_boss_lives_reg_not0003
    SLICE_X14Y25.CLK     Tceck                 0.483   graph_unit/alien_boss_lives_reg<3>
                                                       graph_unit/alien_boss_lives_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.186ns (8.014ns logic, 9.172ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_data/result (SLICE_X4Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_data/flipflops_1 (FF)
  Destination:          keyboard_unit/debounce_ps2_data/result (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.025 - 0.026)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_data/flipflops_1 to keyboard_unit/debounce_ps2_data/result
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.XQ       Tcko                  0.412   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_1
    SLICE_X4Y42.BY       net (fanout=3)        0.354   keyboard_unit/debounce_ps2_data/flipflops<1>
    SLICE_X4Y42.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/debounce_ps2_data/result
                                                       keyboard_unit/debounce_ps2_data/result
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.544ns logic, 0.354ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_4 (SLICE_X10Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_4 (FF)
  Destination:          keyboard_unit/ps2_code_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.916ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_4 to keyboard_unit/ps2_code_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.YQ      Tcko                  0.454   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_4
    SLICE_X10Y43.BY      net (fanout=1)        0.330   keyboard_unit/ps2_code_next<4>
    SLICE_X10Y43.CLK     Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (0.586ns logic, 0.330ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_hits_counter_reg_0 (SLICE_X20Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/alien_hits_counter_reg_0 (FF)
  Destination:          graph_unit/alien_hits_counter_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/alien_hits_counter_reg_0 to graph_unit/alien_hits_counter_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.YQ      Tcko                  0.454   graph_unit/alien_hits_counter_reg<1>
                                                       graph_unit/alien_hits_counter_reg_0
    SLICE_X20Y28.BY      net (fanout=7)        0.368   graph_unit/alien_hits_counter_reg<0>
    SLICE_X20Y28.CLK     Tckdi       (-Th)    -0.132   graph_unit/alien_hits_counter_reg<1>
                                                       graph_unit/alien_hits_counter_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.586ns logic, 0.368ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X17Y24.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X17Y24.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<6>/SR
  Logical resource: graph_unit/respawn_timer_reg_6/SR
  Location pin: SLICE_X16Y26.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   17.630|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 496321 paths, 0 nets, and 5788 connections

Design statistics:
   Minimum period:  17.630ns{1}   (Maximum frequency:  56.721MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 18:21:19 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



