
ariadne_atmega328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  00007a82  00000b16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a82  00007000  00007000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080011c  0080011c  00000b32  2**0
                  ALLOC
  3 .stab         00003294  00000000  00000000  00000b34  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001175  00000000  00000000  00003dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00004f3d  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00007000 <__vectors>:
    7000:	50 c0       	rjmp	.+160    	; 0x70a2 <__ctors_end>
    7002:	00 00       	nop
    7004:	cb c0       	rjmp	.+406    	; 0x719c <__bad_interrupt>
    7006:	00 00       	nop
    7008:	c9 c0       	rjmp	.+402    	; 0x719c <__bad_interrupt>
    700a:	00 00       	nop
    700c:	c7 c0       	rjmp	.+398    	; 0x719c <__bad_interrupt>
    700e:	00 00       	nop
    7010:	c5 c0       	rjmp	.+394    	; 0x719c <__bad_interrupt>
    7012:	00 00       	nop
    7014:	c3 c0       	rjmp	.+390    	; 0x719c <__bad_interrupt>
    7016:	00 00       	nop
    7018:	c1 c0       	rjmp	.+386    	; 0x719c <__bad_interrupt>
    701a:	00 00       	nop
    701c:	bf c0       	rjmp	.+382    	; 0x719c <__bad_interrupt>
    701e:	00 00       	nop
    7020:	bd c0       	rjmp	.+378    	; 0x719c <__bad_interrupt>
    7022:	00 00       	nop
    7024:	bb c0       	rjmp	.+374    	; 0x719c <__bad_interrupt>
    7026:	00 00       	nop
    7028:	b9 c0       	rjmp	.+370    	; 0x719c <__bad_interrupt>
    702a:	00 00       	nop
    702c:	b7 c0       	rjmp	.+366    	; 0x719c <__bad_interrupt>
    702e:	00 00       	nop
    7030:	b5 c0       	rjmp	.+362    	; 0x719c <__bad_interrupt>
    7032:	00 00       	nop
    7034:	b3 c0       	rjmp	.+358    	; 0x719c <__bad_interrupt>
    7036:	00 00       	nop
    7038:	b1 c0       	rjmp	.+354    	; 0x719c <__bad_interrupt>
    703a:	00 00       	nop
    703c:	af c0       	rjmp	.+350    	; 0x719c <__bad_interrupt>
    703e:	00 00       	nop
    7040:	ad c0       	rjmp	.+346    	; 0x719c <__bad_interrupt>
    7042:	00 00       	nop
    7044:	ab c0       	rjmp	.+342    	; 0x719c <__bad_interrupt>
    7046:	00 00       	nop
    7048:	a9 c0       	rjmp	.+338    	; 0x719c <__bad_interrupt>
    704a:	00 00       	nop
    704c:	a7 c0       	rjmp	.+334    	; 0x719c <__bad_interrupt>
    704e:	00 00       	nop
    7050:	a5 c0       	rjmp	.+330    	; 0x719c <__bad_interrupt>
    7052:	00 00       	nop
    7054:	a3 c0       	rjmp	.+326    	; 0x719c <__bad_interrupt>
    7056:	00 00       	nop
    7058:	a1 c0       	rjmp	.+322    	; 0x719c <__bad_interrupt>
    705a:	00 00       	nop
    705c:	9f c0       	rjmp	.+318    	; 0x719c <__bad_interrupt>
    705e:	00 00       	nop
    7060:	9d c0       	rjmp	.+314    	; 0x719c <__bad_interrupt>
    7062:	00 00       	nop
    7064:	9b c0       	rjmp	.+310    	; 0x719c <__bad_interrupt>
	...

00007068 <tftp_invalid_image_packet>:
    7068:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
    7078:	67 65 20 66 69 6c 65 00                             ge file.

00007080 <tftp_unknown_error_packet>:
    7080:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0000708b <tftp_full_error_packet>:
    708b:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

00007095 <tftp_opcode_error_packet>:
    7095:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

000070a2 <__ctors_end>:
    70a2:	11 24       	eor	r1, r1
    70a4:	1f be       	out	0x3f, r1	; 63
    70a6:	cf ef       	ldi	r28, 0xFF	; 255
    70a8:	d8 e0       	ldi	r29, 0x08	; 8
    70aa:	de bf       	out	0x3e, r29	; 62
    70ac:	cd bf       	out	0x3d, r28	; 61

000070ae <__do_copy_data>:
    70ae:	11 e0       	ldi	r17, 0x01	; 1
    70b0:	a0 e0       	ldi	r26, 0x00	; 0
    70b2:	b1 e0       	ldi	r27, 0x01	; 1
    70b4:	e2 e8       	ldi	r30, 0x82	; 130
    70b6:	fa e7       	ldi	r31, 0x7A	; 122
    70b8:	02 c0       	rjmp	.+4      	; 0x70be <__do_copy_data+0x10>
    70ba:	05 90       	lpm	r0, Z+
    70bc:	0d 92       	st	X+, r0
    70be:	ac 31       	cpi	r26, 0x1C	; 28
    70c0:	b1 07       	cpc	r27, r17
    70c2:	d9 f7       	brne	.-10     	; 0x70ba <__do_copy_data+0xc>

000070c4 <__do_clear_bss>:
    70c4:	11 e0       	ldi	r17, 0x01	; 1
    70c6:	ac e1       	ldi	r26, 0x1C	; 28
    70c8:	b1 e0       	ldi	r27, 0x01	; 1
    70ca:	01 c0       	rjmp	.+2      	; 0x70ce <.do_clear_bss_start>

000070cc <.do_clear_bss_loop>:
    70cc:	1d 92       	st	X+, r1

000070ce <.do_clear_bss_start>:
    70ce:	ad 32       	cpi	r26, 0x2D	; 45
    70d0:	b1 07       	cpc	r27, r17
    70d2:	e1 f7       	brne	.-8      	; 0x70cc <.do_clear_bss_loop>
    70d4:	01 d0       	rcall	.+2      	; 0x70d8 <main>
    70d6:	d3 c4       	rjmp	.+2470   	; 0x7a7e <_exit>

000070d8 <main>:
    70d8:	41 d3       	rcall	.+1666   	; 0x775c <watchdogDisable>
    70da:	2f ef       	ldi	r18, 0xFF	; 255
    70dc:	85 ea       	ldi	r24, 0xA5	; 165
    70de:	9e e0       	ldi	r25, 0x0E	; 14
    70e0:	21 50       	subi	r18, 0x01	; 1
    70e2:	80 40       	sbci	r24, 0x00	; 0
    70e4:	90 40       	sbci	r25, 0x00	; 0
    70e6:	e1 f7       	brne	.-8      	; 0x70e0 <main+0x8>
    70e8:	00 c0       	rjmp	.+0      	; 0x70ea <main+0x12>
    70ea:	00 00       	nop
    70ec:	11 24       	eor	r1, r1
    70ee:	85 e0       	ldi	r24, 0x05	; 5
    70f0:	80 93 81 00 	sts	0x0081, r24
    70f4:	80 e0       	ldi	r24, 0x00	; 0
    70f6:	90 e0       	ldi	r25, 0x00	; 0
    70f8:	ac d4       	rcall	.+2392   	; 0x7a52 <__eerd_byte_m328p>
    70fa:	88 23       	and	r24, r24
    70fc:	21 f0       	breq	.+8      	; 0x7106 <main+0x2e>
    70fe:	60 e0       	ldi	r22, 0x00	; 0
    7100:	80 e0       	ldi	r24, 0x00	; 0
    7102:	90 e0       	ldi	r25, 0x00	; 0
    7104:	ae d4       	rcall	.+2396   	; 0x7a62 <__eewr_byte_m328p>
    7106:	81 e0       	ldi	r24, 0x01	; 1
    7108:	90 e0       	ldi	r25, 0x00	; 0
    710a:	a3 d4       	rcall	.+2374   	; 0x7a52 <__eerd_byte_m328p>
    710c:	84 30       	cpi	r24, 0x04	; 4
    710e:	21 f0       	breq	.+8      	; 0x7118 <main+0x40>
    7110:	64 e0       	ldi	r22, 0x04	; 4
    7112:	81 e0       	ldi	r24, 0x01	; 1
    7114:	90 e0       	ldi	r25, 0x00	; 0
    7116:	a5 d4       	rcall	.+2378   	; 0x7a62 <__eewr_byte_m328p>
    7118:	34 d3       	rcall	.+1640   	; 0x7782 <serialInit>
    711a:	99 d0       	rcall	.+306    	; 0x724e <netInit>
    711c:	bd d2       	rcall	.+1402   	; 0x7698 <tftpInit>
    711e:	ef ef       	ldi	r30, 0xFF	; 255
    7120:	f5 ea       	ldi	r31, 0xA5	; 165
    7122:	2e e0       	ldi	r18, 0x0E	; 14
    7124:	e1 50       	subi	r30, 0x01	; 1
    7126:	f0 40       	sbci	r31, 0x00	; 0
    7128:	20 40       	sbci	r18, 0x00	; 0
    712a:	e1 f7       	brne	.-8      	; 0x7124 <main+0x4c>
    712c:	00 c0       	rjmp	.+0      	; 0x712e <main+0x56>
    712e:	00 00       	nop
    7130:	10 92 28 01 	sts	0x0128, r1
    7134:	10 92 29 01 	sts	0x0129, r1
    7138:	13 e0       	ldi	r17, 0x03	; 3
    713a:	c0 e0       	ldi	r28, 0x00	; 0
    713c:	d0 e0       	ldi	r29, 0x00	; 0
    713e:	80 91 28 01 	lds	r24, 0x0128
    7142:	88 23       	and	r24, r24
    7144:	29 f0       	breq	.+10     	; 0x7150 <main+0x78>
    7146:	80 91 29 01 	lds	r24, 0x0129
    714a:	88 23       	and	r24, r24
    714c:	49 f0       	breq	.+18     	; 0x7160 <main+0x88>
    714e:	04 c0       	rjmp	.+8      	; 0x7158 <main+0x80>
    7150:	c6 d2       	rcall	.+1420   	; 0x76de <tftpPoll>
    7152:	81 11       	cpse	r24, r1
    7154:	f8 cf       	rjmp	.-16     	; 0x7146 <main+0x6e>
    7156:	1b c0       	rjmp	.+54     	; 0x718e <main+0xb6>
    7158:	6a d3       	rcall	.+1748   	; 0x782e <timedOut>
    715a:	81 11       	cpse	r24, r1
    715c:	05 c0       	rjmp	.+10     	; 0x7168 <main+0x90>
    715e:	15 c0       	rjmp	.+42     	; 0x718a <main+0xb2>
    7160:	64 d4       	rcall	.+2248   	; 0x7a2a <serialPoll>
    7162:	81 11       	cpse	r24, r1
    7164:	f9 cf       	rjmp	.-14     	; 0x7158 <main+0x80>
    7166:	13 c0       	rjmp	.+38     	; 0x718e <main+0xb6>
    7168:	82 e0       	ldi	r24, 0x02	; 2
    716a:	90 e0       	ldi	r25, 0x00	; 0
    716c:	72 d4       	rcall	.+2276   	; 0x7a52 <__eerd_byte_m328p>
    716e:	8e 3e       	cpi	r24, 0xEE	; 238
    7170:	71 f0       	breq	.+28     	; 0x718e <main+0xb6>
    7172:	80 91 29 01 	lds	r24, 0x0129
    7176:	81 30       	cpi	r24, 0x01	; 1
    7178:	41 f4       	brne	.+16     	; 0x718a <main+0xb2>
    717a:	fe 01       	movw	r30, r28
    717c:	10 93 57 00 	sts	0x0057, r17
    7180:	e8 95       	spm
    7182:	8a d2       	rcall	.+1300   	; 0x7698 <tftpInit>
    7184:	4b d3       	rcall	.+1686   	; 0x781c <resetTick>
    7186:	10 92 29 01 	sts	0x0129, r1
    718a:	26 d3       	rcall	.+1612   	; 0x77d8 <updateLed>
    718c:	d8 cf       	rjmp	.-80     	; 0x713e <main+0x66>
    718e:	e0 91 1c 01 	lds	r30, 0x011C
    7192:	f0 91 1d 01 	lds	r31, 0x011D
    7196:	09 95       	icall
    7198:	80 e0       	ldi	r24, 0x00	; 0
    719a:	90 e0       	ldi	r25, 0x00	; 0

0000719c <__bad_interrupt>:
    719c:	31 cf       	rjmp	.-414    	; 0x7000 <__vectors>

0000719e <netWriteReg>:
	trace(", ");
	tracenum(value);
#endif

	// Send uint8_t to Ethernet controller
	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
    719e:	20 e5       	ldi	r18, 0x50	; 80
    71a0:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71a2:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_WRITE;
    71a4:	20 ef       	ldi	r18, 0xF0	; 240
    71a6:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71a8:	0d b4       	in	r0, 0x2d	; 45
    71aa:	07 fe       	sbrs	r0, 7
    71ac:	fd cf       	rjmp	.-6      	; 0x71a8 <netWriteReg+0xa>
	SPDR = address >> 8;
    71ae:	29 2f       	mov	r18, r25
    71b0:	33 27       	eor	r19, r19
    71b2:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71b4:	0d b4       	in	r0, 0x2d	; 45
    71b6:	07 fe       	sbrs	r0, 7
    71b8:	fd cf       	rjmp	.-6      	; 0x71b4 <netWriteReg+0x16>
	SPDR = address & 0xff;
    71ba:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71bc:	0d b4       	in	r0, 0x2d	; 45
    71be:	07 fe       	sbrs	r0, 7
    71c0:	fd cf       	rjmp	.-6      	; 0x71bc <netWriteReg+0x1e>
	SPDR = value;
    71c2:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
    71c4:	0d b4       	in	r0, 0x2d	; 45
    71c6:	07 fe       	sbrs	r0, 7
    71c8:	fd cf       	rjmp	.-6      	; 0x71c4 <netWriteReg+0x26>
	SS_HIGH();
    71ca:	2a 9a       	sbi	0x05, 2	; 5
	SPCR = 0; // Turn off SPI
    71cc:	1c bc       	out	0x2c, r1	; 44
    71ce:	08 95       	ret

000071d0 <netReadReg>:
//    tracenum(address);
//#endif

	// Read uint8_t from Ethernet controller
	uint8_t returnValue;
	SPCR = _BV(SPE) | _BV(MSTR);
    71d0:	20 e5       	ldi	r18, 0x50	; 80
    71d2:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71d4:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_READ;
    71d6:	2f e0       	ldi	r18, 0x0F	; 15
    71d8:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71da:	0d b4       	in	r0, 0x2d	; 45
    71dc:	07 fe       	sbrs	r0, 7
    71de:	fd cf       	rjmp	.-6      	; 0x71da <netReadReg+0xa>
	SPDR = address >> 8;
    71e0:	29 2f       	mov	r18, r25
    71e2:	33 27       	eor	r19, r19
    71e4:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71e6:	0d b4       	in	r0, 0x2d	; 45
    71e8:	07 fe       	sbrs	r0, 7
    71ea:	fd cf       	rjmp	.-6      	; 0x71e6 <netReadReg+0x16>
	SPDR = address & 0xff;
    71ec:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71ee:	0d b4       	in	r0, 0x2d	; 45
    71f0:	07 fe       	sbrs	r0, 7
    71f2:	fd cf       	rjmp	.-6      	; 0x71ee <netReadReg+0x1e>
	SPDR = 0;
    71f4:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
    71f6:	0d b4       	in	r0, 0x2d	; 45
    71f8:	07 fe       	sbrs	r0, 7
    71fa:	fd cf       	rjmp	.-6      	; 0x71f6 <netReadReg+0x26>
	SS_HIGH();
    71fc:	2a 9a       	sbi	0x05, 2	; 5
	returnValue = SPDR;
    71fe:	8e b5       	in	r24, 0x2e	; 46
	SPCR = 0;
    7200:	1c bc       	out	0x2c, r1	; 44
	return(returnValue);
}
    7202:	08 95       	ret

00007204 <netReadWord>:

uint16_t netReadWord(uint16_t address)
{
    7204:	1f 93       	push	r17
    7206:	cf 93       	push	r28
    7208:	df 93       	push	r29
    720a:	ec 01       	movw	r28, r24
	// Read uint16_t from Ethernet controller
	return((netReadReg(address) << 8) | netReadReg(address + 1));
    720c:	e1 df       	rcall	.-62     	; 0x71d0 <netReadReg>
    720e:	18 2f       	mov	r17, r24
    7210:	ce 01       	movw	r24, r28
    7212:	01 96       	adiw	r24, 0x01	; 1
    7214:	dd df       	rcall	.-70     	; 0x71d0 <netReadReg>
    7216:	21 2f       	mov	r18, r17
    7218:	30 e0       	ldi	r19, 0x00	; 0
    721a:	32 2f       	mov	r19, r18
    721c:	22 27       	eor	r18, r18
}
    721e:	a9 01       	movw	r20, r18
    7220:	48 2b       	or	r20, r24
    7222:	ca 01       	movw	r24, r20
    7224:	df 91       	pop	r29
    7226:	cf 91       	pop	r28
    7228:	1f 91       	pop	r17
    722a:	08 95       	ret

0000722c <netWriteWord>:

void netWriteWord(uint16_t address, uint16_t value)
{
    722c:	0f 93       	push	r16
    722e:	1f 93       	push	r17
    7230:	cf 93       	push	r28
    7232:	df 93       	push	r29
    7234:	8c 01       	movw	r16, r24
    7236:	eb 01       	movw	r28, r22
	// Write uint16_t to Ethernet controller
	netWriteReg(address++, value >> 8);
    7238:	67 2f       	mov	r22, r23
    723a:	77 27       	eor	r23, r23
    723c:	b0 df       	rcall	.-160    	; 0x719e <netWriteReg>
	netWriteReg(address, value & 0xff);
    723e:	6c 2f       	mov	r22, r28
    7240:	c8 01       	movw	r24, r16
    7242:	01 96       	adiw	r24, 0x01	; 1
}
    7244:	df 91       	pop	r29
    7246:	cf 91       	pop	r28
    7248:	1f 91       	pop	r17
    724a:	0f 91       	pop	r16

void netWriteWord(uint16_t address, uint16_t value)
{
	// Write uint16_t to Ethernet controller
	netWriteReg(address++, value >> 8);
	netWriteReg(address, value & 0xff);
    724c:	a8 cf       	rjmp	.-176    	; 0x719e <netWriteReg>

0000724e <netInit>:
}

void netInit()
{
    724e:	0f 93       	push	r16
    7250:	1f 93       	push	r17
    7252:	cf 93       	push	r28
    7254:	df 93       	push	r29
	uint8_t i;

	// Set up outputs to communicate with W5100 chip
	// Set pins as output
	DDRB = _BV(SCK) | _BV(MOSI) | _BV(SS);
    7256:	8c e2       	ldi	r24, 0x2C	; 44
    7258:	84 b9       	out	0x04, r24	; 4
	// Set pins high
	PORTB = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
    725a:	8c e3       	ldi	r24, 0x3C	; 60
    725c:	85 b9       	out	0x05, r24	; 5
	PORTB |= _BV(LED);
#endif

	// Set up SPI
	// Set the Double SPI Speed Bit
	SPSR = (1 << SPI2X);
    725e:	81 e0       	ldi	r24, 0x01	; 1
    7260:	8d bd       	out	0x2d, r24	; 45

	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
    7262:	83 e0       	ldi	r24, 0x03	; 3
    7264:	90 e0       	ldi	r25, 0x00	; 0
    7266:	f5 d3       	rcall	.+2026   	; 0x7a52 <__eerd_byte_m328p>
    7268:	85 35       	cpi	r24, 0x55	; 85
    726a:	29 f0       	breq	.+10     	; 0x7276 <netInit+0x28>
    726c:	00 e0       	ldi	r16, 0x00	; 0
    726e:	11 e0       	ldi	r17, 0x01	; 1
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    7270:	c0 e0       	ldi	r28, 0x00	; 0
    7272:	d0 e0       	ldi	r29, 0x00	; 0
    7274:	13 c0       	rjmp	.+38     	; 0x729c <netInit+0x4e>
    7276:	84 e0       	ldi	r24, 0x04	; 4
    7278:	90 e0       	ldi	r25, 0x00	; 0
    727a:	eb d3       	rcall	.+2006   	; 0x7a52 <__eerd_byte_m328p>
    727c:	8a 3a       	cpi	r24, 0xAA	; 170
    727e:	b1 f7       	brne	.-20     	; 0x726c <netInit+0x1e>
    7280:	01 e0       	ldi	r16, 0x01	; 1
    7282:	11 e0       	ldi	r17, 0x01	; 1
    7284:	c5 e0       	ldi	r28, 0x05	; 5
    7286:	d0 e0       	ldi	r29, 0x00	; 0

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
    7288:	ce 01       	movw	r24, r28
    728a:	e3 d3       	rcall	.+1990   	; 0x7a52 <__eerd_byte_m328p>
    728c:	f8 01       	movw	r30, r16
    728e:	81 93       	st	Z+, r24
    7290:	8f 01       	movw	r16, r30
    7292:	21 96       	adiw	r28, 0x01	; 1
	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
    7294:	c7 31       	cpi	r28, 0x17	; 23
    7296:	d1 05       	cpc	r29, r1
    7298:	b9 f7       	brne	.-18     	; 0x7288 <netInit+0x3a>
    729a:	e8 cf       	rjmp	.-48     	; 0x726c <netInit+0x1e>
	}
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		netWriteReg(i, registerBuffer[i]);
    729c:	f8 01       	movw	r30, r16
    729e:	61 91       	ld	r22, Z+
    72a0:	8f 01       	movw	r16, r30
    72a2:	ce 01       	movw	r24, r28
    72a4:	7c df       	rcall	.-264    	; 0x719e <netWriteReg>
    72a6:	21 96       	adiw	r28, 0x01	; 1
		if(i != 14) putch(0x2E);
	}
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
    72a8:	cc 31       	cpi	r28, 0x1C	; 28
    72aa:	d1 05       	cpc	r29, r1
    72ac:	b9 f7       	brne	.-18     	; 0x729c <netInit+0x4e>
		netWriteReg(i, registerBuffer[i]);
#ifdef _VERBOSE
	traceln(" Net: Network init done");
#endif
}
    72ae:	df 91       	pop	r29
    72b0:	cf 91       	pop	r28
    72b2:	1f 91       	pop	r17
    72b4:	0f 91       	pop	r16
    72b6:	08 95       	ret

000072b8 <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


void sockInit(uint16_t port)
{
    72b8:	cf 93       	push	r28
    72ba:	df 93       	push	r29
    72bc:	ec 01       	movw	r28, r24
	netWriteReg(REG_S3_CR, CR_CLOSE);
    72be:	60 e1       	ldi	r22, 0x10	; 16
    72c0:	81 e0       	ldi	r24, 0x01	; 1
    72c2:	97 e0       	ldi	r25, 0x07	; 7
    72c4:	6c df       	rcall	.-296    	; 0x719e <netWriteReg>
	do {
		// Write TFTP Port
		netWriteWord(REG_S3_PORT0, port);
    72c6:	be 01       	movw	r22, r28
    72c8:	84 e0       	ldi	r24, 0x04	; 4
    72ca:	97 e0       	ldi	r25, 0x07	; 7
    72cc:	af df       	rcall	.-162    	; 0x722c <netWriteWord>
		// Write mode
		netWriteReg(REG_S3_MR, MR_UDP);
    72ce:	62 e0       	ldi	r22, 0x02	; 2
    72d0:	80 e0       	ldi	r24, 0x00	; 0
    72d2:	97 e0       	ldi	r25, 0x07	; 7
    72d4:	64 df       	rcall	.-312    	; 0x719e <netWriteReg>
		// Open Socket
		netWriteReg(REG_S3_CR, CR_OPEN);
    72d6:	61 e0       	ldi	r22, 0x01	; 1
    72d8:	81 e0       	ldi	r24, 0x01	; 1
    72da:	97 e0       	ldi	r25, 0x07	; 7
    72dc:	60 df       	rcall	.-320    	; 0x719e <netWriteReg>
		// Read Status
		if(netReadReg(REG_S3_SR) != SOCK_UDP)
    72de:	83 e0       	ldi	r24, 0x03	; 3
    72e0:	97 e0       	ldi	r25, 0x07	; 7
    72e2:	76 df       	rcall	.-276    	; 0x71d0 <netReadReg>
    72e4:	82 32       	cpi	r24, 0x22	; 34
    72e6:	21 f0       	breq	.+8      	; 0x72f0 <sockInit+0x38>
			// Close Socket if it wasn't initialized correctly
		netWriteReg(REG_S3_CR, CR_CLOSE);
    72e8:	60 e1       	ldi	r22, 0x10	; 16
    72ea:	81 e0       	ldi	r24, 0x01	; 1
    72ec:	97 e0       	ldi	r25, 0x07	; 7
    72ee:	57 df       	rcall	.-338    	; 0x719e <netWriteReg>
		// If socket correctly opened continue
	} while(netReadReg(REG_S3_SR) != SOCK_UDP);
    72f0:	83 e0       	ldi	r24, 0x03	; 3
    72f2:	97 e0       	ldi	r25, 0x07	; 7
    72f4:	6d df       	rcall	.-294    	; 0x71d0 <netReadReg>
    72f6:	82 32       	cpi	r24, 0x22	; 34
    72f8:	31 f7       	brne	.-52     	; 0x72c6 <sockInit+0xe>
}
    72fa:	df 91       	pop	r29
    72fc:	cf 91       	pop	r28
    72fe:	08 95       	ret

00007300 <processPacket>:
#ifdef _DEBUG_TFTP
uint8_t processPacket(uint16_t packetSize)
{
#else
uint8_t processPacket()
{
    7300:	cf 92       	push	r12
    7302:	df 92       	push	r13
    7304:	ef 92       	push	r14
    7306:	ff 92       	push	r15
    7308:	0f 93       	push	r16
    730a:	1f 93       	push	r17
    730c:	cf 93       	push	r28
    730e:	df 93       	push	r29
    7310:	cd b7       	in	r28, 0x3d	; 61
    7312:	de b7       	in	r29, 0x3e	; 62
    7314:	cc 50       	subi	r28, 0x0C	; 12
    7316:	d2 40       	sbci	r29, 0x02	; 2
    7318:	de bf       	out	0x3e, r29	; 62
    731a:	cd bf       	out	0x3d, r28	; 61
	if(packetSize >= 0x800) traceln("Tftp: Overflow");
	//  step();
#endif

	// Read data from chip to buffer
	readPointer = netReadWord(REG_S3_RX_RD0);
    731c:	88 e2       	ldi	r24, 0x28	; 40
    731e:	97 e0       	ldi	r25, 0x07	; 7
    7320:	71 df       	rcall	.-286    	; 0x7204 <netReadWord>
#ifdef _DEBUGMORE_TFTP
	traceln("Tftp: readPointer at position ");
	tracenum(readPointer);
#endif
	if(readPointer == 0) readPointer += S3_RX_START;
    7322:	00 97       	sbiw	r24, 0x00	; 0
    7324:	11 f4       	brne	.+4      	; 0x732a <processPacket+0x2a>
    7326:	80 e0       	ldi	r24, 0x00	; 0
    7328:	98 e7       	ldi	r25, 0x78	; 120
    732a:	8e 01       	movw	r16, r28
    732c:	0f 5f       	subi	r16, 0xFF	; 255
    732e:	1f 4f       	sbci	r17, 0xFF	; 255

#ifdef _DEBUG_TFTP
uint8_t processPacket(uint16_t packetSize)
{
#else
uint8_t processPacket()
    7330:	6e 01       	movw	r12, r28
    7332:	23 ef       	ldi	r18, 0xF3	; 243
    7334:	c2 1a       	sub	r12, r18
    7336:	2d ef       	ldi	r18, 0xFD	; 253
    7338:	d2 0a       	sbc	r13, r18
		if((count == TFTP_PACKET_MAX_SIZE - 1) || (count == 0)) {
			traceln("Tftp: Reading from position ");
			tracenum(readPointer);
		}
#endif
		*bufPtr++ = netReadReg(readPointer++);
    733a:	7c 01       	movw	r14, r24
    733c:	ef ef       	ldi	r30, 0xFF	; 255
    733e:	ee 1a       	sub	r14, r30
    7340:	fe 0a       	sbc	r15, r30
    7342:	46 df       	rcall	.-372    	; 0x71d0 <netReadReg>
    7344:	f8 01       	movw	r30, r16
    7346:	81 93       	st	Z+, r24
    7348:	8f 01       	movw	r16, r30
		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
    734a:	e1 14       	cp	r14, r1
    734c:	f0 e8       	ldi	r31, 0x80	; 128
    734e:	ff 06       	cpc	r15, r31
    7350:	11 f0       	breq	.+4      	; 0x7356 <processPacket+0x56>
    7352:	c7 01       	movw	r24, r14
    7354:	02 c0       	rjmp	.+4      	; 0x735a <processPacket+0x5a>
    7356:	80 e0       	ldi	r24, 0x00	; 0
    7358:	98 e7       	ldi	r25, 0x78	; 120
#ifdef _DEBUGMORE_TFTP
	traceln("Tftp: readPointer at position ");
	tracenum(readPointer);
#endif
	if(readPointer == 0) readPointer += S3_RX_START;
	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
    735a:	0c 15       	cp	r16, r12
    735c:	1d 05       	cpc	r17, r13
    735e:	69 f7       	brne	.-38     	; 0x733a <processPacket+0x3a>
		}
#endif
		*bufPtr++ = netReadReg(readPointer++);
		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
	}
	netWriteWord(REG_S3_RX_RD0, readPointer);     // Write back new pointer
    7360:	bc 01       	movw	r22, r24
    7362:	88 e2       	ldi	r24, 0x28	; 40
    7364:	97 e0       	ldi	r25, 0x07	; 7
    7366:	62 df       	rcall	.-316    	; 0x722c <netWriteWord>
	netWriteReg(REG_S3_CR, CR_RECV);
    7368:	60 e4       	ldi	r22, 0x40	; 64
    736a:	81 e0       	ldi	r24, 0x01	; 1
    736c:	97 e0       	ldi	r25, 0x07	; 7
    736e:	17 df       	rcall	.-466    	; 0x719e <netWriteReg>
	while(netReadReg(REG_S3_CR));
    7370:	81 e0       	ldi	r24, 0x01	; 1
    7372:	97 e0       	ldi	r25, 0x07	; 7
    7374:	2d df       	rcall	.-422    	; 0x71d0 <netReadReg>
    7376:	81 11       	cpse	r24, r1
    7378:	fb cf       	rjmp	.-10     	; 0x7370 <processPacket+0x70>
    737a:	ee 24       	eor	r14, r14
    737c:	e3 94       	inc	r14
    737e:	f1 2c       	mov	r15, r1
    7380:	ec 0e       	add	r14, r28
    7382:	fd 1e       	adc	r15, r29
    7384:	0c e0       	ldi	r16, 0x0C	; 12
    7386:	17 e0       	ldi	r17, 0x07	; 7
	traceln("Tftp: Setting return address");
#endif

	// Set up return IP address and port
	uint8_t i;
	for(i = 0; i < 6; i++) netWriteReg(REG_S3_DIPR0 + i, buffer[i]);
    7388:	f7 01       	movw	r30, r14
    738a:	61 91       	ld	r22, Z+
    738c:	7f 01       	movw	r14, r30
    738e:	c8 01       	movw	r24, r16
    7390:	06 df       	rcall	.-500    	; 0x719e <netWriteReg>
    7392:	0f 5f       	subi	r16, 0xFF	; 255
    7394:	1f 4f       	sbci	r17, 0xFF	; 255
    7396:	02 31       	cpi	r16, 0x12	; 18
    7398:	f7 e0       	ldi	r31, 0x07	; 7
    739a:	1f 07       	cpc	r17, r31
    739c:	a9 f7       	brne	.-22     	; 0x7388 <processPacket+0x88>

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
    739e:	ef 80       	ldd	r14, Y+7	; 0x07
    73a0:	f1 2c       	mov	r15, r1
    73a2:	fe 2c       	mov	r15, r14
    73a4:	ee 24       	eor	r14, r14
    73a6:	88 85       	ldd	r24, Y+8	; 0x08
    73a8:	e8 0e       	add	r14, r24
    73aa:	f1 1c       	adc	r15, r1
	uint16_t tftpOpcode = (buffer[8] << 8) + buffer[9];
    73ac:	89 85       	ldd	r24, Y+9	; 0x09
    73ae:	90 e0       	ldi	r25, 0x00	; 0
    73b0:	98 2f       	mov	r25, r24
    73b2:	88 27       	eor	r24, r24
    73b4:	2a 85       	ldd	r18, Y+10	; 0x0a
    73b6:	82 0f       	add	r24, r18
    73b8:	91 1d       	adc	r25, r1
	uint16_t tftpBlock = (buffer[10] << 8) + buffer[11];
    73ba:	0b 85       	ldd	r16, Y+11	; 0x0b
    73bc:	10 e0       	ldi	r17, 0x00	; 0
    73be:	10 2f       	mov	r17, r16
    73c0:	00 27       	eor	r16, r16
    73c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    73c4:	02 0f       	add	r16, r18
    73c6:	11 1d       	adc	r17, r1
	tracenum(tftpOpcode);
	trace(" and data length ");
	tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
#endif

	if((tftpOpcode == TFTP_OPCODE_DATA)
    73c8:	83 30       	cpi	r24, 0x03	; 3
    73ca:	91 05       	cpc	r25, r1
    73cc:	91 f4       	brne	.+36     	; 0x73f2 <processPacket+0xf2>
		&& ((tftpBlock > MAX_ADDR/0x200)
    73ce:	09 33       	cpi	r16, 0x39	; 57
    73d0:	11 05       	cpc	r17, r1
    73d2:	08 f0       	brcs	.+2      	; 0x73d6 <processPacket+0xd6>
    73d4:	b1 c0       	rjmp	.+354    	; 0x7538 <processPacket+0x238>
		|| (tftpBlock < highPacket)
    73d6:	80 91 1e 01 	lds	r24, 0x011E
    73da:	90 91 1f 01 	lds	r25, 0x011F
    73de:	08 17       	cp	r16, r24
    73e0:	19 07       	cpc	r17, r25
    73e2:	08 f4       	brcc	.+2      	; 0x73e6 <processPacket+0xe6>
    73e4:	a9 c0       	rjmp	.+338    	; 0x7538 <processPacket+0x238>
		|| (tftpBlock > highPacket+1))) tftpOpcode = TFTP_OPCODE_UKN;
    73e6:	01 96       	adiw	r24, 0x01	; 1
    73e8:	80 17       	cp	r24, r16
    73ea:	91 07       	cpc	r25, r17
    73ec:	08 f4       	brcc	.+2      	; 0x73f0 <processPacket+0xf0>
    73ee:	a4 c0       	rjmp	.+328    	; 0x7538 <processPacket+0x238>
    73f0:	b3 c0       	rjmp	.+358    	; 0x7558 <processPacket+0x258>
	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE)) tftpOpcode = TFTP_OPCODE_UKN;
    73f2:	25 e0       	ldi	r18, 0x05	; 5
    73f4:	e2 16       	cp	r14, r18
    73f6:	22 e0       	ldi	r18, 0x02	; 2
    73f8:	f2 06       	cpc	r15, r18
    73fa:	08 f0       	brcs	.+2      	; 0x73fe <processPacket+0xfe>
    73fc:	9d c0       	rjmp	.+314    	; 0x7538 <processPacket+0x238>

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    73fe:	84 30       	cpi	r24, 0x04	; 4
    7400:	91 05       	cpc	r25, r1
    7402:	40 f4       	brcc	.+16     	; 0x7414 <processPacket+0x114>
    7404:	81 30       	cpi	r24, 0x01	; 1
    7406:	91 05       	cpc	r25, r1
    7408:	09 f4       	brne	.+2      	; 0x740c <processPacket+0x10c>
    740a:	9e c0       	rjmp	.+316    	; 0x7548 <processPacket+0x248>
    740c:	02 97       	sbiw	r24, 0x02	; 2
    740e:	09 f0       	breq	.+2      	; 0x7412 <processPacket+0x112>
    7410:	93 c0       	rjmp	.+294    	; 0x7538 <processPacket+0x238>
    7412:	04 c0       	rjmp	.+8      	; 0x741c <processPacket+0x11c>
    7414:	06 97       	sbiw	r24, 0x06	; 6
    7416:	08 f0       	brcs	.+2      	; 0x741a <processPacket+0x11a>
    7418:	8f c0       	rjmp	.+286    	; 0x7538 <processPacket+0x238>
    741a:	96 c0       	rjmp	.+300    	; 0x7548 <processPacket+0x248>
#endif
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
    741c:	ff d1       	rcall	.+1022   	; 0x781c <resetTick>
#ifdef _VERBOSE
			traceln("Tftp: Write request");
#endif
			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
    741e:	6f ef       	ldi	r22, 0xFF	; 255
    7420:	82 e0       	ldi	r24, 0x02	; 2
    7422:	90 e0       	ldi	r25, 0x00	; 0
    7424:	1e d3       	rcall	.+1596   	; 0x7a62 <__eewr_byte_m328p>

#ifdef _TFTP_RANDOM_PORT
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7426:	80 91 26 01 	lds	r24, 0x0126
    742a:	90 91 27 01 	lds	r25, 0x0127
    742e:	44 df       	rcall	.-376    	; 0x72b8 <sockInit>
#else
			tracenum(tftpTransferPort);
#endif
#endif

			lastPacket = highPacket = 0;
    7430:	10 92 1f 01 	sts	0x011F, r1
    7434:	10 92 1e 01 	sts	0x011E, r1
    7438:	10 92 21 01 	sts	0x0121, r1
    743c:	10 92 20 01 	sts	0x0120, r1
			returnCode = ACK; // Send back acknowledge for packet 0
    7440:	12 e0       	ldi	r17, 0x02	; 2
    7442:	d1 2e       	mov	r13, r17
			break;
    7444:	8f c0       	rjmp	.+286    	; 0x7564 <processPacket+0x264>

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
    7446:	ea d1       	rcall	.+980    	; 0x781c <resetTick>

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
    7448:	84 e0       	ldi	r24, 0x04	; 4
    744a:	e8 1a       	sub	r14, r24
    744c:	f1 08       	sbc	r15, r1
			lastPacket = tftpBlock;
    744e:	10 93 21 01 	sts	0x0121, r17
    7452:	00 93 20 01 	sts	0x0120, r16
			writeAddr = (tftpBlock - 1) << 9; // Flash write address for this block
    7456:	01 50       	subi	r16, 0x01	; 1
    7458:	11 09       	sbc	r17, r1
    745a:	10 2f       	mov	r17, r16
    745c:	00 27       	eor	r16, r16
    745e:	11 0f       	add	r17, r17
    7460:	a8 01       	movw	r20, r16
    7462:	60 e0       	ldi	r22, 0x00	; 0
    7464:	70 e0       	ldi	r23, 0x00	; 0
#ifdef _DEBUGMORE_TFTP
			traceln("Tftp: Data for block ");
			tracenum(lastPacket);
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
    7466:	db 01       	movw	r26, r22
    7468:	ca 01       	movw	r24, r20
    746a:	8e 0d       	add	r24, r14
    746c:	9f 1d       	adc	r25, r15
    746e:	a1 1d       	adc	r26, r1
    7470:	b1 1d       	adc	r27, r1
    7472:	81 30       	cpi	r24, 0x01	; 1
    7474:	90 47       	sbci	r25, 0x70	; 112
    7476:	a1 05       	cpc	r26, r1
    7478:	b1 05       	cpc	r27, r1
    747a:	08 f0       	brcs	.+2      	; 0x747e <processPacket+0x17e>
    747c:	67 c0       	rjmp	.+206    	; 0x754c <processPacket+0x24c>
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
    747e:	e1 14       	cp	r14, r1
    7480:	f2 e0       	ldi	r31, 0x02	; 2
    7482:	ff 06       	cpc	r15, r31
    7484:	18 f4       	brcc	.+6      	; 0x748c <processPacket+0x18c>
    7486:	a4 e0       	ldi	r26, 0x04	; 4
    7488:	da 2e       	mov	r13, r26
    748a:	06 c0       	rjmp	.+12     	; 0x7498 <processPacket+0x198>
				else returnCode = ACK;
    748c:	f2 e0       	ldi	r31, 0x02	; 2
    748e:	df 2e       	mov	r13, r31
    7490:	03 c0       	rjmp	.+6      	; 0x7498 <processPacket+0x198>

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
    7492:	2f ef       	ldi	r18, 0xFF	; 255
    7494:	e2 1a       	sub	r14, r18
    7496:	f2 0a       	sbc	r15, r18
    7498:	c7 01       	movw	r24, r14
    749a:	8f 77       	andi	r24, 0x7F	; 127
    749c:	99 27       	eor	r25, r25
    749e:	89 2b       	or	r24, r25
    74a0:	c1 f7       	brne	.-16     	; 0x7492 <processPacket+0x192>
#ifdef _DEBUG_TFTP
				traceln("Tftp: Packet length adjusted to ");
				tracenum(packetLength);
#endif
				if(writeAddr == 0) {
    74a2:	45 2b       	or	r20, r21
    74a4:	46 2b       	or	r20, r22
    74a6:	47 2b       	or	r20, r23
    74a8:	31 f4       	brne	.+12     	; 0x74b6 <processPacket+0x1b6>
					// First sector - validate
					if(!validImage(pageBase)) {
    74aa:	ce 01       	movw	r24, r28
    74ac:	0d 96       	adiw	r24, 0x0d	; 13
    74ae:	42 d1       	rcall	.+644    	; 0x7734 <validImage>
    74b0:	88 23       	and	r24, r24
    74b2:	09 f4       	brne	.+2      	; 0x74b6 <processPacket+0x1b6>
    74b4:	4e c0       	rjmp	.+156    	; 0x7552 <processPacket+0x252>
#ifdef _DEBUG_TFTP
				traceln("Tftp: Writing data from address ");
				tracenum(writeAddr);
#endif

				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
    74b6:	de 01       	movw	r26, r28
    74b8:	1d 96       	adiw	r26, 0x0d	; 13
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    74ba:	20 e0       	ldi	r18, 0x00	; 0
    74bc:	30 e0       	ldi	r19, 0x00	; 0
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
    74be:	81 e0       	ldi	r24, 0x01	; 1
						tracenum(writeAddr + offset);
					}
#endif
					offset += 2;
					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    74c0:	93 e0       	ldi	r25, 0x03	; 3
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    74c2:	65 e0       	ldi	r22, 0x05	; 5
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    74c4:	71 e1       	ldi	r23, 0x11	; 17
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    74c6:	2d c0       	rjmp	.+90     	; 0x7522 <processPacket+0x222>

#ifdef _DEBUG_TFTP
uint8_t processPacket(uint16_t packetSize)
{
#else
uint8_t processPacket()
    74c8:	e1 e0       	ldi	r30, 0x01	; 1
    74ca:	f0 e0       	ldi	r31, 0x00	; 0
    74cc:	ec 0f       	add	r30, r28
    74ce:	fd 1f       	adc	r31, r29
    74d0:	e2 0f       	add	r30, r18
    74d2:	f3 1f       	adc	r31, r19
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
    74d4:	45 85       	ldd	r20, Z+13	; 0x0d
    74d6:	50 e0       	ldi	r21, 0x00	; 0
    74d8:	54 2f       	mov	r21, r20
    74da:	44 27       	eor	r20, r20
    74dc:	ec 91       	ld	r30, X
    74de:	4e 2b       	or	r20, r30
					boot_page_fill(writeAddr + offset, writeValue);
    74e0:	f8 01       	movw	r30, r16
    74e2:	0a 01       	movw	r0, r20
    74e4:	80 93 57 00 	sts	0x0057, r24
    74e8:	e8 95       	spm
    74ea:	11 24       	eor	r1, r1
						tracenum(writeValue);
						trace(" at offset ");
						tracenum(writeAddr + offset);
					}
#endif
					offset += 2;
    74ec:	2e 5f       	subi	r18, 0xFE	; 254
    74ee:	3f 4f       	sbci	r19, 0xFF	; 255
					if(offset % SPM_PAGESIZE == 0) {
    74f0:	a9 01       	movw	r20, r18
    74f2:	4f 77       	andi	r20, 0x7F	; 127
    74f4:	55 27       	eor	r21, r21
    74f6:	45 2b       	or	r20, r21
    74f8:	89 f4       	brne	.+34     	; 0x751c <processPacket+0x21c>
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    74fa:	ee 57       	subi	r30, 0x7E	; 126
    74fc:	f1 09       	sbc	r31, r1
    74fe:	90 93 57 00 	sts	0x0057, r25
    7502:	e8 95       	spm
						boot_spm_busy_wait();
    7504:	07 b6       	in	r0, 0x37	; 55
    7506:	00 fc       	sbrc	r0, 0
    7508:	fd cf       	rjmp	.-6      	; 0x7504 <processPacket+0x204>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    750a:	60 93 57 00 	sts	0x0057, r22
    750e:	e8 95       	spm
						boot_spm_busy_wait();
    7510:	07 b6       	in	r0, 0x37	; 55
    7512:	00 fc       	sbrc	r0, 0
    7514:	fd cf       	rjmp	.-6      	; 0x7510 <processPacket+0x210>
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    7516:	70 93 57 00 	sts	0x0057, r23
    751a:	e8 95       	spm
    751c:	12 96       	adiw	r26, 0x02	; 2
    751e:	0e 5f       	subi	r16, 0xFE	; 254
    7520:	1f 4f       	sbci	r17, 0xFF	; 255
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    7522:	2e 15       	cp	r18, r14
    7524:	3f 05       	cpc	r19, r15
    7526:	80 f2       	brcs	.-96     	; 0x74c8 <processPacket+0x1c8>
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
    7528:	f4 e0       	ldi	r31, 0x04	; 4
    752a:	df 12       	cpse	r13, r31
    752c:	1b c0       	rjmp	.+54     	; 0x7564 <processPacket+0x264>
					// Hand over to application
#ifdef _VERBOSE
					traceln("Tftp: Flash is complete");
#endif
					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    752e:	6e ee       	ldi	r22, 0xEE	; 238
    7530:	82 e0       	ldi	r24, 0x02	; 2
    7532:	90 e0       	ldi	r25, 0x00	; 0
    7534:	96 d2       	rcall	.+1324   	; 0x7a62 <__eewr_byte_m328p>
    7536:	16 c0       	rjmp	.+44     	; 0x7564 <processPacket+0x264>
#endif

#ifdef _TFTP_RANDOM_PORT
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7538:	80 91 26 01 	lds	r24, 0x0126
    753c:	90 91 27 01 	lds	r25, 0x0127
    7540:	bb de       	rcall	.-650    	; 0x72b8 <sockInit>
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
    7542:	dd 24       	eor	r13, r13
    7544:	d3 94       	inc	r13
			break;
    7546:	0e c0       	rjmp	.+28     	; 0x7564 <processPacket+0x264>
		&& ((tftpBlock > MAX_ADDR/0x200)
		|| (tftpBlock < highPacket)
		|| (tftpBlock > highPacket+1))) tftpOpcode = TFTP_OPCODE_UKN;
	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE)) tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
    7548:	d1 2c       	mov	r13, r1
    754a:	0c c0       	rjmp	.+24     	; 0x7564 <processPacket+0x264>
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.
#ifdef _VERBOSE
				traceln("Tftp: Flash is full");
#endif
				returnCode = ERROR_FULL;
    754c:	93 e0       	ldi	r25, 0x03	; 3
    754e:	d9 2e       	mov	r13, r25
    7550:	09 c0       	rjmp	.+18     	; 0x7564 <processPacket+0x264>
				tracenum(packetLength);
#endif
				if(writeAddr == 0) {
					// First sector - validate
					if(!validImage(pageBase)) {
						returnCode = INVALID_IMAGE;
    7552:	85 e0       	ldi	r24, 0x05	; 5
    7554:	d8 2e       	mov	r13, r24
    7556:	06 c0       	rjmp	.+12     	; 0x7564 <processPacket+0x264>

	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR/0x200)
		|| (tftpBlock < highPacket)
		|| (tftpBlock > highPacket+1))) tftpOpcode = TFTP_OPCODE_UKN;
	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE)) tftpOpcode = TFTP_OPCODE_UKN;
    7558:	25 e0       	ldi	r18, 0x05	; 5
    755a:	e2 16       	cp	r14, r18
    755c:	22 e0       	ldi	r18, 0x02	; 2
    755e:	f2 06       	cpc	r15, r18
    7560:	58 f7       	brcc	.-42     	; 0x7538 <processPacket+0x238>
    7562:	71 cf       	rjmp	.-286    	; 0x7446 <processPacket+0x146>
			returnCode = ERROR_INVALID;
			break;

	}
	return(returnCode);
}
    7564:	8d 2d       	mov	r24, r13
    7566:	c4 5f       	subi	r28, 0xF4	; 244
    7568:	dd 4f       	sbci	r29, 0xFD	; 253
    756a:	de bf       	out	0x3e, r29	; 62
    756c:	cd bf       	out	0x3d, r28	; 61
    756e:	df 91       	pop	r29
    7570:	cf 91       	pop	r28
    7572:	1f 91       	pop	r17
    7574:	0f 91       	pop	r16
    7576:	ff 90       	pop	r15
    7578:	ef 90       	pop	r14
    757a:	df 90       	pop	r13
    757c:	cf 90       	pop	r12
    757e:	08 95       	ret

00007580 <sendResponse>:


void sendResponse(uint16_t response)
{
    7580:	bf 92       	push	r11
    7582:	cf 92       	push	r12
    7584:	df 92       	push	r13
    7586:	ef 92       	push	r14
    7588:	ff 92       	push	r15
    758a:	0f 93       	push	r16
    758c:	1f 93       	push	r17
    758e:	cf 93       	push	r28
    7590:	df 93       	push	r29
    7592:	cd b7       	in	r28, 0x3d	; 61
    7594:	de b7       	in	r29, 0x3e	; 62
    7596:	c4 56       	subi	r28, 0x64	; 100
    7598:	d1 09       	sbc	r29, r1
    759a:	de bf       	out	0x3e, r29	; 62
    759c:	cd bf       	out	0x3d, r28	; 61
    759e:	8c 01       	movw	r16, r24
	uint8_t txBuffer[100];
	uint8_t* txPtr = txBuffer;
	uint8_t packetLength;
	uint16_t writePointer;

	writePointer = netReadWord(REG_S3_TX_WR0) + S3_TX_START;
    75a0:	84 e2       	ldi	r24, 0x24	; 36
    75a2:	97 e0       	ldi	r25, 0x07	; 7
    75a4:	2f de       	rcall	.-930    	; 0x7204 <netReadWord>
    75a6:	98 5a       	subi	r25, 0xA8	; 168
    75a8:	7c 01       	movw	r14, r24
	switch(response) {
    75aa:	02 30       	cpi	r16, 0x02	; 2
    75ac:	11 05       	cpc	r17, r1
    75ae:	59 f1       	breq	.+86     	; 0x7606 <sendResponse+0x86>
    75b0:	20 f4       	brcc	.+8      	; 0x75ba <sendResponse+0x3a>
    75b2:	01 30       	cpi	r16, 0x01	; 1
    75b4:	11 05       	cpc	r17, r1
    75b6:	39 f4       	brne	.+14     	; 0x75c6 <sendResponse+0x46>
    75b8:	14 c0       	rjmp	.+40     	; 0x75e2 <sendResponse+0x62>
    75ba:	03 30       	cpi	r16, 0x03	; 3
    75bc:	11 05       	cpc	r17, r1
    75be:	d1 f0       	breq	.+52     	; 0x75f4 <sendResponse+0x74>
    75c0:	04 30       	cpi	r16, 0x04	; 4
    75c2:	11 05       	cpc	r17, r1
    75c4:	79 f1       	breq	.+94     	; 0x7624 <sendResponse+0xa4>
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
    75c6:	4a e0       	ldi	r20, 0x0A	; 10
    75c8:	50 e0       	ldi	r21, 0x00	; 0
    75ca:	60 e8       	ldi	r22, 0x80	; 128
    75cc:	70 e7       	ldi	r23, 0x70	; 112
    75ce:	ce 01       	movw	r24, r28
    75d0:	01 96       	adiw	r24, 0x01	; 1
    75d2:	36 d2       	rcall	.+1132   	; 0x7a40 <memcpy_P>
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
    75d4:	8a e0       	ldi	r24, 0x0A	; 10
	}

	txPtr = txBuffer;
	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    75d6:	8e 01       	movw	r16, r28
    75d8:	0f 5f       	subi	r16, 0xFF	; 255
    75da:	1f 4f       	sbci	r17, 0xFF	; 255
	}
	return(returnCode);
}


void sendResponse(uint16_t response)
    75dc:	b8 2e       	mov	r11, r24
    75de:	b0 0e       	add	r11, r16
    75e0:	3d c0       	rjmp	.+122    	; 0x765c <sendResponse+0xdc>
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
    75e2:	4c e0       	ldi	r20, 0x0C	; 12
    75e4:	50 e0       	ldi	r21, 0x00	; 0
    75e6:	65 e9       	ldi	r22, 0x95	; 149
    75e8:	70 e7       	ldi	r23, 0x70	; 112
    75ea:	ce 01       	movw	r24, r28
    75ec:	01 96       	adiw	r24, 0x01	; 1
    75ee:	28 d2       	rcall	.+1104   	; 0x7a40 <memcpy_P>
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
    75f0:	8c e0       	ldi	r24, 0x0C	; 12
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
			break;
    75f2:	f1 cf       	rjmp	.-30     	; 0x75d6 <sendResponse+0x56>

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
    75f4:	49 e0       	ldi	r20, 0x09	; 9
    75f6:	50 e0       	ldi	r21, 0x00	; 0
    75f8:	6b e8       	ldi	r22, 0x8B	; 139
    75fa:	70 e7       	ldi	r23, 0x70	; 112
    75fc:	ce 01       	movw	r24, r28
    75fe:	01 96       	adiw	r24, 0x01	; 1
    7600:	1f d2       	rcall	.+1086   	; 0x7a40 <memcpy_P>
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
    7602:	89 e0       	ldi	r24, 0x09	; 9
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
			break;
    7604:	e8 cf       	rjmp	.-48     	; 0x75d6 <sendResponse+0x56>

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
    7606:	80 91 20 01 	lds	r24, 0x0120
    760a:	90 91 21 01 	lds	r25, 0x0121
    760e:	20 91 1e 01 	lds	r18, 0x011E
    7612:	30 91 1f 01 	lds	r19, 0x011F
    7616:	28 17       	cp	r18, r24
    7618:	39 07       	cpc	r19, r25
    761a:	20 f4       	brcc	.+8      	; 0x7624 <sendResponse+0xa4>
    761c:	90 93 1f 01 	sts	0x011F, r25
    7620:	80 93 1e 01 	sts	0x011E, r24
		case FINAL_ACK:
#ifdef _DEBUG_TFTP
			if(response == FINAL_ACK) traceln("Tftp: Sent Final ACK ");
#endif
			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
    7624:	19 82       	std	Y+1, r1	; 0x01
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
    7626:	84 e0       	ldi	r24, 0x04	; 4
    7628:	8a 83       	std	Y+2, r24	; 0x02
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
    762a:	80 91 20 01 	lds	r24, 0x0120
    762e:	90 91 21 01 	lds	r25, 0x0121
    7632:	9b 83       	std	Y+3, r25	; 0x03
			*txPtr = lastPacket & 0xff;
    7634:	8c 83       	std	Y+4, r24	; 0x04
#endif
		case FINAL_ACK:
#ifdef _DEBUG_TFTP
			if(response == FINAL_ACK) traceln("Tftp: Sent Final ACK ");
#endif
			packetLength = 4;
    7636:	84 e0       	ldi	r24, 0x04	; 4
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
			*txPtr = lastPacket & 0xff;
			break;
    7638:	ce cf       	rjmp	.-100    	; 0x75d6 <sendResponse+0x56>
	}

	txPtr = txBuffer;
	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);
    763a:	f8 01       	movw	r30, r16
    763c:	61 91       	ld	r22, Z+
    763e:	8f 01       	movw	r16, r30
    7640:	67 01       	movw	r12, r14
    7642:	ff ef       	ldi	r31, 0xFF	; 255
    7644:	cf 1a       	sub	r12, r31
    7646:	df 0a       	sbc	r13, r31
    7648:	c7 01       	movw	r24, r14
    764a:	a9 dd       	rcall	.-1198   	; 0x719e <netWriteReg>
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    764c:	c1 14       	cp	r12, r1
    764e:	80 e6       	ldi	r24, 0x60	; 96
    7650:	d8 06       	cpc	r13, r24
    7652:	19 f4       	brne	.+6      	; 0x765a <sendResponse+0xda>
    7654:	c1 2c       	mov	r12, r1
    7656:	58 e5       	ldi	r21, 0x58	; 88
    7658:	d5 2e       	mov	r13, r21
    765a:	76 01       	movw	r14, r12
			*txPtr = lastPacket & 0xff;
			break;
	}

	txPtr = txBuffer;
	while(packetLength--) {
    765c:	b0 12       	cpse	r11, r16
    765e:	ed cf       	rjmp	.-38     	; 0x763a <sendResponse+0xba>
		netWriteReg(writePointer++, *txPtr++);
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}
	netWriteWord(REG_S3_TX_WR0, writePointer - S3_TX_START);
    7660:	b7 01       	movw	r22, r14
    7662:	78 55       	subi	r23, 0x58	; 88
    7664:	84 e2       	ldi	r24, 0x24	; 36
    7666:	97 e0       	ldi	r25, 0x07	; 7
    7668:	e1 dd       	rcall	.-1086   	; 0x722c <netWriteWord>
	netWriteReg(REG_S3_CR, CR_SEND);
    766a:	60 e2       	ldi	r22, 0x20	; 32
    766c:	81 e0       	ldi	r24, 0x01	; 1
    766e:	97 e0       	ldi	r25, 0x07	; 7
    7670:	96 dd       	rcall	.-1236   	; 0x719e <netWriteReg>
	while(netReadReg(REG_S3_CR));
    7672:	81 e0       	ldi	r24, 0x01	; 1
    7674:	97 e0       	ldi	r25, 0x07	; 7
    7676:	ac dd       	rcall	.-1192   	; 0x71d0 <netReadReg>
    7678:	81 11       	cpse	r24, r1
    767a:	fb cf       	rjmp	.-10     	; 0x7672 <sendResponse+0xf2>
#ifdef _VERBOSE
	traceln("Tftp: Response sent");
#endif
}
    767c:	cc 59       	subi	r28, 0x9C	; 156
    767e:	df 4f       	sbci	r29, 0xFF	; 255
    7680:	de bf       	out	0x3e, r29	; 62
    7682:	cd bf       	out	0x3d, r28	; 61
    7684:	df 91       	pop	r29
    7686:	cf 91       	pop	r28
    7688:	1f 91       	pop	r17
    768a:	0f 91       	pop	r16
    768c:	ff 90       	pop	r15
    768e:	ef 90       	pop	r14
    7690:	df 90       	pop	r13
    7692:	cf 90       	pop	r12
    7694:	bf 90       	pop	r11
    7696:	08 95       	ret

00007698 <tftpInit>:

/**
 * Initializes the network controller
 */
void tftpInit()
{
    7698:	cf 93       	push	r28
	// Open socket
	sockInit(TFTP_PORT);
    769a:	85 e4       	ldi	r24, 0x45	; 69
    769c:	90 e0       	ldi	r25, 0x00	; 0
    769e:	0c de       	rcall	.-1000   	; 0x72b8 <sockInit>

#ifndef _TFTP_RANDOM_PORT
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
    76a0:	87 e1       	ldi	r24, 0x17	; 23
    76a2:	90 e0       	ldi	r25, 0x00	; 0
    76a4:	d6 d1       	rcall	.+940    	; 0x7a52 <__eerd_byte_m328p>
    76a6:	8b 3b       	cpi	r24, 0xBB	; 187
    76a8:	91 f4       	brne	.+36     	; 0x76ce <tftpInit+0x36>
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
    76aa:	89 e1       	ldi	r24, 0x19	; 25
    76ac:	90 e0       	ldi	r25, 0x00	; 0
    76ae:	d1 d1       	rcall	.+930    	; 0x7a52 <__eerd_byte_m328p>
    76b0:	c8 2f       	mov	r28, r24
    76b2:	88 e1       	ldi	r24, 0x18	; 24
    76b4:	90 e0       	ldi	r25, 0x00	; 0
    76b6:	cd d1       	rcall	.+922    	; 0x7a52 <__eerd_byte_m328p>
    76b8:	2c 2f       	mov	r18, r28
    76ba:	30 e0       	ldi	r19, 0x00	; 0
    76bc:	32 2f       	mov	r19, r18
    76be:	22 27       	eor	r18, r18
    76c0:	28 0f       	add	r18, r24
    76c2:	31 1d       	adc	r19, r1
    76c4:	30 93 27 01 	sts	0x0127, r19
    76c8:	20 93 26 01 	sts	0x0126, r18
    76cc:	06 c0       	rjmp	.+12     	; 0x76da <tftpInit+0x42>
	else
		tftpTransferPort = TFTP_STATIC_PORT;
    76ce:	89 e7       	ldi	r24, 0x79	; 121
    76d0:	97 eb       	ldi	r25, 0xB7	; 183
    76d2:	90 93 27 01 	sts	0x0127, r25
    76d6:	80 93 26 01 	sts	0x0126, r24
#ifndef _TFTP_RANDOM_PORT
	traceln("\t   Port: ");
	tracenum(tftpTransferPort);
#endif
#endif
}
    76da:	cf 91       	pop	r28
    76dc:	08 95       	ret

000076de <tftpPoll>:

/**
 * Looks for a connection
 */
uint8_t tftpPoll()
{
    76de:	cf 93       	push	r28
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = netReadWord(REG_S3_RX_RSR0);
    76e0:	86 e2       	ldi	r24, 0x26	; 38
    76e2:	97 e0       	ldi	r25, 0x07	; 7
    76e4:	8f dd       	rcall	.-1250   	; 0x7204 <netReadWord>
// 			_delay_ms(400);
// 			packetSize = netReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
    76e6:	89 2b       	or	r24, r25
    76e8:	11 f4       	brne	.+4      	; 0x76ee <tftpPoll+0x10>
		netWriteReg(REG_S3_CR, CR_CLOSE);
		// Complete
		return(0);
	}
	// Tftp continues
	return(1);
    76ea:	81 e0       	ldi	r24, 0x01	; 1
    76ec:	21 c0       	rjmp	.+66     	; 0x7730 <tftpPoll+0x52>
// 			packetSize = netReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;
    76ee:	81 e0       	ldi	r24, 0x01	; 1
    76f0:	80 93 29 01 	sts	0x0129, r24

		while((netReadReg(REG_S3_IR) & IR_RECV)) {
    76f4:	0d c0       	rjmp	.+26     	; 0x7710 <tftpPoll+0x32>
			netWriteReg(REG_S3_IR, IR_RECV);
    76f6:	64 e0       	ldi	r22, 0x04	; 4
    76f8:	82 e0       	ldi	r24, 0x02	; 2
    76fa:	97 e0       	ldi	r25, 0x07	; 7
    76fc:	50 dd       	rcall	.-1376   	; 0x719e <netWriteReg>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    76fe:	2f ef       	ldi	r18, 0xFF	; 255
    7700:	87 e8       	ldi	r24, 0x87	; 135
    7702:	93 e1       	ldi	r25, 0x13	; 19
    7704:	21 50       	subi	r18, 0x01	; 1
    7706:	80 40       	sbci	r24, 0x00	; 0
    7708:	90 40       	sbci	r25, 0x00	; 0
    770a:	e1 f7       	brne	.-8      	; 0x7704 <tftpPoll+0x26>
    770c:	00 c0       	rjmp	.+0      	; 0x770e <tftpPoll+0x30>
    770e:	00 00       	nop
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;

		while((netReadReg(REG_S3_IR) & IR_RECV)) {
    7710:	82 e0       	ldi	r24, 0x02	; 2
    7712:	97 e0       	ldi	r25, 0x07	; 7
    7714:	5d dd       	rcall	.-1350   	; 0x71d0 <netReadReg>
    7716:	82 fd       	sbrc	r24, 2
    7718:	ee cf       	rjmp	.-36     	; 0x76f6 <tftpPoll+0x18>
		// Process Packet and get TFTP response code
#ifdef _DEBUG_TFTP
		packetSize = netReadWord(REG_S3_RX_RSR0);
		response = processPacket(packetSize);
#else
		response = processPacket();
    771a:	f2 dd       	rcall	.-1052   	; 0x7300 <processPacket>
    771c:	c8 2f       	mov	r28, r24
#endif
		// Send the response
		sendResponse(response);
    771e:	90 e0       	ldi	r25, 0x00	; 0
    7720:	2f df       	rcall	.-418    	; 0x7580 <sendResponse>
	}
	if(response == FINAL_ACK) {
    7722:	c4 30       	cpi	r28, 0x04	; 4
    7724:	11 f7       	brne	.-60     	; 0x76ea <tftpPoll+0xc>
		netWriteReg(REG_S3_CR, CR_CLOSE);
    7726:	60 e1       	ldi	r22, 0x10	; 16
    7728:	81 e0       	ldi	r24, 0x01	; 1
    772a:	97 e0       	ldi	r25, 0x07	; 7
    772c:	38 dd       	rcall	.-1424   	; 0x719e <netWriteReg>
		// Complete
		return(0);
    772e:	80 e0       	ldi	r24, 0x00	; 0
	}
	// Tftp continues
	return(1);
}
    7730:	cf 91       	pop	r28
    7732:	08 95       	ret

00007734 <validImage>:
#include "debug.h"
#include "serial.h"


uint8_t validImage(uint8_t* base)
{
    7734:	20 e0       	ldi	r18, 0x00	; 0
    7736:	30 e0       	ldi	r19, 0x00	; 0
#include "validate.h"
#include "debug.h"
#include "serial.h"


uint8_t validImage(uint8_t* base)
    7738:	fc 01       	movw	r30, r24
    773a:	e2 0f       	add	r30, r18
    773c:	f3 1f       	adc	r31, r19
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
    773e:	40 81       	ld	r20, Z
    7740:	4c 30       	cpi	r20, 0x0C	; 12
    7742:	51 f4       	brne	.+20     	; 0x7758 <validImage+0x24>
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
		}
		if(base[i + 1] != 0x94) {
    7744:	41 81       	ldd	r20, Z+1	; 0x01
    7746:	44 39       	cpi	r20, 0x94	; 148
    7748:	39 f4       	brne	.+14     	; 0x7758 <validImage+0x24>
    774a:	2c 5f       	subi	r18, 0xFC	; 252
    774c:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
    774e:	24 33       	cpi	r18, 0x34	; 52
    7750:	31 05       	cpc	r19, r1
    7752:	91 f7       	brne	.-28     	; 0x7738 <validImage+0x4>
		}
	}
#ifdef _DEBUG_VALD
	traceln("Vald: Valid image");
#endif
	return(1);
    7754:	81 e0       	ldi	r24, 0x01	; 1
    7756:	08 95       	ret
			tracenum(i);
			trace(" with ");
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
    7758:	80 e0       	ldi	r24, 0x00	; 0
	}
#ifdef _DEBUG_VALD
	traceln("Vald: Valid image");
#endif
	return(1);
}
    775a:	08 95       	ret

0000775c <watchdogDisable>:
 */
uint8_t watchdogDisable(void)
{
	uint8_t mcusr_mirror;

	mcusr_mirror = MCUSR;
    775c:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
    775e:	14 be       	out	0x34, r1	; 52
	wdt_disable();
    7760:	98 e1       	ldi	r25, 0x18	; 24
    7762:	0f b6       	in	r0, 0x3f	; 63
    7764:	f8 94       	cli
    7766:	90 93 60 00 	sts	0x0060, r25
    776a:	10 92 60 00 	sts	0x0060, r1
    776e:	0f be       	out	0x3f, r0	; 63

	return(mcusr_mirror);
}
    7770:	08 95       	ret

00007772 <watchdogReset>:

void watchdogReset(void)
{
	wdt_reset();
    7772:	a8 95       	wdr
    7774:	08 95       	ret

00007776 <watchdogConfig>:
}

void watchdogConfig(uint8_t x)
{
	WDTCSR = _BV(WDCE) | _BV(WDE);
    7776:	e0 e6       	ldi	r30, 0x60	; 96
    7778:	f0 e0       	ldi	r31, 0x00	; 0
    777a:	98 e1       	ldi	r25, 0x18	; 24
    777c:	90 83       	st	Z, r25
	WDTCSR = x;
    777e:	80 83       	st	Z, r24
    7780:	08 95       	ret

00007782 <serialInit>:
#include "pin_defs.h"


void serialInit()
{
	UCSR0A = _BV(U2X0); //Double speed mode USART0
    7782:	82 e0       	ldi	r24, 0x02	; 2
    7784:	80 93 c0 00 	sts	0x00C0, r24
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);
    7788:	88 e1       	ldi	r24, 0x18	; 24
    778a:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = _BV(UCSZ00) | _BV(UCSZ01);
    778e:	86 e0       	ldi	r24, 0x06	; 6
    7790:	80 93 c2 00 	sts	0x00C2, r24
	UBRR0L = (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
    7794:	80 e1       	ldi	r24, 0x10	; 16
    7796:	80 93 c4 00 	sts	0x00C4, r24
    779a:	08 95       	ret

0000779c <putch>:
}


void putch(uint8_t c)
{
	while(!(UCSR0A & _BV(UDRE0)));
    779c:	90 91 c0 00 	lds	r25, 0x00C0
    77a0:	95 ff       	sbrs	r25, 5
    77a2:	fc cf       	rjmp	.-8      	; 0x779c <putch>
	UDR0 = c;
    77a4:	80 93 c6 00 	sts	0x00C6, r24
    77a8:	08 95       	ret

000077aa <puthex>:
}


void puthex(uint8_t c)
{
	c &= 0xf;
    77aa:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
    77ac:	8a 30       	cpi	r24, 0x0A	; 10
    77ae:	08 f0       	brcs	.+2      	; 0x77b2 <puthex+0x8>
    77b0:	89 5f       	subi	r24, 0xF9	; 249
	while(!(UCSR0A & _BV(UDRE0)));
    77b2:	90 91 c0 00 	lds	r25, 0x00C0
    77b6:	95 ff       	sbrs	r25, 5
    77b8:	fc cf       	rjmp	.-8      	; 0x77b2 <puthex+0x8>
	UDR0 = c + '0';
    77ba:	80 5d       	subi	r24, 0xD0	; 208
    77bc:	80 93 c6 00 	sts	0x00C6, r24
    77c0:	08 95       	ret

000077c2 <getch>:

uint8_t getch(void)
{
	uint8_t ch;

	while(!(UCSR0A & _BV(RXC0)));
    77c2:	80 91 c0 00 	lds	r24, 0x00C0
    77c6:	87 ff       	sbrs	r24, 7
    77c8:	fc cf       	rjmp	.-8      	; 0x77c2 <getch>
	if(!(UCSR0A & _BV(FE0))) {
    77ca:	80 91 c0 00 	lds	r24, 0x00C0
    77ce:	84 ff       	sbrs	r24, 4
		 * expects to be talking to the application, and DON'T reset the
		 * watchdog.  This should cause the bootloader to abort and run
		 * the application "soon", if it keeps happening.  (Note that we
		 * don't care that an invalid char is returned...)
		 */
		watchdogReset();
    77d0:	d0 df       	rcall	.-96     	; 0x7772 <watchdogReset>
	}
	ch = UDR0;
    77d2:	80 91 c6 00 	lds	r24, 0x00C6

	return ch;
}
    77d6:	08 95       	ret

000077d8 <updateLed>:
uint16_t tick = 0;


void updateLed(void)
{
	uint16_t nextTimer1 = TCNT1;
    77d8:	80 91 84 00 	lds	r24, 0x0084
    77dc:	90 91 85 00 	lds	r25, 0x0085
	if(nextTimer1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
    77e0:	92 ff       	sbrs	r25, 2
    77e2:	05 c0       	rjmp	.+10     	; 0x77ee <updateLed+0x16>
    77e4:	25 b1       	in	r18, 0x05	; 5
    77e6:	30 e2       	ldi	r19, 0x20	; 32
    77e8:	23 27       	eor	r18, r19
    77ea:	25 b9       	out	0x05, r18	; 5
    77ec:	01 c0       	rjmp	.+2      	; 0x77f0 <updateLed+0x18>
	else LED_PORT &= ~_BV(LED); // Led pin low
    77ee:	2d 98       	cbi	0x05, 5	; 5
	if(nextTimer1 < lastTimer1) {
    77f0:	20 91 2a 01 	lds	r18, 0x012A
    77f4:	30 91 2b 01 	lds	r19, 0x012B
    77f8:	82 17       	cp	r24, r18
    77fa:	93 07       	cpc	r25, r19
    77fc:	50 f4       	brcc	.+20     	; 0x7812 <updateLed+0x3a>
		tick++;
    77fe:	20 91 22 01 	lds	r18, 0x0122
    7802:	30 91 23 01 	lds	r19, 0x0123
    7806:	2f 5f       	subi	r18, 0xFF	; 255
    7808:	3f 4f       	sbci	r19, 0xFF	; 255
    780a:	30 93 23 01 	sts	0x0123, r19
    780e:	20 93 22 01 	sts	0x0122, r18
		tracenum(nextTimer1);
		traceln(" lTM: ");
		tracenum(lastTimer1);
#endif
	}
	lastTimer1 = nextTimer1;
    7812:	90 93 2b 01 	sts	0x012B, r25
    7816:	80 93 2a 01 	sts	0x012A, r24
    781a:	08 95       	ret

0000781c <resetTick>:
}

void resetTick(void)
{
	TCNT1 = 0;
    781c:	10 92 85 00 	sts	0x0085, r1
    7820:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
    7824:	10 92 23 01 	sts	0x0123, r1
    7828:	10 92 22 01 	sts	0x0122, r1
    782c:	08 95       	ret

0000782e <timedOut>:
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if (pgm_read_word(0x0000) == 0xFFFF) return(0);
    782e:	e0 e0       	ldi	r30, 0x00	; 0
    7830:	f0 e0       	ldi	r31, 0x00	; 0
    7832:	85 91       	lpm	r24, Z+
    7834:	94 91       	lpm	r25, Z
    7836:	01 96       	adiw	r24, 0x01	; 1
    7838:	41 f0       	breq	.+16     	; 0x784a <timedOut+0x1c>
	if(tick > TIMEOUT) return(1);
    783a:	81 e0       	ldi	r24, 0x01	; 1
    783c:	20 91 22 01 	lds	r18, 0x0122
    7840:	30 91 23 01 	lds	r19, 0x0123
    7844:	25 30       	cpi	r18, 0x05	; 5
    7846:	31 05       	cpc	r19, r1
    7848:	08 f4       	brcc	.+2      	; 0x784c <timedOut+0x1e>
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if (pgm_read_word(0x0000) == 0xFFFF) return(0);
    784a:	80 e0       	ldi	r24, 0x00	; 0
	if(tick > TIMEOUT) return(1);
	else return(0);
}
    784c:	08 95       	ret

0000784e <verifySpace>:
uint8_t  length;


void verifySpace()
{
	if(getch() != CRC_EOP) {
    784e:	b9 df       	rcall	.-142    	; 0x77c2 <getch>
    7850:	80 32       	cpi	r24, 0x20	; 32
    7852:	19 f0       	breq	.+6      	; 0x785a <verifySpace+0xc>
		watchdogConfig(WATCHDOG_16MS);	// shorten WD timeout
    7854:	88 e0       	ldi	r24, 0x08	; 8
    7856:	8f df       	rcall	.-226    	; 0x7776 <watchdogConfig>
    7858:	ff cf       	rjmp	.-2      	; 0x7858 <verifySpace+0xa>
		while(1)						// and busy-loop so that WD causes
			;							// a reset and app start.
	}
	putch(STK_INSYNC);
    785a:	84 e1       	ldi	r24, 0x14	; 20
    785c:	9f cf       	rjmp	.-194    	; 0x779c <putch>

0000785e <getNch>:
}


void getNch(uint8_t count)
{
    785e:	cf 93       	push	r28
    7860:	c8 2f       	mov	r28, r24
	do getch();
    7862:	af df       	rcall	.-162    	; 0x77c2 <getch>
	while(--count);
    7864:	c1 50       	subi	r28, 0x01	; 1
    7866:	e9 f7       	brne	.-6      	; 0x7862 <getNch+0x4>
	verifySpace();
}
    7868:	cf 91       	pop	r28

void getNch(uint8_t count)
{
	do getch();
	while(--count);
	verifySpace();
    786a:	f1 cf       	rjmp	.-30     	; 0x784e <verifySpace>

0000786c <proccessCommand>:
}


uint8_t proccessCommand()
{
    786c:	0f 93       	push	r16
    786e:	1f 93       	push	r17
    7870:	cf 93       	push	r28
    7872:	df 93       	push	r29
    7874:	cd b7       	in	r28, 0x3d	; 61
    7876:	de b7       	in	r29, 0x3e	; 62
    7878:	c1 50       	subi	r28, 0x01	; 1
    787a:	d1 40       	sbci	r29, 0x01	; 1
    787c:	de bf       	out	0x3e, r29	; 62
    787e:	cd bf       	out	0x3d, r28	; 61
	uint8_t ch;

	ch = getch();
    7880:	a0 df       	rcall	.-192    	; 0x77c2 <getch>

	if(ch == STK_GET_PARAMETER) {
    7882:	81 34       	cpi	r24, 0x41	; 65
    7884:	b1 f4       	brne	.+44     	; 0x78b2 <proccessCommand+0x46>
		unsigned char which = getch();
    7886:	9d df       	rcall	.-198    	; 0x77c2 <getch>
		verifySpace();
    7888:	cf 5f       	subi	r28, 0xFF	; 255
    788a:	de 4f       	sbci	r29, 0xFE	; 254
    788c:	88 83       	st	Y, r24
    788e:	c1 50       	subi	r28, 0x01	; 1
    7890:	d1 40       	sbci	r29, 0x01	; 1
    7892:	dd df       	rcall	.-70     	; 0x784e <verifySpace>
		if(which == 0x82) {
    7894:	cf 5f       	subi	r28, 0xFF	; 255
    7896:	de 4f       	sbci	r29, 0xFE	; 254
    7898:	88 81       	ld	r24, Y
    789a:	c1 50       	subi	r28, 0x01	; 1
    789c:	d1 40       	sbci	r29, 0x01	; 1
    789e:	82 38       	cpi	r24, 0x82	; 130
    78a0:	11 f4       	brne	.+4      	; 0x78a6 <proccessCommand+0x3a>
			/*
			 * Send tftpboot version as "minor SW version"
			 */
			putch(ARIADNE_MINVER);
    78a2:	84 e0       	ldi	r24, 0x04	; 4
    78a4:	04 c0       	rjmp	.+8      	; 0x78ae <proccessCommand+0x42>
		} else if(which == 0x81) {
    78a6:	81 38       	cpi	r24, 0x81	; 129
    78a8:	09 f4       	brne	.+2      	; 0x78ac <proccessCommand+0x40>
    78aa:	1f c0       	rjmp	.+62     	; 0x78ea <proccessCommand+0x7e>
		} else {
			/*
			 * GET PARAMETER returns a generic 0x03 reply for
			 * other parameters - enough to keep Avrdude happy
			 */
			putch(0x03);
    78ac:	83 e0       	ldi	r24, 0x03	; 3
    78ae:	76 df       	rcall	.-276    	; 0x779c <putch>
    78b0:	b0 c0       	rjmp	.+352    	; 0x7a12 <proccessCommand+0x1a6>
		}
	} else if(ch == STK_SET_DEVICE) {
    78b2:	82 34       	cpi	r24, 0x42	; 66
    78b4:	11 f4       	brne	.+4      	; 0x78ba <proccessCommand+0x4e>
		// SET DEVICE is ignored
		getNch(20);
    78b6:	84 e1       	ldi	r24, 0x14	; 20
    78b8:	03 c0       	rjmp	.+6      	; 0x78c0 <proccessCommand+0x54>
	} else if(ch == STK_SET_DEVICE_EXT) {
    78ba:	85 34       	cpi	r24, 0x45	; 69
    78bc:	19 f4       	brne	.+6      	; 0x78c4 <proccessCommand+0x58>
		// SET DEVICE EXT is ignored
		getNch(4);
    78be:	84 e0       	ldi	r24, 0x04	; 4
    78c0:	ce df       	rcall	.-100    	; 0x785e <getNch>
    78c2:	a7 c0       	rjmp	.+334    	; 0x7a12 <proccessCommand+0x1a6>
	} else if(ch == STK_LOAD_ADDRESS) {
    78c4:	85 35       	cpi	r24, 0x55	; 85
    78c6:	69 f4       	brne	.+26     	; 0x78e2 <proccessCommand+0x76>
		// LOAD ADDRESS
		uint16_t newAddress;
		newAddress = getch();
    78c8:	7c df       	rcall	.-264    	; 0x77c2 <getch>
    78ca:	18 2f       	mov	r17, r24
		newAddress = (newAddress & 0xff) | (getch() << 8);
    78cc:	7a df       	rcall	.-268    	; 0x77c2 <getch>
    78ce:	21 2f       	mov	r18, r17
    78d0:	30 e0       	ldi	r19, 0x00	; 0
    78d2:	38 2b       	or	r19, r24
#ifdef RAMPZ
		// Transfer top bit to RAMPZ
		RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif

		newAddress += newAddress; // Convert from word address to byte address
    78d4:	22 0f       	add	r18, r18
    78d6:	33 1f       	adc	r19, r19
		address = newAddress;
    78d8:	30 93 25 01 	sts	0x0125, r19
    78dc:	20 93 24 01 	sts	0x0124, r18
    78e0:	97 c0       	rjmp	.+302    	; 0x7a10 <proccessCommand+0x1a4>
		verifySpace();
	} else if(ch == STK_UNIVERSAL) {
    78e2:	86 35       	cpi	r24, 0x56	; 86
    78e4:	21 f4       	brne	.+8      	; 0x78ee <proccessCommand+0x82>
		// UNIVERSAL command is ignored
		getNch(4);
    78e6:	84 e0       	ldi	r24, 0x04	; 4
    78e8:	ba df       	rcall	.-140    	; 0x785e <getNch>
		putch(0x00);
    78ea:	80 e0       	ldi	r24, 0x00	; 0
    78ec:	e0 cf       	rjmp	.-64     	; 0x78ae <proccessCommand+0x42>
	}
	/* Write memory, length is big endian and is in bytes */
	else if(ch == STK_PROG_PAGE) {
    78ee:	84 36       	cpi	r24, 0x64	; 100
    78f0:	09 f0       	breq	.+2      	; 0x78f4 <proccessCommand+0x88>
    78f2:	5e c0       	rjmp	.+188    	; 0x79b0 <proccessCommand+0x144>
		// PROGRAM PAGE - we support flash programming only, not EEPROM
		uint8_t  buff[256];
		uint8_t* bufPtr;
		uint16_t addrPtr;

		getch();			/* getlen() */
    78f4:	66 df       	rcall	.-308    	; 0x77c2 <getch>
		length = getch();
    78f6:	65 df       	rcall	.-310    	; 0x77c2 <getch>
    78f8:	80 93 2c 01 	sts	0x012C, r24
		getch();
    78fc:	62 df       	rcall	.-316    	; 0x77c2 <getch>

		// If we are in RWW section, immediately start page erase
		if(address < NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    78fe:	e0 91 24 01 	lds	r30, 0x0124
    7902:	f0 91 25 01 	lds	r31, 0x0125
    7906:	e1 15       	cp	r30, r1
    7908:	80 e7       	ldi	r24, 0x70	; 112
    790a:	f8 07       	cpc	r31, r24
    790c:	20 f4       	brcc	.+8      	; 0x7916 <proccessCommand+0xaa>
    790e:	83 e0       	ldi	r24, 0x03	; 3
    7910:	80 93 57 00 	sts	0x0057, r24
    7914:	e8 95       	spm
    7916:	8e 01       	movw	r16, r28
    7918:	0f 5f       	subi	r16, 0xFF	; 255
    791a:	1f 4f       	sbci	r17, 0xFF	; 255

		// While that is going on, read in page contents
		bufPtr = buff;
		do* bufPtr++ = getch();
    791c:	52 df       	rcall	.-348    	; 0x77c2 <getch>
    791e:	f8 01       	movw	r30, r16
    7920:	81 93       	st	Z+, r24
    7922:	8f 01       	movw	r16, r30
		while(--length);
    7924:	80 91 2c 01 	lds	r24, 0x012C
    7928:	81 50       	subi	r24, 0x01	; 1
    792a:	80 93 2c 01 	sts	0x012C, r24
    792e:	81 11       	cpse	r24, r1
    7930:	f5 cf       	rjmp	.-22     	; 0x791c <proccessCommand+0xb0>

		// If we are in NRWW section, page erase has to be delayed until now.
		// Todo: Take RAMPZ into account
		if(address >= NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    7932:	e0 91 24 01 	lds	r30, 0x0124
    7936:	f0 91 25 01 	lds	r31, 0x0125
    793a:	e1 15       	cp	r30, r1
    793c:	80 e7       	ldi	r24, 0x70	; 112
    793e:	f8 07       	cpc	r31, r24
    7940:	20 f0       	brcs	.+8      	; 0x794a <proccessCommand+0xde>
    7942:	83 e0       	ldi	r24, 0x03	; 3
    7944:	80 93 57 00 	sts	0x0057, r24
    7948:	e8 95       	spm

		// Read command terminator, start reply
		verifySpace();
    794a:	81 df       	rcall	.-254    	; 0x784e <verifySpace>

		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();
    794c:	07 b6       	in	r0, 0x37	; 55
    794e:	00 fc       	sbrc	r0, 0
    7950:	fd cf       	rjmp	.-6      	; 0x794c <proccessCommand+0xe0>

		// Copy buffer into programming buffer
		bufPtr = buff;
		addrPtr = (uint16_t)(void*)address;
    7952:	40 91 24 01 	lds	r20, 0x0124
    7956:	50 91 25 01 	lds	r21, 0x0125
		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();

		// Copy buffer into programming buffer
		bufPtr = buff;
    795a:	29 81       	ldd	r18, Y+1	; 0x01
    795c:	80 e0       	ldi	r24, 0x00	; 0
    795e:	90 e0       	ldi	r25, 0x00	; 0
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7960:	61 e0       	ldi	r22, 0x01	; 1
	while(--count);
	verifySpace();
}


uint8_t proccessCommand()
    7962:	a1 e0       	ldi	r26, 0x01	; 1
    7964:	b0 e0       	ldi	r27, 0x00	; 0
    7966:	ac 0f       	add	r26, r28
    7968:	bd 1f       	adc	r27, r29
    796a:	a8 0f       	add	r26, r24
    796c:	b9 1f       	adc	r27, r25
    796e:	fc 01       	movw	r30, r24
    7970:	e4 0f       	add	r30, r20
    7972:	f5 1f       	adc	r31, r21
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    7974:	11 96       	adiw	r26, 0x01	; 1
    7976:	7c 91       	ld	r23, X
    7978:	11 97       	sbiw	r26, 0x01	; 1
    797a:	30 e0       	ldi	r19, 0x00	; 0
    797c:	37 2b       	or	r19, r23
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    797e:	09 01       	movw	r0, r18
    7980:	60 93 57 00 	sts	0x0057, r22
    7984:	e8 95       	spm
    7986:	11 24       	eor	r1, r1
			addrPtr += 2;
		} while(--ch);
    7988:	8e 37       	cpi	r24, 0x7E	; 126
    798a:	91 05       	cpc	r25, r1
    798c:	21 f0       	breq	.+8      	; 0x7996 <proccessCommand+0x12a>
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    798e:	12 96       	adiw	r26, 0x02	; 2
    7990:	2c 91       	ld	r18, X
    7992:	02 96       	adiw	r24, 0x02	; 2
    7994:	e6 cf       	rjmp	.-52     	; 0x7962 <proccessCommand+0xf6>
			boot_page_fill((uint16_t)(void*)addrPtr, a);
			addrPtr += 2;
		} while(--ch);

		// Write from programming buffer
		boot_page_write((uint16_t)(void*)address);
    7996:	85 e0       	ldi	r24, 0x05	; 5
    7998:	fa 01       	movw	r30, r20
    799a:	80 93 57 00 	sts	0x0057, r24
    799e:	e8 95       	spm
		boot_spm_busy_wait();
    79a0:	07 b6       	in	r0, 0x37	; 55
    79a2:	00 fc       	sbrc	r0, 0
    79a4:	fd cf       	rjmp	.-6      	; 0x79a0 <proccessCommand+0x134>

#if defined(RWWSRE)
		// Reenable read access to flash
		boot_rww_enable();
    79a6:	81 e1       	ldi	r24, 0x11	; 17
    79a8:	80 93 57 00 	sts	0x0057, r24
    79ac:	e8 95       	spm
    79ae:	31 c0       	rjmp	.+98     	; 0x7a12 <proccessCommand+0x1a6>
#endif
	}
	/* Read memory block mode, length is big endian.  */
	else if(ch == STK_READ_PAGE) {
    79b0:	84 37       	cpi	r24, 0x74	; 116
    79b2:	d1 f4       	brne	.+52     	; 0x79e8 <proccessCommand+0x17c>
		// READ PAGE - we only read flash
		getch();			/* getlen() */
    79b4:	06 df       	rcall	.-500    	; 0x77c2 <getch>
		length = getch();
    79b6:	05 df       	rcall	.-502    	; 0x77c2 <getch>
    79b8:	80 93 2c 01 	sts	0x012C, r24
		getch();
    79bc:	02 df       	rcall	.-508    	; 0x77c2 <getch>

		verifySpace();
    79be:	47 df       	rcall	.-370    	; 0x784e <verifySpace>
			__asm__("elpm %0,Z\n":"=r"(result):"z"(address));
			putch(result);
			address++;
		} while(--length);
#else
		do putch(pgm_read_byte_near(address++));
    79c0:	e0 91 24 01 	lds	r30, 0x0124
    79c4:	f0 91 25 01 	lds	r31, 0x0125
    79c8:	cf 01       	movw	r24, r30
    79ca:	01 96       	adiw	r24, 0x01	; 1
    79cc:	90 93 25 01 	sts	0x0125, r25
    79d0:	80 93 24 01 	sts	0x0124, r24
    79d4:	84 91       	lpm	r24, Z
    79d6:	e2 de       	rcall	.-572    	; 0x779c <putch>
		while(--length);
    79d8:	80 91 2c 01 	lds	r24, 0x012C
    79dc:	81 50       	subi	r24, 0x01	; 1
    79de:	80 93 2c 01 	sts	0x012C, r24
    79e2:	81 11       	cpse	r24, r1
    79e4:	ed cf       	rjmp	.-38     	; 0x79c0 <proccessCommand+0x154>
    79e6:	15 c0       	rjmp	.+42     	; 0x7a12 <proccessCommand+0x1a6>
#endif
	}
	/* Get device signature bytes  */
	else if(ch == STK_READ_SIGN) {
    79e8:	85 37       	cpi	r24, 0x75	; 117
    79ea:	39 f4       	brne	.+14     	; 0x79fa <proccessCommand+0x18e>
		// READ SIGN - return what Avrdude wants to hear
		verifySpace();
    79ec:	30 df       	rcall	.-416    	; 0x784e <verifySpace>
		putch(SIGNATURE_0);
    79ee:	8e e1       	ldi	r24, 0x1E	; 30
    79f0:	d5 de       	rcall	.-598    	; 0x779c <putch>
		putch(SIGNATURE_1);
    79f2:	85 e9       	ldi	r24, 0x95	; 149
    79f4:	d3 de       	rcall	.-602    	; 0x779c <putch>
		putch(SIGNATURE_2);
    79f6:	8f e0       	ldi	r24, 0x0F	; 15
    79f8:	5a cf       	rjmp	.-332    	; 0x78ae <proccessCommand+0x42>
	} else if(ch == STK_LEAVE_PROGMODE) {
    79fa:	81 35       	cpi	r24, 0x51	; 81
    79fc:	49 f4       	brne	.+18     	; 0x7a10 <proccessCommand+0x1a4>
		// Adaboot no-wait mod
		//watchdogConfig(WATCHDOG_16MS);
		verifySpace();
    79fe:	27 df       	rcall	.-434    	; 0x784e <verifySpace>
		eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    7a00:	6e ee       	ldi	r22, 0xEE	; 238
    7a02:	82 e0       	ldi	r24, 0x02	; 2
    7a04:	90 e0       	ldi	r25, 0x00	; 0
    7a06:	2d d0       	rcall	.+90     	; 0x7a62 <__eewr_byte_m328p>
		putch(STK_OK);
    7a08:	80 e1       	ldi	r24, 0x10	; 16
    7a0a:	c8 de       	rcall	.-624    	; 0x779c <putch>
		return(0);
    7a0c:	80 e0       	ldi	r24, 0x00	; 0
    7a0e:	04 c0       	rjmp	.+8      	; 0x7a18 <proccessCommand+0x1ac>
	} else {
		// This covers the response to commands like STK_ENTER_PROGMODE
		verifySpace();
    7a10:	1e df       	rcall	.-452    	; 0x784e <verifySpace>
	}
	putch(STK_OK);
    7a12:	80 e1       	ldi	r24, 0x10	; 16
    7a14:	c3 de       	rcall	.-634    	; 0x779c <putch>
	return(1);
    7a16:	81 e0       	ldi	r24, 0x01	; 1
}
    7a18:	cf 5f       	subi	r28, 0xFF	; 255
    7a1a:	de 4f       	sbci	r29, 0xFE	; 254
    7a1c:	de bf       	out	0x3e, r29	; 62
    7a1e:	cd bf       	out	0x3d, r28	; 61
    7a20:	df 91       	pop	r29
    7a22:	cf 91       	pop	r28
    7a24:	1f 91       	pop	r17
    7a26:	0f 91       	pop	r16
    7a28:	08 95       	ret

00007a2a <serialPoll>:


uint8_t serialPoll()
{
	if(UCSR0A & _BV(RXC0)) {
    7a2a:	80 91 c0 00 	lds	r24, 0x00C0
    7a2e:	87 ff       	sbrs	r24, 7
    7a30:	05 c0       	rjmp	.+10     	; 0x7a3c <serialPoll+0x12>
		resetTick();
    7a32:	f4 de       	rcall	.-536    	; 0x781c <resetTick>
		serialFlashing = TRUE;
    7a34:	81 e0       	ldi	r24, 0x01	; 1
    7a36:	80 93 28 01 	sts	0x0128, r24
		return(proccessCommand());
    7a3a:	18 cf       	rjmp	.-464    	; 0x786c <proccessCommand>
	}
	return(1);
}
    7a3c:	81 e0       	ldi	r24, 0x01	; 1
    7a3e:	08 95       	ret

00007a40 <memcpy_P>:
    7a40:	fb 01       	movw	r30, r22
    7a42:	dc 01       	movw	r26, r24
    7a44:	02 c0       	rjmp	.+4      	; 0x7a4a <memcpy_P+0xa>
    7a46:	05 90       	lpm	r0, Z+
    7a48:	0d 92       	st	X+, r0
    7a4a:	41 50       	subi	r20, 0x01	; 1
    7a4c:	50 40       	sbci	r21, 0x00	; 0
    7a4e:	d8 f7       	brcc	.-10     	; 0x7a46 <memcpy_P+0x6>
    7a50:	08 95       	ret

00007a52 <__eerd_byte_m328p>:
    7a52:	f9 99       	sbic	0x1f, 1	; 31
    7a54:	fe cf       	rjmp	.-4      	; 0x7a52 <__eerd_byte_m328p>
    7a56:	92 bd       	out	0x22, r25	; 34
    7a58:	81 bd       	out	0x21, r24	; 33
    7a5a:	f8 9a       	sbi	0x1f, 0	; 31
    7a5c:	99 27       	eor	r25, r25
    7a5e:	80 b5       	in	r24, 0x20	; 32
    7a60:	08 95       	ret

00007a62 <__eewr_byte_m328p>:
    7a62:	26 2f       	mov	r18, r22

00007a64 <__eewr_r18_m328p>:
    7a64:	f9 99       	sbic	0x1f, 1	; 31
    7a66:	fe cf       	rjmp	.-4      	; 0x7a64 <__eewr_r18_m328p>
    7a68:	1f ba       	out	0x1f, r1	; 31
    7a6a:	92 bd       	out	0x22, r25	; 34
    7a6c:	81 bd       	out	0x21, r24	; 33
    7a6e:	20 bd       	out	0x20, r18	; 32
    7a70:	0f b6       	in	r0, 0x3f	; 63
    7a72:	f8 94       	cli
    7a74:	fa 9a       	sbi	0x1f, 2	; 31
    7a76:	f9 9a       	sbi	0x1f, 1	; 31
    7a78:	0f be       	out	0x3f, r0	; 63
    7a7a:	01 96       	adiw	r24, 0x01	; 1
    7a7c:	08 95       	ret

00007a7e <_exit>:
    7a7e:	f8 94       	cli

00007a80 <__stop_program>:
    7a80:	ff cf       	rjmp	.-2      	; 0x7a80 <__stop_program>
