// Seed: 3062804369
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri0  id_2
);
  assign id_4 = 1 ? id_1 : id_0;
  wor id_5 = id_5;
  wor id_6;
  assign id_6 = 1;
  id_7(
      .id_0(1'd0 ==? id_0 + 1), .id_1(id_2)
  );
  wire id_8;
  assign id_5 = 1;
  assign module_1.id_2 = 0;
  wire id_9;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    output tri1 id_2
);
  assign id_2 = 1 < id_1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
