Fitter report for SD_CARD
Mon Aug 26 10:13:14 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Mon Aug 26 10:13:14 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; SD_CARD                                        ;
; Top-level Entity Name           ; SD_CARD                                        ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CGXFC5C6F27C7                                 ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 1,114 / 29,080 ( 4 % )                         ;
; Total registers                 ; 1582                                           ;
; Total pins                      ; 31 / 364 ( 9 % )                               ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,411,424 / 4,567,040 ( 53 % )                 ;
; Total RAM Blocks                ; 303 / 446 ( 68 % )                             ;
; Total DSP Blocks                ; 0 / 150 ( 0 % )                                ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                                  ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                                  ;
; Total PLLs                      ; 1 / 12 ( 8 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CGXFC5C6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.5%      ;
;     Processor 3            ;   6.3%      ;
;     Processor 4            ;   6.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a0                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a1                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a2                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a3                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a4                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a5                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a6                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a7                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a8                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a9                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a10                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a11                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a12                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a13                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a14                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a15                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a16                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a17                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a19                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a20                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a21                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a22                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a23                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a24                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a0                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a1                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a2                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a3                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a4                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a5                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a6                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a7                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a8                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a9                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a10                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a11                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a12                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a13                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a14                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ram_block1a15                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src1[26]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src2[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|F_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_ctrl_logic~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_ctrl_wrctl_inst~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_valid                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_valid~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|W_ipending_reg[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|W_ipending_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_align_cycle[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte3_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_byteenable[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|d_writedata[6]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|hbreak_enabled~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|i_read~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo|mem_used[8]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[22]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_reset_n_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_reset_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_reset_n_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_cmd_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_cmd_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; SD_CARD_sd_cmd:sd_cmd|data_dir                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_sd_cmd:sd_cmd|data_dir~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SD_CARD_sd_dat:sd_dat|data_dir[0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_sd_dat:sd_dat|data_dir[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; SD_CARD_sd_dat:sd_dat|data_dir[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_sd_dat:sd_dat|data_dir[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[17]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[22]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[27]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[28]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|internal_counter[31]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SD_CARD_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SD_CARD_timer_0:timer_0|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; I/O Standard ; SD_CARD        ;              ; key_export    ; 1.2 V         ; QSF Assignment ;
; I/O Standard ; SD_CARD        ;              ; sd_dat_export ; 3.3-V LVCMOS  ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3898 ) ; 0.00 % ( 0 / 3898 )        ; 0.00 % ( 0 / 3898 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3898 ) ; 0.00 % ( 0 / 3898 )        ; 0.00 % ( 0 / 3898 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3683 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 196 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/output_files/SD_CARD.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,114 / 29,080        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,114                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,310 / 29,080        ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 474                   ;       ;
;         [b] ALMs used for LUT logic                         ; 586                   ;       ;
;         [c] ALMs used for registers                         ; 250                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 208 / 29,080          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 12 / 29,080           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 12                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 213 / 2,908           ; 7 %   ;
;     -- Logic LABs                                           ; 213                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,813                 ;       ;
;     -- 7 input functions                                    ; 35                    ;       ;
;     -- 6 input functions                                    ; 314                   ;       ;
;     -- 5 input functions                                    ; 312                   ;       ;
;     -- 4 input functions                                    ; 415                   ;       ;
;     -- <=3 input functions                                  ; 737                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 267                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,582                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,446 / 58,160        ; 2 %   ;
;         -- Secondary logic registers                        ; 136 / 58,160          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,495                 ;       ;
;         -- Routing optimization registers                   ; 87                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 31 / 364              ; 9 %   ;
;     -- Clock pins                                           ; 3 / 14                ; 21 %  ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 303 / 446             ; 68 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,411,424 / 4,567,040 ; 53 %  ;
; Total block memory implementation bits                      ; 3,102,720 / 4,567,040 ; 68 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 150               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.8% / 3.8% / 3.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 13.7% / 14.2% / 12.0% ;       ;
; Maximum fan-out                                             ; 1121                  ;       ;
; Highest non-global fan-out                                  ; 527                   ;       ;
; Total fan-out                                               ; 18810                 ;       ;
; Average fan-out                                             ; 4.65                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1045 / 29080 ( 4 % )  ; 69 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1045                  ; 69                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1224 / 29080 ( 4 % )  ; 86 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 450                   ; 24                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 542                   ; 44                   ; 0                              ;
;         [c] ALMs used for registers                         ; 232                   ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 191 / 29080 ( < 1 % ) ; 17 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 12 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 12                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 201 / 2908 ( 7 % )    ; 15 / 2908 ( < 1 % )  ; 0 / 2908 ( 0 % )               ;
;     -- Logic LABs                                           ; 201                   ; 15                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 1700                  ; 113                  ; 0                              ;
;     -- 7 input functions                                    ; 33                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 291                   ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 287                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 400                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 689                   ; 48                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 251                   ; 16                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 1363 / 58160 ( 2 % )  ; 83 / 58160 ( < 1 % ) ; 0 / 58160 ( 0 % )              ;
;         -- Secondary logic registers                        ; 130 / 58160 ( < 1 % ) ; 6 / 58160 ( < 1 % )  ; 0 / 58160 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 1412                  ; 83                   ; 0                              ;
;         -- Routing optimization registers                   ; 81                    ; 6                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 29                    ; 0                    ; 2                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 2411424               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 3102720               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 303 / 446 ( 67 % )    ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 2 / 116 ( 1 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 2091                  ; 133                  ; 1                              ;
;     -- Registered Input Connections                         ; 1560                  ; 98                   ; 0                              ;
;     -- Output Connections                                   ; 11                    ; 265                  ; 1949                           ;
;     -- Registered Output Connections                        ; 4                     ; 265                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 22649                 ; 1008                 ; 1993                           ;
;     -- Registered Connections                               ; 7914                  ; 776                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 10                    ; 269                  ; 1823                           ;
;     -- sld_hub:auto_hub                                     ; 269                   ; 2                    ; 127                            ;
;     -- hard_block:auto_generated_inst                       ; 1823                  ; 127                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 44                    ; 62                   ; 6                              ;
;     -- Output Ports                                         ; 25                    ; 79                   ; 12                             ;
;     -- Bidir Ports                                          ; 5                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 40                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 58                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk            ; H12   ; 7A       ; 38           ; 61           ; 0            ; 594                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; cpu_reset_n_export ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
; key_export[0]      ; P11   ; 3B       ; 21           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; key_export[1]      ; P12   ; 3B       ; 21           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; key_export[2]      ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; key_export[3]      ; Y16   ; 4A       ; 46           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; reset_reset_n      ; T23   ; 5B       ; 68           ; 16           ; 3            ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ledg_export[0] ; L7    ; 8A       ; 10           ; 61           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledg_export[1] ; K6    ; 8A       ; 10           ; 61           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledg_export[2] ; D8    ; 8A       ; 10           ; 61           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledg_export[3] ; E9    ; 8A       ; 10           ; 61           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledg_export[4] ; A5    ; 8A       ; 21           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledg_export[5] ; B6    ; 8A       ; 21           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledg_export[6] ; H8    ; 8A       ; 19           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledg_export[7] ; H9    ; 8A       ; 19           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[0] ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[1] ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[2] ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[3] ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[4] ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[5] ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[6] ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[7] ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[8] ; H7    ; 8A       ; 12           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ledr_export[9] ; J10   ; 8A       ; 12           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sd_clk_export  ; AB6   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                    ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------+
; sd_cmd_export    ; W8    ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SD_CARD_sd_cmd:sd_cmd|data_dir~DUPLICATE (inverted)    ;
; sd_dat_export[0] ; U7    ; 3A       ; 2            ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SD_CARD_sd_dat:sd_dat|data_dir[0]~DUPLICATE (inverted) ;
; sd_dat_export[1] ; T7    ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SD_CARD_sd_dat:sd_dat|data_dir[1]~DUPLICATE (inverted) ;
; sd_dat_export[2] ; V8    ; 3A       ; 2            ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SD_CARD_sd_dat:sd_dat|data_dir[2] (inverted)           ;
; sd_dat_export[3] ; T8    ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SD_CARD_sd_dat:sd_dat|data_dir[3] (inverted)           ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 6 / 16 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 2 / 32 ( 6 % )   ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 2 / 80 ( 3 % )   ; 1.2V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 1 / 80 ( 1 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 18 / 32 ( 56 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; ledg_export[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ; 21         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; sd_clk_export                   ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB7      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 63         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 65         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; cpu_reset_n_export              ; input  ; 3.3-V LVCMOS ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 199        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 64         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 59         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 103        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC23     ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 193        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 88         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 91         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ; 93         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD17     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 94         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 86         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ; 99         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF13     ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; ledg_export[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 350        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; ledg_export[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; ledg_export[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; ledr_export[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; ledr_export[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; ledr_export[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; ledr_export[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; ledr_export[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 347        ; 8A       ; ledg_export[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 349        ; 8A       ; ledg_export[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; clk_clk                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; ledr_export[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; ledr_export[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; ledr_export[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; ledg_export[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; ledr_export[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; ledr_export[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 232        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; ledg_export[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 353        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ; 345        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P11      ; 84         ; 3B       ; key_export[0]                   ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P12      ; 82         ; 3B       ; key_export[1]                   ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 206        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P22      ; 208        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ; 192        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 60         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 194        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 196        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 204        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ; 9          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; T7       ; 38         ; 3A       ; sd_dat_export[1]                ; bidir  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 40         ; 3A       ; sd_dat_export[3]                ; bidir  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 66         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 186        ; 5B       ; reset_reset_n                   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T24      ; 188        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; sd_dat_export[0]                ; bidir  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 100        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U25      ; 211        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 213        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ; 13         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 28         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V8       ; 41         ; 3A       ; sd_dat_export[2]                ; bidir  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 92         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 197        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; sd_cmd_export                   ; bidir  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 97         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ; 90         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 209        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ; 17         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 44         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ; 89         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 116        ; 4A       ; key_export[2]                   ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 114        ; 4A       ; key_export[3]                   ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y26      ; 205        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; ledg_export[0]   ; Incomplete set of assignments        ;
; ledg_export[1]   ; Incomplete set of assignments        ;
; ledg_export[2]   ; Incomplete set of assignments        ;
; ledg_export[3]   ; Incomplete set of assignments        ;
; ledg_export[4]   ; Incomplete set of assignments        ;
; ledg_export[5]   ; Incomplete set of assignments        ;
; ledg_export[6]   ; Incomplete set of assignments        ;
; ledg_export[7]   ; Incomplete set of assignments        ;
; ledr_export[0]   ; Incomplete set of assignments        ;
; ledr_export[1]   ; Incomplete set of assignments        ;
; ledr_export[2]   ; Incomplete set of assignments        ;
; ledr_export[3]   ; Incomplete set of assignments        ;
; ledr_export[4]   ; Incomplete set of assignments        ;
; ledr_export[5]   ; Incomplete set of assignments        ;
; ledr_export[6]   ; Incomplete set of assignments        ;
; ledr_export[7]   ; Incomplete set of assignments        ;
; ledr_export[8]   ; Incomplete set of assignments        ;
; ledr_export[9]   ; Incomplete set of assignments        ;
; sd_clk_export    ; Missing drive strength and slew rate ;
; sd_cmd_export    ; Missing drive strength and slew rate ;
; sd_dat_export[0] ; Missing drive strength and slew rate ;
; sd_dat_export[1] ; Missing drive strength and slew rate ;
; sd_dat_export[2] ; Missing drive strength and slew rate ;
; sd_dat_export[3] ; Missing drive strength and slew rate ;
; clk_clk          ; Incomplete set of assignments        ;
; reset_reset_n    ; Incomplete set of assignments        ;
; reset_reset_n    ; Missing location assignment          ;
+------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------------------------+
;                                                                                               ;                             ;
+-----------------------------------------------------------------------------------------------+-----------------------------+
; SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                             ;
;     -- PLL Type                                                                               ; Integer PLL                 ;
;     -- PLL Location                                                                           ; FRACTIONALPLL_X68_Y54_N0    ;
;     -- PLL Feedback clock type                                                                ; Global Clock                ;
;     -- PLL Bandwidth                                                                          ; Auto                        ;
;         -- PLL Bandwidth Range                                                                ; 2100000 to 1400000 Hz       ;
;     -- Reference Clock Frequency                                                              ; 50.0 MHz                    ;
;     -- Reference Clock Sourced by                                                             ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                      ; 300.0 MHz                   ;
;     -- PLL Operation Mode                                                                     ; Normal                      ;
;     -- PLL Freq Min Lock                                                                      ; 50.000000 MHz               ;
;     -- PLL Freq Max Lock                                                                      ; 133.333333 MHz              ;
;     -- PLL Enable                                                                             ; On                          ;
;     -- PLL Fractional Division                                                                ; N/A                         ;
;     -- M Counter                                                                              ; 12                          ;
;     -- N Counter                                                                              ; 2                           ;
;     -- IOPLL Self RST                                                                         ; Off                         ;
;     -- PLL Refclk Select                                                                      ;                             ;
;             -- PLL Refclk Select Location                                                     ; PLLREFCLKSELECT_X68_Y60_N0  ;
;             -- PLL Reference Clock Input 0 source                                             ; clk_0                       ;
;             -- PLL Reference Clock Input 1 source                                             ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                ; N/A                         ;
;             -- CORECLKIN source                                                               ; N/A                         ;
;             -- IQTXRXCLKIN source                                                             ; N/A                         ;
;             -- PLLIQCLKIN source                                                              ; N/A                         ;
;             -- RXIQCLKIN source                                                               ; N/A                         ;
;             -- CLKIN(0) source                                                                ; clk_clk~input               ;
;             -- CLKIN(1) source                                                                ; N/A                         ;
;             -- CLKIN(2) source                                                                ; N/A                         ;
;             -- CLKIN(3) source                                                                ; N/A                         ;
;     -- PLL Output Counter                                                                     ;                             ;
;         -- SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                         ; 100.0 MHz                   ;
;             -- Output Clock Location                                                          ; PLLOUTPUTCOUNTER_X68_Y55_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                         ; On                          ;
;             -- Duty Cycle                                                                     ; 50.0000                     ;
;             -- Phase Shift                                                                    ; 0.000000 degrees            ;
;             -- C Counter                                                                      ; 3                           ;
;             -- C Counter PH Mux PRST                                                          ; 0                           ;
;             -- C Counter PRST                                                                 ; 1                           ;
;                                                                                               ;                             ;
+-----------------------------------------------------------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |SD_CARD                                                                                                                                ; 1113.5 (0.3)         ; 1308.5 (0.3)                     ; 206.5 (0.0)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 1813 (1)            ; 1582 (0)                  ; 0 (0)         ; 2411424           ; 303   ; 0          ; 31   ; 0            ; |SD_CARD                                                                                                                                                                                                                                                                                                                                            ; SD_CARD                                  ; SD_CARD      ;
;    |SD_CARD_cpu:cpu|                                                                                                                    ; 475.8 (0.0)          ; 538.8 (0.0)                      ; 72.0 (0.0)                                        ; 8.9 (0.0)                        ; 0.0 (0.0)            ; 747 (0)             ; 650 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu                                                                                                                                                                                                                                                                                                                            ; SD_CARD_cpu                              ; SD_CARD      ;
;       |SD_CARD_cpu_cpu:cpu|                                                                                                             ; 475.8 (323.0)        ; 538.8 (345.5)                    ; 72.0 (30.2)                                       ; 8.9 (7.8)                        ; 0.0 (0.0)            ; 747 (540)           ; 650 (361)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                        ; SD_CARD_cpu_cpu                          ; SD_CARD      ;
;          |SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|                                                                      ; 152.7 (32.7)         ; 193.3 (32.7)                     ; 41.7 (0.0)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 207 (8)             ; 289 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                ; SD_CARD_cpu_cpu_nios2_oci                ; SD_CARD      ;
;             |SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|                                               ; 55.6 (0.0)           ; 80.3 (0.0)                       ; 25.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper                                                                                                                                                                    ; SD_CARD_cpu_cpu_debug_slave_wrapper      ; SD_CARD      ;
;                |SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|                                              ; 5.9 (5.8)            ; 24.5 (23.0)                      ; 18.6 (17.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk                                                                                          ; SD_CARD_cpu_cpu_debug_slave_sysclk       ; SD_CARD      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                     ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer5|                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5                                     ; altera_std_synchronizer                  ; work         ;
;                |SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|                                                    ; 48.2 (48.2)          ; 54.1 (52.9)                      ; 6.9 (5.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck                                                                                                ; SD_CARD_cpu_cpu_debug_slave_tck          ; SD_CARD      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.1 (0.1)            ; 0.4 (0.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                           ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; -0.1 (-0.1)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3                                           ; altera_std_synchronizer                  ; work         ;
;                |sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy|                                                                 ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy                                                                                                             ; sld_virtual_jtag_basic                   ; work         ;
;             |SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg|                                                     ; 5.1 (5.1)            ; 7.0 (7.0)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg                                                                                                                                                                          ; SD_CARD_cpu_cpu_nios2_avalon_reg         ; SD_CARD      ;
;             |SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break|                                                       ; 1.9 (1.9)            ; 13.2 (13.2)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break                                                                                                                                                                            ; SD_CARD_cpu_cpu_nios2_oci_break          ; SD_CARD      ;
;             |SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug|                                                       ; 4.2 (3.9)            ; 4.8 (3.7)                        ; 0.8 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug                                                                                                                                                                            ; SD_CARD_cpu_cpu_nios2_oci_debug          ; SD_CARD      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                        ; altera_std_synchronizer                  ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                       ; altera_std_synchronizer                  ; work         ;
;             |SD_CARD_cpu_cpu_nios2_oci_im:the_SD_CARD_cpu_cpu_nios2_oci_im|                                                             ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_im:the_SD_CARD_cpu_cpu_nios2_oci_im                                                                                                                                                                                  ; SD_CARD_cpu_cpu_nios2_oci_im             ; SD_CARD      ;
;             |SD_CARD_cpu_cpu_nios2_oci_itrace:the_SD_CARD_cpu_cpu_nios2_oci_itrace|                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_itrace:the_SD_CARD_cpu_cpu_nios2_oci_itrace                                                                                                                                                                          ; SD_CARD_cpu_cpu_nios2_oci_itrace         ; SD_CARD      ;
;             |SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|                                                             ; 48.0 (48.0)          ; 49.8 (49.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 49 (49)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem                                                                                                                                                                                  ; SD_CARD_cpu_cpu_nios2_ocimem             ; SD_CARD      ;
;                |SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram                                                                                                               ; SD_CARD_cpu_cpu_ociram_sp_ram_module     ; SD_CARD      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                     ; altsyncram                               ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                      ; altsyncram_qid1                          ; work         ;
;          |SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a                                                                                                                                                                                                                                 ; SD_CARD_cpu_cpu_register_bank_a_module   ; SD_CARD      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                          ; work         ;
;          |SD_CARD_cpu_cpu_register_bank_b_module:SD_CARD_cpu_cpu_register_bank_b|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_b_module:SD_CARD_cpu_cpu_register_bank_b                                                                                                                                                                                                                                 ; SD_CARD_cpu_cpu_register_bank_b_module   ; SD_CARD      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_b_module:SD_CARD_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_b_module:SD_CARD_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                          ; work         ;
;    |SD_CARD_cpu_reset_n:cpu_reset_n|                                                                                                    ; 2.4 (2.4)            ; 3.8 (3.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_cpu_reset_n:cpu_reset_n                                                                                                                                                                                                                                                                                                            ; SD_CARD_cpu_reset_n                      ; SD_CARD      ;
;    |SD_CARD_jtag_uart:jtag_uart|                                                                                                        ; 62.4 (15.4)          ; 74.2 (16.2)                      ; 11.8 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (34)            ; 108 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                ; SD_CARD_jtag_uart                        ; SD_CARD      ;
;       |SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|                                                                       ; 12.3 (0.0)           ; 12.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r                                                                                                                                                                                                                                                      ; SD_CARD_jtag_uart_scfifo_r               ; SD_CARD      ;
;          |scfifo:rfifo|                                                                                                                 ; 12.3 (0.0)           ; 12.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                         ; scfifo                                   ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.3 (0.0)           ; 12.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                              ; scfifo_3291                              ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.3 (0.0)           ; 12.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                         ; a_dpfifo_5771                            ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.3 (3.3)            ; 6.6 (3.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                 ; a_fefifo_7cf                             ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                            ; cntr_vg7                                 ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                 ; altsyncram_7pu1                          ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                   ; cntr_jgb                                 ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                         ; cntr_jgb                                 ; work         ;
;       |SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|                                                                       ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w                                                                                                                                                                                                                                                      ; SD_CARD_jtag_uart_scfifo_w               ; SD_CARD      ;
;          |scfifo:wfifo|                                                                                                                 ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                         ; scfifo                                   ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                              ; scfifo_3291                              ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                         ; a_dpfifo_5771                            ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.2 (3.2)            ; 6.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                 ; a_fefifo_7cf                             ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                            ; cntr_vg7                                 ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                 ; altsyncram_7pu1                          ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                   ; cntr_jgb                                 ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                         ; cntr_jgb                                 ; work         ;
;       |alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|                                                                           ; 22.5 (22.5)          ; 33.2 (33.2)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                        ; work         ;
;    |SD_CARD_key:key|                                                                                                                    ; 7.4 (7.4)            ; 10.8 (10.8)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_key:key                                                                                                                                                                                                                                                                                                                            ; SD_CARD_key                              ; SD_CARD      ;
;    |SD_CARD_ledg:ledg|                                                                                                                  ; 5.2 (5.2)            ; 7.6 (7.6)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_ledg:ledg                                                                                                                                                                                                                                                                                                                          ; SD_CARD_ledg                             ; SD_CARD      ;
;    |SD_CARD_ledr:ledr|                                                                                                                  ; 4.2 (4.2)            ; 6.2 (6.2)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_ledr:ledr                                                                                                                                                                                                                                                                                                                          ; SD_CARD_ledr                             ; SD_CARD      ;
;    |SD_CARD_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 177.0 (0.0)          ; 222.7 (0.0)                      ; 47.2 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 320 (0)             ; 313 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                ; SD_CARD_mm_interconnect_0                ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 5.5 (5.5)            ; 6.7 (6.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; SD_CARD_mm_interconnect_0_cmd_demux      ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; SD_CARD_mm_interconnect_0_cmd_demux_001  ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                       ; 8.0 (5.7)            ; 8.3 (5.7)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (16)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; SD_CARD_mm_interconnect_0_cmd_mux        ; SD_CARD      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                         ; altera_merlin_arbitrator                 ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                   ; 19.2 (17.2)          ; 19.2 (17.5)                      ; 0.2 (0.4)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 54 (50)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                  ; SD_CARD_mm_interconnect_0_cmd_mux        ; SD_CARD      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; altera_merlin_arbitrator                 ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                   ; 27.2 (24.9)          ; 30.6 (28.2)                      ; 3.7 (3.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 62 (58)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                  ; SD_CARD_mm_interconnect_0_cmd_mux        ; SD_CARD      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; altera_merlin_arbitrator                 ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_router:router|                                                                                         ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; SD_CARD_mm_interconnect_0_router         ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_router_001:router_001|                                                                                 ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; SD_CARD_mm_interconnect_0_router_001     ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                  ; SD_CARD_mm_interconnect_0_rsp_demux      ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                          ; SD_CARD_mm_interconnect_0_rsp_demux_001  ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                          ; SD_CARD_mm_interconnect_0_rsp_demux_001  ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 9.8 (9.8)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; SD_CARD_mm_interconnect_0_rsp_mux        ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; SD_CARD_mm_interconnect_0_rsp_mux_001    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                              ; 18.5 (18.5)          ; 28.7 (28.7)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 5.3 (5.3)            ; 5.4 (5.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo|                                                                ; 5.6 (5.6)            ; 6.2 (6.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                           ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 7.1 (0.0)            ; 16.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser ; SD_CARD      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 7.1 (5.8)            ; 16.2 (14.8)                      ; 9.2 (9.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser           ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                 ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                 ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 4.9 (0.0)            ; 7.8 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser ; SD_CARD      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4.9 (4.4)            ; 7.8 (6.3)                        ; 2.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser           ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                            ; 13.5 (0.0)           ; 14.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser ; SD_CARD      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 13.5 (12.7)          ; 14.3 (13.0)                      ; 1.2 (0.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 51 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser           ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                            ; 6.7 (0.0)            ; 15.5 (0.0)                       ; 9.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser ; SD_CARD      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 6.7 (6.9)            ; 15.5 (13.9)                      ; 9.0 (7.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 50 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser           ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; -0.3 (-0.3)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                               ; altera_merlin_master_agent               ; SD_CARD      ;
;       |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                        ; altera_merlin_master_agent               ; SD_CARD      ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                     ; altera_merlin_master_translator          ; SD_CARD      ;
;       |altera_merlin_master_translator:cpu_instruction_master_translator|                                                               ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                              ; altera_merlin_master_translator          ; SD_CARD      ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                ; SD_CARD      ;
;       |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                ; SD_CARD      ;
;       |altera_merlin_slave_agent:mm_clock_crossing_bridge_s0_agent|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_s0_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                ; SD_CARD      ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 7.2 (7.2)            ; 13.1 (13.1)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 7.1 (7.1)            ; 8.3 (8.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator           ; SD_CARD      ;
;    |SD_CARD_mm_interconnect_1:mm_interconnect_1|                                                                                        ; 86.1 (0.0)           ; 93.8 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (0)             ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                ; SD_CARD_mm_interconnect_1                ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                   ; 5.3 (5.3)            ; 6.2 (6.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|SD_CARD_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; SD_CARD_mm_interconnect_1_cmd_demux      ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_1_router:router|                                                                                         ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|SD_CARD_mm_interconnect_1_router:router                                                                                                                                                                                                                                                        ; SD_CARD_mm_interconnect_1_router         ; SD_CARD      ;
;       |SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                       ; 9.2 (9.2)            ; 9.9 (9.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; SD_CARD_mm_interconnect_1_rsp_mux        ; SD_CARD      ;
;       |altera_avalon_sc_fifo:cpu_reset_n_s1_agent_rsp_fifo|                                                                             ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|                                                                                    ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|                                                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|                                                                                  ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:sd_cmd_s1_agent_rsp_fifo|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_cmd_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; SD_CARD      ;
;       |altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent|                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent               ; SD_CARD      ;
;       |altera_merlin_slave_agent:cpu_reset_n_s1_agent|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_reset_n_s1_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                ; SD_CARD      ;
;       |altera_merlin_slave_agent:key_s1_agent|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                ; SD_CARD      ;
;       |altera_merlin_slave_agent:ledr_s1_agent|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ledr_s1_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                ; SD_CARD      ;
;       |altera_merlin_slave_translator:cpu_reset_n_s1_translator|                                                                        ; 4.6 (4.6)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_reset_n_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:key_s1_translator|                                                                                ; 4.1 (4.1)            ; 5.1 (5.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:ledg_s1_translator|                                                                               ; 5.1 (5.1)            ; 5.6 (5.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ledg_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:ledr_s1_translator|                                                                               ; 5.8 (5.8)            ; 6.2 (6.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:sd_clk_s1_translator|                                                                             ; 3.4 (3.4)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_clk_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:sd_cmd_s1_translator|                                                                             ; 3.1 (3.1)            ; 3.4 (3.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_cmd_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:sd_dat_s1_translator|                                                                             ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; SD_CARD      ;
;       |altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter|                                                               ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter            ; SD_CARD      ;
;    |SD_CARD_onchip_memory:onchip_memory|                                                                                                ; 120.0 (1.3)          ; 121.5 (1.5)                      ; 2.5 (0.2)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 144 (2)             ; 4 (0)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                        ; SD_CARD_onchip_memory                    ; SD_CARD      ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 118.7 (0.0)          ; 120.0 (0.0)                      ; 2.3 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 4 (0)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                              ; altsyncram                               ; work         ;
;          |altsyncram_m7n1:auto_generated|                                                                                               ; 118.7 (1.0)          ; 120.0 (1.3)                      ; 2.3 (0.3)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 4 (4)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_m7n1                          ; work         ;
;             |decode_nma:decode3|                                                                                                        ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3                                                                                                                                                                                                                            ; decode_nma                               ; work         ;
;             |mux_kib:mux2|                                                                                                              ; 110.2 (110.2)        ; 111.7 (111.7)                    ; 2.5 (2.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|mux_kib:mux2                                                                                                                                                                                                                                  ; mux_kib                                  ; work         ;
;    |SD_CARD_pll_100:pll_100|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_pll_100:pll_100                                                                                                                                                                                                                                                                                                                    ; SD_CARD_pll_100                          ; SD_CARD      ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                            ; altera_pll                               ; work         ;
;    |SD_CARD_sd_clk:sd_clk|                                                                                                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_sd_clk:sd_clk                                                                                                                                                                                                                                                                                                                      ; SD_CARD_sd_clk                           ; SD_CARD      ;
;    |SD_CARD_sd_cmd:sd_cmd|                                                                                                              ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_sd_cmd:sd_cmd                                                                                                                                                                                                                                                                                                                      ; SD_CARD_sd_cmd                           ; SD_CARD      ;
;    |SD_CARD_sd_dat:sd_dat|                                                                                                              ; 3.0 (3.0)            ; 6.9 (6.9)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_sd_dat:sd_dat                                                                                                                                                                                                                                                                                                                      ; SD_CARD_sd_dat                           ; SD_CARD      ;
;    |SD_CARD_timer_0:timer_0|                                                                                                            ; 64.7 (64.7)          ; 77.1 (77.1)                      ; 12.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (109)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|SD_CARD_timer_0:timer_0                                                                                                                                                                                                                                                                                                                    ; SD_CARD_timer_0                          ; SD_CARD      ;
;    |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|                                                                    ; 27.1 (5.8)           ; 38.8 (5.8)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (10)             ; 64 (5)                    ; 0 (0)         ; 160               ; 2     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge                                                                                                                                                                                                                                                                            ; altera_avalon_mm_clock_crossing_bridge   ; SD_CARD      ;
;       |altera_avalon_dc_fifo:cmd_fifo|                                                                                                  ; 12.0 (11.2)          ; 17.2 (12.6)                      ; 5.2 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 28 (16)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                             ; altera_avalon_dc_fifo                    ; SD_CARD      ;
;          |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                               ; 0.3 (0.0)            ; 2.1 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                              ; altera_dcfifo_synchronizer_bundle        ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[0].u|                                                                                   ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                      ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[1].u|                                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                      ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[2].u|                                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                      ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;          |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                              ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                             ; altera_dcfifo_synchronizer_bundle        ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[0].u|                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                     ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[1].u|                                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                     ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[2].u|                                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                     ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                        ; altsyncram                               ; work         ;
;             |altsyncram_13j1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated                                                                                                                                                                                         ; altsyncram_13j1                          ; work         ;
;       |altera_avalon_dc_fifo:rsp_fifo|                                                                                                  ; 9.3 (9.2)            ; 15.8 (11.5)                      ; 6.6 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 31 (19)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_dc_fifo                    ; SD_CARD      ;
;          |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                               ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                              ; altera_dcfifo_synchronizer_bundle        ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[0].u|                                                                                   ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                      ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[1].u|                                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                      ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[2].u|                                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                      ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;          |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                              ; 0.0 (0.0)            ; 2.8 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                             ; altera_dcfifo_synchronizer_bundle        ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[0].u|                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                     ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[1].u|                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                     ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;             |altera_std_synchronizer_nocut:sync[2].u|                                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                     ; altera_std_synchronizer_nocut            ; SD_CARD      ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                        ; altsyncram                               ; work         ;
;             |altsyncram_03j1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated                                                                                                                                                                                         ; altsyncram_03j1                          ; work         ;
;    |altera_irq_clock_crosser:irq_synchronizer|                                                                                          ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                  ; altera_irq_clock_crosser                 ; SD_CARD      ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                              ; altera_std_synchronizer_bundle           ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                            ; altera_std_synchronizer                  ; work         ;
;    |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                      ; 0.6 (0.0)            ; 1.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                              ; altera_irq_clock_crosser                 ; SD_CARD      ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0.6 (0.0)            ; 1.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                          ; altera_std_synchronizer_bundle           ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                        ; altera_std_synchronizer                  ; work         ;
;    |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                      ; 0.5 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                              ; altera_irq_clock_crosser                 ; SD_CARD      ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0.5 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                          ; altera_std_synchronizer_bundle           ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                        ; altera_std_synchronizer                  ; work         ;
;    |altera_irq_clock_crosser:irq_synchronizer_003|                                                                                      ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                              ; altera_irq_clock_crosser                 ; SD_CARD      ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                          ; altera_std_synchronizer_bundle           ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                        ; altera_std_synchronizer                  ; work         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 2.8 (2.8)            ; 7.8 (5.3)                        ; 5.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                  ; SD_CARD      ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                ; SD_CARD      ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; SD_CARD      ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                  ; SD_CARD      ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                ; SD_CARD      ;
;    |altera_reset_controller:rst_controller_002|                                                                                         ; 0.3 (0.2)            ; 1.8 (0.2)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                  ; SD_CARD      ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                ; SD_CARD      ;
;    |altera_reset_controller:rst_controller_003|                                                                                         ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                  ; SD_CARD      ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                ; SD_CARD      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 68.5 (0.5)           ; 85.5 (0.5)                       ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (1)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 68.0 (0.0)           ; 85.0 (0.0)                       ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 68.0 (0.0)           ; 85.0 (0.0)                       ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 68.0 (1.2)           ; 85.0 (3.3)                       ; 17.0 (2.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 89 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 66.8 (0.0)           ; 81.7 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 66.8 (43.8)          ; 81.7 (55.7)                      ; 14.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (76)            ; 83 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.3 (11.3)          ; 11.8 (11.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.7 (11.7)          ; 14.2 (14.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SD_CARD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                               ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name               ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ledg_export[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledg_export[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledg_export[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledg_export[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledg_export[4]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledg_export[5]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledg_export[6]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledg_export[7]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[4]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[5]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[6]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[7]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[8]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ledr_export[9]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_clk_export      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_cmd_export      ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_dat_export[0]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_dat_export[1]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_dat_export[2]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_dat_export[3]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_clk            ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset_reset_n      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key_export[0]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; cpu_reset_n_export ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key_export[1]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key_export[2]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key_export[3]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                  ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sd_cmd_export                                                                                                                        ;                   ;         ;
;      - SD_CARD_sd_cmd:sd_cmd|read_mux_out                                                                                            ; 0                 ; 0       ;
; sd_dat_export[0]                                                                                                                     ;                   ;         ;
;      - SD_CARD_sd_dat:sd_dat|read_mux_out[0]                                                                                         ; 1                 ; 0       ;
; sd_dat_export[1]                                                                                                                     ;                   ;         ;
;      - SD_CARD_sd_dat:sd_dat|read_mux_out[1]                                                                                         ; 1                 ; 0       ;
; sd_dat_export[2]                                                                                                                     ;                   ;         ;
;      - SD_CARD_sd_dat:sd_dat|read_mux_out[2]                                                                                         ; 0                 ; 0       ;
; sd_dat_export[3]                                                                                                                     ;                   ;         ;
;      - SD_CARD_sd_dat:sd_dat|read_mux_out[3]                                                                                         ; 1                 ; 0       ;
; clk_clk                                                                                                                              ;                   ;         ;
; reset_reset_n                                                                                                                        ;                   ;         ;
;      - altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                ; 1                 ; 0       ;
; key_export[0]                                                                                                                        ;                   ;         ;
;      - SD_CARD_key:key|read_mux_out[0]~0                                                                                             ; 0                 ; 0       ;
;      - SD_CARD_key:key|d1_data_in[0]                                                                                                 ; 0                 ; 0       ;
; cpu_reset_n_export                                                                                                                   ;                   ;         ;
;      - SD_CARD_cpu_reset_n:cpu_reset_n|read_mux_out~0                                                                                ; 1                 ; 0       ;
;      - SD_CARD_cpu_reset_n:cpu_reset_n|d1_data_in                                                                                    ; 1                 ; 0       ;
; key_export[1]                                                                                                                        ;                   ;         ;
;      - SD_CARD_key:key|read_mux_out[1]~1                                                                                             ; 1                 ; 0       ;
;      - SD_CARD_key:key|d1_data_in[1]                                                                                                 ; 1                 ; 0       ;
; key_export[2]                                                                                                                        ;                   ;         ;
;      - SD_CARD_key:key|read_mux_out[2]~2                                                                                             ; 1                 ; 0       ;
;      - SD_CARD_key:key|d1_data_in[2]                                                                                                 ; 1                 ; 0       ;
; key_export[3]                                                                                                                        ;                   ;         ;
;      - SD_CARD_key:key|read_mux_out[3]~3                                                                                             ; 1                 ; 0       ;
;      - SD_CARD_key:key|d1_data_in[3]                                                                                                 ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                    ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y10_N36         ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                ; FF_X28_Y11_N14              ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X21_Y10_N33         ; 60      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                             ; FF_X33_Y11_N56              ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src1[0]~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X32_Y8_N39         ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_src2[9]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y8_N15          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y10_N27         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                         ; FF_X33_Y11_N17              ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y12_N12         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                       ; FF_X31_Y11_N44              ; 30      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y9_N33          ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                         ; FF_X33_Y11_N5               ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|jxuir                                                                                                    ; FF_X8_Y4_N28                ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                     ; LABCELL_X7_Y7_N3            ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                   ; LABCELL_X7_Y7_N0            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                   ; LABCELL_X7_Y7_N27           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                     ; LABCELL_X7_Y7_N24           ; 36      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                        ; FF_X7_Y5_N14                ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[26]~30                                                                                                      ; LABCELL_X2_Y6_N3            ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[26]~31                                                                                                      ; LABCELL_X2_Y6_N6            ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[2]~8                                                                                                        ; MLABCELL_X3_Y4_N51          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy|virtual_state_uir                                                                                                           ; MLABCELL_X3_Y4_N36          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                          ; MLABCELL_X3_Y6_N48          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break|break_readreg[21]~0                                                                                                                                                                        ; LABCELL_X4_Y6_N39           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break|break_readreg[21]~1                                                                                                                                                                        ; MLABCELL_X6_Y5_N57          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                                                     ; LABCELL_X7_Y7_N6            ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|MonDReg[20]~3                                                                                                                                                                                    ; MLABCELL_X8_Y7_N36          ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                 ; MLABCELL_X14_Y7_N3          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                   ; LABCELL_X13_Y9_N24          ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                     ; FF_X33_Y9_N2                ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y8_N39          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                              ; MLABCELL_X32_Y8_N57         ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                ; FF_X33_Y11_N2               ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                    ; FF_X33_Y11_N53              ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X28_Y10_N54         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y10_N21         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X28_Y10_N15         ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y8_N39          ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                             ; LABCELL_X21_Y6_N57          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                             ; LABCELL_X7_Y2_N39           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|ac~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y6_N33          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y2_N54           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y2_N27          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y2_N51          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                          ; LABCELL_X4_Y2_N0            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y6_N21          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                        ; FF_X18_Y6_N56               ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y6_N45          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                         ; FF_X18_Y6_N17               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X19_Y6_N54         ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SD_CARD_key:key|always1~1                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y13_N48        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_ledg:ledg|always0~2                                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y12_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_ledr:ledr|always0~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y13_N54         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; MLABCELL_X32_Y10_N27        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                   ; MLABCELL_X32_Y10_N18        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X27_Y14_N54         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X27_Y14_N18         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                   ; MLABCELL_X19_Y8_N27         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                       ; MLABCELL_X19_Y8_N0          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                         ; MLABCELL_X19_Y10_N45        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X23_Y8_N30          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X23_Y8_N57          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo|mem_used[7]~3                                                                                                                                                                                                                                 ; LABCELL_X22_Y10_N54         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                            ; LABCELL_X31_Y12_N27         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X33_Y10_N6          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X23_Y8_N6           ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X23_Y8_N9           ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                       ; LABCELL_X22_Y10_N3          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                               ; LABCELL_X15_Y14_N21         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2635w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N48        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2652w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N33        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2662w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N51        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2672w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N0         ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2682w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N3         ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2692w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N30        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2702w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N42        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2712w[3]                                                                                                                                                                                                                            ; MLABCELL_X32_Y12_N45        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2731w[3]~0                                                                                                                                                                                                                          ; MLABCELL_X32_Y12_N6         ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|decode_nma:decode3|w_anode2742w[3]~1                                                                                                                                                                                                                          ; MLABCELL_X32_Y12_N21        ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_onchip_memory:onchip_memory|wren~1                                                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y14_N12         ; 302     ; Read enable                ; no     ; --                   ; --               ; --                        ;
; SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X68_Y55_N1 ; 1119    ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; SD_CARD_sd_cmd:sd_cmd|data_dir~DUPLICATE                                                                                                                                                                                                                                                                                                                   ; FF_X15_Y12_N56              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SD_CARD_sd_dat:sd_dat|always1~1                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X14_Y12_N33        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_sd_dat:sd_dat|always2~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X14_Y12_N15        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_sd_dat:sd_dat|data_dir[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ; FF_X14_Y12_N28              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SD_CARD_sd_dat:sd_dat|data_dir[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                ; FF_X14_Y12_N19              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SD_CARD_sd_dat:sd_dat|data_dir[2]                                                                                                                                                                                                                                                                                                                          ; FF_X14_Y12_N22              ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SD_CARD_sd_dat:sd_dat|data_dir[3]                                                                                                                                                                                                                                                                                                                          ; FF_X14_Y12_N26              ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SD_CARD_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y15_N54         ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SD_CARD_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X15_Y16_N57         ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_timer_0:timer_0|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y14_N21         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_timer_0:timer_0|period_h_wr_strobe~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y14_N33         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_timer_0:timer_0|period_l_wr_strobe~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y14_N30         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SD_CARD_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y14_N54         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                                                                                                                                                        ; LABCELL_X21_Y11_N27         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                            ; LABCELL_X22_Y11_N45         ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                            ; LABCELL_X18_Y11_N15         ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|pending_read_count[2]~0                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y11_N6          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3               ; 178     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3               ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                              ; FF_X22_Y13_N14              ; 354     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                              ; FF_X14_Y8_N26               ; 229     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y7_N30          ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                              ; FF_X22_Y13_N32              ; 39      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                         ; FF_X23_Y18_N11              ; 301     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; FF_X23_Y18_N53              ; 527     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                    ; PIN_H12                     ; 591     ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                              ; PIN_T23                     ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y1_N44                ; 61      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; MLABCELL_X3_Y2_N0           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; MLABCELL_X3_Y2_N42          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y4_N6            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                           ; LABCELL_X1_Y3_N18           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; MLABCELL_X3_Y3_N3           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1              ; MLABCELL_X3_Y2_N9           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X2_Y1_N36           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                    ; LABCELL_X2_Y3_N21           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; MLABCELL_X3_Y2_N45          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X3_Y2_N6           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N53                ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y2_N23                ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y1_N32                ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X2_Y2_N38                ; 68      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y1_N54           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X4_Y3_N26                ; 50      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y4_N51           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                    ;
+------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                             ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X68_Y54_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X68_Y55_N1 ; 1119    ; Global Clock         ; GCLK13           ; --                        ;
; clk_clk                                                          ; PIN_H12                     ; 591     ; Global Clock         ; GCLK12           ; --                        ;
+------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; Non-Global High Fan-Out Signals                             ;
+---------------------------------------------------+---------+
; Name                                              ; Fan-Out ;
+---------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst ; 527     ;
+---------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                      ; M10K_X12_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                    ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X29_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_register_bank_b_module:SD_CARD_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X29_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X12_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                 ;
; SD_CARD_jtag_uart:jtag_uart|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X5_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                 ;
; SD_CARD_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_m7n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 75000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2400000 ; 75000                       ; 32                          ; --                          ; --                          ; 2400000             ; 296         ; 0     ; SD_CARD_onchip_memory.hex ; M10K_X39_Y3_N0, M10K_X39_Y1_N0, M10K_X44_Y5_N0, M10K_X29_Y5_N0, M10K_X44_Y1_N0, M10K_X39_Y6_N0, M10K_X39_Y2_N0, M10K_X44_Y3_N0, M10K_X44_Y4_N0, M10K_X29_Y7_N0, M10K_X29_Y6_N0, M10K_X57_Y12_N0, M10K_X62_Y12_N0, M10K_X44_Y12_N0, M10K_X39_Y10_N0, M10K_X39_Y12_N0, M10K_X39_Y7_N0, M10K_X62_Y11_N0, M10K_X62_Y10_N0, M10K_X12_Y3_N0, M10K_X20_Y7_N0, M10K_X12_Y6_N0, M10K_X20_Y8_N0, M10K_X12_Y2_N0, M10K_X12_Y8_N0, M10K_X20_Y5_N0, M10K_X20_Y3_N0, M10K_X12_Y5_N0, M10K_X44_Y2_N0, M10K_X29_Y1_N0, M10K_X39_Y5_N0, M10K_X57_Y4_N0, M10K_X57_Y1_N0, M10K_X57_Y7_N0, M10K_X29_Y2_N0, M10K_X29_Y3_N0, M10K_X57_Y3_N0, M10K_X20_Y2_N0, M10K_X44_Y6_N0, M10K_X20_Y6_N0, M10K_X20_Y4_N0, M10K_X57_Y2_N0, M10K_X62_Y7_N0, M10K_X62_Y3_N0, M10K_X57_Y8_N0, M10K_X44_Y7_N0, M10K_X57_Y10_N0, M10K_X57_Y13_N0, M10K_X57_Y16_N0, M10K_X57_Y11_N0, M10K_X57_Y19_N0, M10K_X57_Y15_N0, M10K_X44_Y16_N0, M10K_X62_Y17_N0, M10K_X44_Y19_N0, M10K_X44_Y21_N0, M10K_X39_Y27_N0, M10K_X39_Y19_N0, M10K_X44_Y17_N0, M10K_X39_Y21_N0, M10K_X20_Y17_N0, M10K_X29_Y23_N0, M10K_X20_Y19_N0, M10K_X44_Y20_N0, M10K_X39_Y23_N0, M10K_X20_Y20_N0, M10K_X29_Y31_N0, M10K_X20_Y29_N0, M10K_X20_Y35_N0, M10K_X29_Y27_N0, M10K_X29_Y29_N0, M10K_X12_Y32_N0, M10K_X39_Y29_N0, M10K_X39_Y32_N0, M10K_X12_Y31_N0, M10K_X44_Y29_N0, M10K_X57_Y32_N0, M10K_X62_Y34_N0, M10K_X39_Y28_N0, M10K_X44_Y34_N0, M10K_X57_Y34_N0, M10K_X44_Y26_N0, M10K_X44_Y32_N0, M10K_X62_Y27_N0, M10K_X29_Y36_N0, M10K_X29_Y26_N0, M10K_X29_Y28_N0, M10K_X39_Y37_N0, M10K_X29_Y34_N0, M10K_X29_Y30_N0, M10K_X39_Y34_N0, M10K_X44_Y35_N0, M10K_X29_Y25_N0, M10K_X44_Y23_N0, M10K_X57_Y25_N0, M10K_X39_Y25_N0, M10K_X62_Y25_N0, M10K_X62_Y26_N0, M10K_X44_Y27_N0, M10K_X57_Y23_N0, M10K_X57_Y24_N0, M10K_X57_Y27_N0, M10K_X29_Y14_N0, M10K_X57_Y22_N0, M10K_X57_Y21_N0, M10K_X57_Y20_N0, M10K_X62_Y18_N0, M10K_X57_Y18_N0, M10K_X62_Y22_N0, M10K_X62_Y20_N0, M10K_X29_Y16_N0, M10K_X57_Y17_N0, M10K_X12_Y12_N0, M10K_X29_Y12_N0, M10K_X5_Y12_N0, M10K_X12_Y14_N0, M10K_X5_Y10_N0, M10K_X12_Y15_N0, M10K_X20_Y14_N0, M10K_X5_Y11_N0, M10K_X20_Y10_N0, M10K_X39_Y39_N0, M10K_X62_Y38_N0, M10K_X62_Y37_N0, M10K_X57_Y38_N0, M10K_X44_Y38_N0, M10K_X29_Y37_N0, M10K_X44_Y36_N0, M10K_X44_Y39_N0, M10K_X29_Y35_N0, M10K_X29_Y10_N0, M10K_X29_Y17_N0, M10K_X39_Y18_N0, M10K_X29_Y18_N0, M10K_X39_Y16_N0, M10K_X29_Y11_N0, M10K_X39_Y13_N0, M10K_X39_Y9_N0, M10K_X29_Y13_N0, M10K_X20_Y22_N0, M10K_X29_Y19_N0, M10K_X12_Y20_N0, M10K_X12_Y18_N0, M10K_X12_Y22_N0, M10K_X29_Y22_N0, M10K_X39_Y20_N0, M10K_X29_Y20_N0, M10K_X39_Y22_N0, M10K_X44_Y9_N0, M10K_X39_Y8_N0, M10K_X57_Y9_N0, M10K_X62_Y13_N0, M10K_X44_Y10_N0, M10K_X62_Y9_N0, M10K_X57_Y14_N0, M10K_X44_Y14_N0, M10K_X62_Y14_N0, M10K_X20_Y18_N0, M10K_X20_Y26_N0, M10K_X12_Y25_N0, M10K_X12_Y19_N0, M10K_X12_Y24_N0, M10K_X29_Y21_N0, M10K_X20_Y16_N0, M10K_X12_Y26_N0, M10K_X12_Y17_N0, M10K_X44_Y8_N0, M10K_X62_Y8_N0, M10K_X57_Y5_N0, M10K_X29_Y4_N0, M10K_X62_Y5_N0, M10K_X62_Y6_N0, M10K_X39_Y4_N0, M10K_X62_Y4_N0, M10K_X57_Y6_N0, M10K_X39_Y36_N0, M10K_X44_Y40_N0, M10K_X39_Y41_N0, M10K_X44_Y42_N0, M10K_X39_Y38_N0, M10K_X57_Y37_N0, M10K_X39_Y44_N0, M10K_X29_Y43_N0, M10K_X57_Y44_N0, M10K_X44_Y43_N0, M10K_X12_Y21_N0, M10K_X12_Y29_N0, M10K_X5_Y31_N0, M10K_X20_Y24_N0, M10K_X20_Y23_N0, M10K_X20_Y25_N0, M10K_X20_Y21_N0, M10K_X12_Y23_N0, M10K_X12_Y30_N0, M10K_X20_Y15_N0, M10K_X12_Y13_N0, M10K_X12_Y16_N0, M10K_X12_Y11_N0, M10K_X20_Y12_N0, M10K_X12_Y9_N0, M10K_X12_Y10_N0, M10K_X20_Y9_N0, M10K_X5_Y9_N0, M10K_X5_Y13_N0, M10K_X44_Y13_N0, M10K_X29_Y15_N0, M10K_X39_Y17_N0, M10K_X44_Y11_N0, M10K_X44_Y15_N0, M10K_X44_Y18_N0, M10K_X39_Y11_N0, M10K_X39_Y14_N0, M10K_X39_Y15_N0, M10K_X20_Y42_N0, M10K_X20_Y41_N0, M10K_X29_Y39_N0, M10K_X29_Y38_N0, M10K_X29_Y41_N0, M10K_X20_Y37_N0, M10K_X29_Y40_N0, M10K_X29_Y42_N0, M10K_X20_Y43_N0, M10K_X62_Y30_N0, M10K_X57_Y29_N0, M10K_X57_Y30_N0, M10K_X57_Y26_N0, M10K_X57_Y28_N0, M10K_X62_Y28_N0, M10K_X62_Y31_N0, M10K_X62_Y32_N0, M10K_X62_Y29_N0, M10K_X62_Y42_N0, M10K_X57_Y40_N0, M10K_X39_Y46_N0, M10K_X62_Y40_N0, M10K_X39_Y42_N0, M10K_X29_Y45_N0, M10K_X44_Y45_N0, M10K_X29_Y46_N0, M10K_X44_Y44_N0, M10K_X39_Y35_N0, M10K_X12_Y39_N0, M10K_X39_Y43_N0, M10K_X12_Y43_N0, M10K_X44_Y41_N0, M10K_X44_Y37_N0, M10K_X39_Y40_N0, M10K_X39_Y45_N0, M10K_X29_Y44_N0, M10K_X12_Y44_N0, M10K_X57_Y36_N0, M10K_X44_Y31_N0, M10K_X57_Y35_N0, M10K_X44_Y30_N0, M10K_X39_Y33_N0, M10K_X44_Y33_N0, M10K_X57_Y31_N0, M10K_X39_Y31_N0, M10K_X57_Y33_N0, M10K_X57_Y39_N0, M10K_X62_Y43_N0, M10K_X62_Y36_N0, M10K_X57_Y41_N0, M10K_X57_Y42_N0, M10K_X62_Y39_N0, M10K_X57_Y45_N0, M10K_X57_Y43_N0, M10K_X62_Y35_N0, M10K_X20_Y34_N0, M10K_X29_Y24_N0, M10K_X39_Y24_N0, M10K_X44_Y25_N0, M10K_X39_Y26_N0, M10K_X39_Y30_N0, M10K_X44_Y28_N0, M10K_X20_Y28_N0, M10K_X44_Y24_N0, M10K_X12_Y28_N0, M10K_X20_Y36_N0, M10K_X20_Y33_N0, M10K_X29_Y33_N0, M10K_X12_Y35_N0, M10K_X12_Y33_N0, M10K_X12_Y34_N0, M10K_X29_Y32_N0, M10K_X12_Y36_N0, M10K_X20_Y32_N0, M10K_X20_Y39_N0, M10K_X12_Y38_N0, M10K_X12_Y42_N0, M10K_X20_Y27_N0, M10K_X20_Y38_N0, M10K_X12_Y37_N0, M10K_X20_Y40_N0, M10K_X20_Y31_N0, M10K_X12_Y41_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 25           ; 4            ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 100     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0     ; None                      ; M10K_X20_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_03j1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 64      ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 1           ; 0     ; None                      ; M10K_X20_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 9,575 / 217,884 ( 4 % ) ;
; C12 interconnects            ; 233 / 10,080 ( 2 % )    ;
; C2 interconnects             ; 2,767 / 87,208 ( 3 % )  ;
; C4 interconnects             ; 1,986 / 41,360 ( 5 % )  ;
; DQS bus muxes                ; 0 / 21 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 21 ( 0 % )          ;
; Direct links                 ; 345 / 217,884 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )         ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )          ;
; Local interconnects          ; 803 / 58,160 ( 1 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 338 / 9,228 ( 4 % )     ;
; R14/C12 interconnect drivers ; 407 / 15,096 ( 3 % )    ;
; R3 interconnects             ; 3,470 / 94,896 ( 4 % )  ;
; R6 interconnects             ; 6,110 / 194,640 ( 3 % ) ;
; Spine clocks                 ; 9 / 180 ( 5 % )         ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )      ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 30           ; 0            ; 30           ; 0            ; 0            ; 35        ; 30           ; 0            ; 35        ; 35        ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 35           ; 5            ; 35           ; 35           ; 0         ; 5            ; 35           ; 0         ; 0         ; 35           ; 17           ; 35           ; 35           ; 35           ; 35           ; 17           ; 35           ; 35           ; 35           ; 35           ; 17           ; 35           ; 35           ; 35           ; 35           ; 35           ; 35           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ledg_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledg_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledg_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledg_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledg_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledg_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledg_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledg_export[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ledr_export[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sd_clk_export       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sd_cmd_export       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sd_dat_export[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sd_dat_export[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sd_dat_export[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sd_dat_export[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key_export[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; cpu_reset_n_export  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key_export[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key_export[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key_export[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 221.6             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 18.1              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[36]                                                                                                   ; 1.538             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[36]                                                                                                   ; 1.316             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[36]                                                                                                   ; 1.185             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.166             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.140             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.134             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.102             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[32]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[31]                                                                                                   ; 1.101             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|DRsize[2]                                                                                                    ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[31]                                                                                                   ; 1.101             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|DRsize[1]                                                                                                    ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[31]                                                                                                   ; 1.101             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|DRsize[0]                                                                                                    ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[31]                                                                                                   ; 1.101             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[31]                                                                                                   ; 1.101             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[31]                                                                                                   ; 1.101             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[31]                                                                                                   ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 1.099             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.098             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.073             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.071             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.071             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                           ; 1.065             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[29]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[28]                                                                                                   ; 1.060             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[5]                                                                                                        ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[4]                                                                                                    ; 1.058             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[6]                                                                                                        ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[5]                                                                                                    ; 1.058             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[3]                                                                                                        ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[2]                                                                                                    ; 1.057             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 1.056             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[9]                                                                                                        ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[8]                                                                                                    ; 1.055             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]          ; 1.053             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[27]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[26]                                                                                                   ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                ; 1.044             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 1.039             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[30]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[29]                                                                                                   ; 1.037             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[28]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[27]                                                                                                   ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 1.034             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 1.034             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; 1.034             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.033             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                       ; 1.025             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 1.023             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                        ; 1.022             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                  ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                           ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.019             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.017             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.009             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                            ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; 1.006             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[34]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[33]                                                                                                   ; 1.004             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                        ; 1.003             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.000             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 0.996             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[14]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[13]                                                                                                   ; 0.992             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[12]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[11]                                                                                                   ; 0.992             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[22]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[21]                                                                                                   ; 0.989             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[24]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[23]                                                                                                   ; 0.989             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                           ; 0.985             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 0.983             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[18]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[17]                                                                                                   ; 0.981             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[19]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[18]                                                                                                   ; 0.981             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[13]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[12]                                                                                                   ; 0.980             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[11]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[10]                                                                                                   ; 0.980             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[21]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[20]                                                                                                   ; 0.971             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[20]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[19]                                                                                                   ; 0.967             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[23]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[22]                                                                                                   ; 0.967             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[26]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[25]                                                                                                   ; 0.967             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[17]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[16]                                                                                                   ; 0.967             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[25]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[24]                                                                                                   ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.960             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; 0.960             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 0.953             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[10]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[9]                                                                                                    ; 0.947             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                        ; 0.935             ;
; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; SD_CARD_jtag_uart:jtag_uart|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                        ; 0.923             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                 ; 0.875             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[37]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[36]                                                                                                   ; 0.840             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[36]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[36]                                                                                                   ; 0.840             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[36]                                                                                                   ; 0.840             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                                         ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[8]                                                                                                    ; 0.839             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[4]                                                                                                        ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[3]                                                                                                    ; 0.831             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 0.825             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 0.823             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 0.822             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                                         ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[6]                                                                                                    ; 0.819             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[15]                                                                                                       ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[14]                                                                                                   ; 0.815             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                 ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]       ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.804             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_im:the_SD_CARD_cpu_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                                                 ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[7]                                                                                                    ; 0.800             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                     ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[7]                                                                                                    ; 0.800             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                                         ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[7]                                                                                                    ; 0.800             ;
; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[7]                                                                                                        ; SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck|sr[7]                                                                                                    ; 0.800             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC5C6F27C7 for design "SD_CARD"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X68_Y54_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 1 clock (1 global)
    Info (11162): SD_CARD_pll_100:pll_100|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1303 fanout uses global clock CLKCTRL_G13
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk_clk~inputCLKENA0 with 661 fanout uses global clock CLKCTRL_G12
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SD_CARD/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'SD_CARD/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'SD_CARD/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SD_CARD_cpu:cpu|SD_CARD_cpu_cpu:cpu|hbreak_enabled is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type Block RAM
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X23_Y0 to location X33_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during the Fitter is 2.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:11
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/output_files/SD_CARD.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 6576 megabytes
    Info: Processing ended: Mon Aug 26 10:13:16 2024
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/output_files/SD_CARD.fit.smsg.


