// Seed: 2538799456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4[1'b0] = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd38
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output tri0 id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire [id_1 : 1 'b0] id_10;
  assign id_6 = 1 - 1'd0 ? 1 : id_5 == id_5 ? -1'h0 != -1 : -1;
  assign id_6 = 1 ? id_2 : id_8;
  logic id_11;
  assign id_5[-1] = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_11,
      id_5,
      id_9,
      id_10
  );
endmodule
