Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Top_Design_Thing'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off
-c 100 -o Top_Design_Thing_map.ncd Top_Design_Thing.ngd Top_Design_Thing.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sun Aug 02 19:51:12 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           219 out of   9,312    2%
  Number of 4 input LUTs:               444 out of   9,312    4%
Logic Distribution:
  Number of occupied Slices:            280 out of   4,656    6%
    Number of Slices containing only related logic:     280 out of     280 100%
    Number of Slices containing unrelated logic:          0 out of     280   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         492 out of   9,312    5%
    Number used as logic:               439
    Number used as a route-thru:         48
    Number used as Shift registers:       5

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 23 out of     232    9%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of MULT18X18SIOs:                1 out of      20    5%

  Number of RPM macros:           16
Average Fanout of Non-Clock Nets:                3.70

Peak Memory Usage:  4497 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@147.47.239.196'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s500e' is a WebPack part.
INFO:LIT:243 - Logical network XLXI_76/XLXI_1/CEO has no load.
INFO:LIT:395 - The above info message is repeated 5 more times for the following
   (max. 5 shown):
   XLXI_106/XLXI_7/CEO,
   XLXI_111/XLXI_664/CEO,
   XLXI_111/XLXI_666/CEO,
   XLXI_111/XLXI_665/CEO,
   XLXI_111/XLXI_272/OFL
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
  28 block(s) removed
  37 block(s) optimized away
  27 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_111/XLXI_735" (BUF) removed.
The signal "XLXI_76/XLXI_1/CEO" is sourceless and has been removed.
The signal "XLXI_76/XLXI_1/TC" is sourceless and has been removed.
 Sourceless block "XLXI_76/XLXI_1/I_36_39" (AND) removed.
The signal "XLXI_76/XLXI_1/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_76/XLXI_1/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_76/XLXI_1/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_76/XLXI_1/I_TC/I_36_8" (OR) removed.
The signal "XLXI_76/XLXI_1/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_76/XLXI_1/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_76/XLXI_1/I_TC/M1" is sourceless and has been removed.
The signal "XLXI_106/XLXI_7/CEO" is sourceless and has been removed.
The signal "XLXI_106/XLXI_7/TC" is sourceless and has been removed.
 Sourceless block "XLXI_106/XLXI_7/I_36_39" (AND) removed.
The signal "XLXI_106/XLXI_7/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_106/XLXI_7/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_106/XLXI_7/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_106/XLXI_7/I_TC/I_36_8" (OR) removed.
The signal "XLXI_106/XLXI_7/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_106/XLXI_7/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_106/XLXI_7/I_TC/M1" is sourceless and has been removed.
The signal "XLXI_111/XLXI_664/CEO" is sourceless and has been removed.
The signal "XLXI_111/XLXI_664/TC" is sourceless and has been removed.
 Sourceless block "XLXI_111/XLXI_664/I_36_63" (AND) removed.
The signal "XLXI_111/XLXI_664/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_111/XLXI_664/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_111/XLXI_664/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_111/XLXI_664/I_TC/I_36_8" (OR) removed.
The signal "XLXI_111/XLXI_664/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_111/XLXI_664/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_111/XLXI_664/I_TC/M1" is sourceless and has been removed.
The signal "XLXI_111/XLXI_666/CEO" is sourceless and has been removed.
The signal "XLXI_111/XLXI_666/TC" is sourceless and has been removed.
 Sourceless block "XLXI_111/XLXI_666/I_36_99" (AND) removed.
The signal "XLXI_111/XLXI_665/CEO" is sourceless and has been removed.
The signal "XLXI_111/XLXI_665/TC" is sourceless and has been removed.
 Sourceless block "XLXI_111/XLXI_665/I_36_99" (AND) removed.
The signal "XLXI_111/XLXI_659/dummy" is sourceless and has been removed.
The signal "XLXI_111/XLXI_404/dummy" is sourceless and has been removed.
The signal "XLXI_111/XLXI_272/CO" is sourceless and has been removed.
 Sourceless block "XLXI_111/XLXI_272/I_36_239" (XOR) removed.
  The signal "XLXI_111/XLXI_272/OFL" is sourceless and has been removed.
The signal "XLXI_111/XLXI_272/dummy" is sourceless and has been removed.
Unused block "XLXI_106/XLXI_7/I_36_33" (AND) removed.
Unused block "XLXI_106/XLXI_7/I_36_36" (AND) removed.
Unused block "XLXI_111/XLXI_272/XST_GND" (ZERO) removed.
Unused block "XLXI_111/XLXI_404/XST_GND" (ZERO) removed.
Unused block "XLXI_111/XLXI_659/XST_GND" (ZERO) removed.
Unused block "XLXI_111/XLXI_664/I_36_31" (AND) removed.
Unused block "XLXI_111/XLXI_664/I_36_55" (AND) removed.
Unused block "XLXI_111/XLXI_665/I_36_105" (AND) removed.
Unused block "XLXI_111/XLXI_666/I_36_105" (AND) removed.
Unused block "XLXI_76/XLXI_1/I_36_33" (AND) removed.
Unused block "XLXI_76/XLXI_1/I_36_36" (AND) removed.
Unused block "XLXI_111/XLXI_272/I_36_64" (MUX) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_106/XLXI_7/I_36_7
AND2 		XLXI_106/XLXI_7/I_Q0/I_36_30/I_36_9
AND2 		XLXI_106/XLXI_7/I_Q1/I_36_30/I_36_9
AND3B1 		XLXI_111/XLXI_663/I_36_40
VCC 		XLXI_111/XLXI_664/I_36_38
AND3B1 		XLXI_111/XLXI_687/I_M01/I_36_31
AND3 		XLXI_111/XLXI_687/I_M23/I_36_30
AND3B1 		XLXI_111/XLXI_687/I_M23/I_36_31
OR2 		XLXI_111/XLXI_687/I_M23/I_36_38
AND3 		XLXI_111/XLXI_692/I_M23/I_36_30
AND3B1 		XLXI_111/XLXI_692/I_M23/I_36_31
OR2 		XLXI_111/XLXI_692/I_M23/I_36_38
AND3 		XLXI_111/XLXI_693/I_M23/I_36_30
AND3B1 		XLXI_111/XLXI_693/I_M23/I_36_31
OR2 		XLXI_111/XLXI_693/I_M23/I_36_38
AND3B1 		XLXI_111/XLXI_694/I_M01/I_36_31
AND3B1 		XLXI_111/XLXI_695/I_M01/I_36_31
AND3B1 		XLXI_111/XLXI_696/I_M01/I_36_31
GND 		XLXI_113
AND2 		XLXI_51/XLXI_183
VCC 		XLXI_76/XLXI_1/I_36_7
AND2 		XLXI_76/XLXI_1/I_Q0/I_36_30/I_36_9
AND2 		XLXI_76/XLXI_1/I_Q1/I_36_30/I_36_9
AND3 		XLXI_90/XLXI_4/I_M01/I_36_30
AND3 		XLXI_90/XLXI_4/I_M23/I_36_30
AND3B1 		XLXI_90/XLXI_4/I_M23/I_36_31
OR2 		XLXI_90/XLXI_4/I_M23/I_36_38
AND3 		XLXI_90/XLXI_5/I_M01/I_36_30
AND3B1 		XLXI_90/XLXI_5/I_M01/I_36_31
OR2 		XLXI_90/XLXI_5/I_M01/I_36_38
AND3 		XLXI_90/XLXI_5/I_M23/I_36_30
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| INP_0                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| INP_1                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| INP_2                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| INP_3                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| LCD_DATA<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| LCD_DATA<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| LCD_DATA<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| LCD_DATA<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| LCD_E                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| LCD_RS                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| LCD_RW                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MCLK                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| Out_Thing<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Out_Thing<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Out_Thing<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Out_Thing<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Out_Thing<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Out_Thing<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Out_Thing<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Out_Thing<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| RST_2                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| SW_2                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| SW_3                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_106/XLXI_7/XLXI_7_I_Q0_113         
XLXI_106/XLXI_7/XLXI_7_I_Q1_112         
XLXI_111/XLXI_664/XLXI_664_I_Q0_88      
XLXI_111/XLXI_664/XLXI_664_I_Q1_87      
XLXI_111/XLXI_664/XLXI_664_I_Q2_86      
XLXI_111/XLXI_664/XLXI_664_I_Q3_85      
XLXI_111/XLXI_664/XLXI_664_I_Q4_84      
XLXI_111/XLXI_664/XLXI_664_I_Q5_83      
XLXI_111/XLXI_664/XLXI_664_I_Q6_82      
XLXI_111/XLXI_664/XLXI_664_I_Q7_81      
XLXI_111_XLXI_272_97                    
XLXI_111_XLXI_404_98                    
XLXI_111_XLXI_659_99                    
XLXI_111_XLXI_663_100                   
XLXI_76/XLXI_1/XLXI_1_I_Q0_113          
XLXI_76/XLXI_1/XLXI_1_I_Q1_112          

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
