
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008040  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08008150  08008150  00009150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800861c  0800861c  0000a068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800861c  0800861c  0000a068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800861c  0800861c  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800861c  0800861c  0000961c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008628  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f4c  20000068  08008690  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001fb4  08008690  0000afb4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa09  00000000  00000000  0000a091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047aa  00000000  00000000  00024a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001920  00000000  00000000  00029248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001350  00000000  00000000  0002ab68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e6f9  00000000  00000000  0002beb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021348  00000000  00000000  0004a5b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099794  00000000  00000000  0006b8f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010508d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dd0  00000000  00000000  001050d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010bea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08008138 	.word	0x08008138

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08008138 	.word	0x08008138

08000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
static SemaphoreHandle_t g_i2c_tx_done_sem; // Наш семафор

// --- Реалізація C++ класу MyDisplay ---

// Конструктор: просто зберігаємо вказівник на I2C
MyDisplay::MyDisplay(I2C_HandleTypeDef* hi2c)
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
{
    this->hi2c = hi2c;
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	683a      	ldr	r2, [r7, #0]
 800015e:	601a      	str	r2, [r3, #0]
}
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	4618      	mov	r0, r3
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr

0800016c <_ZN9MyDisplay17update_screen_DMAEv>:
    return ssd1306_Init();
}

// Метод неблокуючого оновлення
void MyDisplay::update_screen_DMA(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Запускаємо передачу буфера через DMA
    // Ми будемо використовувати готову функцію з бібліотеки ssd1306
    ssd1306_UpdateScreenDMA(g_i2c_tx_done_sem);
 8000174:	4b04      	ldr	r3, [pc, #16]	@ (8000188 <_ZN9MyDisplay17update_screen_DMAEv+0x1c>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4618      	mov	r0, r3
 800017a:	f000 fdcb 	bl	8000d14 <ssd1306_UpdateScreenDMA>
}
 800017e:	bf00      	nop
 8000180:	3708      	adds	r7, #8
 8000182:	46bd      	mov	sp, r7
 8000184:	bd80      	pop	{r7, pc}
 8000186:	bf00      	nop
 8000188:	20000088 	.word	0x20000088

0800018c <display_init>:

// --- C-обгортки (міст до main.c) ---
extern "C" {
// Цю функцію викличе main.c ОДИН РАЗ при старті
void display_init(void)
{
 800018c:	b598      	push	{r3, r4, r7, lr}
 800018e:	af00      	add	r7, sp, #0
    // 1. Створюємо семафор
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000190:	2203      	movs	r2, #3
 8000192:	2100      	movs	r1, #0
 8000194:	2001      	movs	r0, #1
 8000196:	f004 fd60 	bl	8004c5a <xQueueGenericCreate>
 800019a:	4603      	mov	r3, r0
 800019c:	4a07      	ldr	r2, [pc, #28]	@ (80001bc <display_init+0x30>)
 800019e:	6013      	str	r3, [r2, #0]
    // 2. Створюємо C++ об'єкт
    g_display = new MyDisplay(&hi2c1);
 80001a0:	2004      	movs	r0, #4
 80001a2:	f007 fa39 	bl	8007618 <_Znwj>
 80001a6:	4603      	mov	r3, r0
 80001a8:	461c      	mov	r4, r3
 80001aa:	4905      	ldr	r1, [pc, #20]	@ (80001c0 <display_init+0x34>)
 80001ac:	4620      	mov	r0, r4
 80001ae:	f7ff ffcf 	bl	8000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
 80001b2:	4b04      	ldr	r3, [pc, #16]	@ (80001c4 <display_init+0x38>)
 80001b4:	601c      	str	r4, [r3, #0]
}
 80001b6:	bf00      	nop
 80001b8:	bd98      	pop	{r3, r4, r7, pc}
 80001ba:	bf00      	nop
 80001bc:	20000088 	.word	0x20000088
 80001c0:	20000090 	.word	0x20000090
 80001c4:	20000084 	.word	0x20000084

080001c8 <display_task>:
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
void display_task(void* argument)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
    // ... ініціалізація ...

    char current_key = 0; // Локальна змінна для відображення, що зберігає стан
 80001d0:	2300      	movs	r3, #0
 80001d2:	77fb      	strb	r3, [r7, #31]
    while (1)
    {
        char key = keypad_get_key(); // key буде != 0 лише в момент, коли було натиснуто
 80001d4:	f000 fade 	bl	8000794 <keypad_get_key>
 80001d8:	4603      	mov	r3, r0
 80001da:	77bb      	strb	r3, [r7, #30]

        // --- ЛОГІКА ЗБЕРЕЖЕННЯ СТАНУ ---
        if (key != 0) { // Якщо ми отримали подію
 80001dc:	7fbb      	ldrb	r3, [r7, #30]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d007      	beq.n	80001f2 <display_task+0x2a>
            if (key == '*') {
 80001e2:	7fbb      	ldrb	r3, [r7, #30]
 80001e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001e6:	d102      	bne.n	80001ee <display_task+0x26>
                current_key = 0; // СКИНУТИ стан
 80001e8:	2300      	movs	r3, #0
 80001ea:	77fb      	strb	r3, [r7, #31]
 80001ec:	e001      	b.n	80001f2 <display_task+0x2a>
            } else {
                current_key = key; // ЗБЕРЕГТИ останнє натискання
 80001ee:	7fbb      	ldrb	r3, [r7, #30]
 80001f0:	77fb      	strb	r3, [r7, #31]
            }
        }
        // --- КІНЕЦЬ ЛОГІКИ ЗБЕРЕЖЕННЯ СТАНУ ---

        ssd1306_Fill(Black);
 80001f2:	2000      	movs	r0, #0
 80001f4:	f000 fc5a 	bl	8000aac <ssd1306_Fill>
        ssd1306_SetCursor(0, 0);
 80001f8:	2100      	movs	r1, #0
 80001fa:	2000      	movs	r0, #0
 80001fc:	f000 fccc 	bl	8000b98 <ssd1306_SetCursor>

        if (current_key != 0) {
 8000200:	7ffb      	ldrb	r3, [r7, #31]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d00e      	beq.n	8000224 <display_task+0x5c>
            char str[10];
            snprintf(str, 10, "Key: %c", current_key);
 8000206:	7ffb      	ldrb	r3, [r7, #31]
 8000208:	f107 0014 	add.w	r0, r7, #20
 800020c:	4a1f      	ldr	r2, [pc, #124]	@ (800028c <display_task+0xc4>)
 800020e:	210a      	movs	r1, #10
 8000210:	f007 fada 	bl	80077c8 <sniprintf>
            ssd1306_WriteString(str, &Font_6x8, White);
 8000214:	f107 0314 	add.w	r3, r7, #20
 8000218:	2201      	movs	r2, #1
 800021a:	491d      	ldr	r1, [pc, #116]	@ (8000290 <display_task+0xc8>)
 800021c:	4618      	mov	r0, r3
 800021e:	f000 fd53 	bl	8000cc8 <ssd1306_WriteString>
 8000222:	e024      	b.n	800026e <display_task+0xa6>
        } else {
            // Виводимо "Hello RTOS!" тільки коли current_key = 0

            ssd1306_WriteString("Hello RTOS!", &Font_6x8, White);
 8000224:	2201      	movs	r2, #1
 8000226:	491a      	ldr	r1, [pc, #104]	@ (8000290 <display_task+0xc8>)
 8000228:	481a      	ldr	r0, [pc, #104]	@ (8000294 <display_task+0xcc>)
 800022a:	f000 fd4d 	bl	8000cc8 <ssd1306_WriteString>
            char str[10];
            if (current_key >= 32 && current_key <= 126) {
 800022e:	7ffb      	ldrb	r3, [r7, #31]
 8000230:	2b1f      	cmp	r3, #31
 8000232:	d90a      	bls.n	800024a <display_task+0x82>
 8000234:	7ffb      	ldrb	r3, [r7, #31]
 8000236:	2b7e      	cmp	r3, #126	@ 0x7e
 8000238:	d807      	bhi.n	800024a <display_task+0x82>
                snprintf(str, 20, "Key: %c", current_key);
 800023a:	7ffb      	ldrb	r3, [r7, #31]
 800023c:	f107 0008 	add.w	r0, r7, #8
 8000240:	4a12      	ldr	r2, [pc, #72]	@ (800028c <display_task+0xc4>)
 8000242:	2114      	movs	r1, #20
 8000244:	f007 fac0 	bl	80077c8 <sniprintf>
 8000248:	e006      	b.n	8000258 <display_task+0x90>
            } else {
                // Якщо це 0 (або інший недрукований символ), виводимо його код
                snprintf(str, 20, "Code: %d", current_key);
 800024a:	7ffb      	ldrb	r3, [r7, #31]
 800024c:	f107 0008 	add.w	r0, r7, #8
 8000250:	4a11      	ldr	r2, [pc, #68]	@ (8000298 <display_task+0xd0>)
 8000252:	2114      	movs	r1, #20
 8000254:	f007 fab8 	bl	80077c8 <sniprintf>
            }
            ssd1306_SetCursor(0, 10);
 8000258:	210a      	movs	r1, #10
 800025a:	2000      	movs	r0, #0
 800025c:	f000 fc9c 	bl	8000b98 <ssd1306_SetCursor>
            ssd1306_WriteString(str, &Font_6x8, White);
 8000260:	f107 0308 	add.w	r3, r7, #8
 8000264:	2201      	movs	r2, #1
 8000266:	490a      	ldr	r1, [pc, #40]	@ (8000290 <display_task+0xc8>)
 8000268:	4618      	mov	r0, r3
 800026a:	f000 fd2d 	bl	8000cc8 <ssd1306_WriteString>


        }

        g_display->update_screen_DMA();
 800026e:	4b0b      	ldr	r3, [pc, #44]	@ (800029c <display_task+0xd4>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4618      	mov	r0, r3
 8000274:	f7ff ff7a 	bl	800016c <_ZN9MyDisplay17update_screen_DMAEv>
        xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 8000278:	4b09      	ldr	r3, [pc, #36]	@ (80002a0 <display_task+0xd8>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	2164      	movs	r1, #100	@ 0x64
 800027e:	4618      	mov	r0, r3
 8000280:	f004 ffcc 	bl	800521c <xQueueSemaphoreTake>
        vTaskDelay(pdMS_TO_TICKS(50));
 8000284:	2032      	movs	r0, #50	@ 0x32
 8000286:	f005 fc1b 	bl	8005ac0 <vTaskDelay>
    }
 800028a:	e7a3      	b.n	80001d4 <display_task+0xc>
 800028c:	08008150 	.word	0x08008150
 8000290:	20000000 	.word	0x20000000
 8000294:	08008158 	.word	0x08008158
 8000298:	08008164 	.word	0x08008164
 800029c:	20000084 	.word	0x20000084
 80002a0:	20000088 	.word	0x20000088

080002a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002aa:	4b14      	ldr	r3, [pc, #80]	@ (80002fc <MX_DMA_Init+0x58>)
 80002ac:	695b      	ldr	r3, [r3, #20]
 80002ae:	4a13      	ldr	r2, [pc, #76]	@ (80002fc <MX_DMA_Init+0x58>)
 80002b0:	f043 0301 	orr.w	r3, r3, #1
 80002b4:	6153      	str	r3, [r2, #20]
 80002b6:	4b11      	ldr	r3, [pc, #68]	@ (80002fc <MX_DMA_Init+0x58>)
 80002b8:	695b      	ldr	r3, [r3, #20]
 80002ba:	f003 0301 	and.w	r3, r3, #1
 80002be:	607b      	str	r3, [r7, #4]
 80002c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80002c2:	2200      	movs	r2, #0
 80002c4:	2105      	movs	r1, #5
 80002c6:	200c      	movs	r0, #12
 80002c8:	f000 ffee 	bl	80012a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80002cc:	200c      	movs	r0, #12
 80002ce:	f001 f817 	bl	8001300 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80002d2:	2200      	movs	r2, #0
 80002d4:	2105      	movs	r1, #5
 80002d6:	200d      	movs	r0, #13
 80002d8:	f000 ffe6 	bl	80012a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80002dc:	200d      	movs	r0, #13
 80002de:	f001 f80f 	bl	8001300 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80002e2:	2200      	movs	r2, #0
 80002e4:	2105      	movs	r1, #5
 80002e6:	2010      	movs	r0, #16
 80002e8:	f000 ffde 	bl	80012a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80002ec:	2010      	movs	r0, #16
 80002ee:	f001 f807 	bl	8001300 <HAL_NVIC_EnableIRQ>

}
 80002f2:	bf00      	nop
 80002f4:	3708      	adds	r7, #8
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	40021000 	.word	0x40021000

08000300 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task,        // Функція задачі
 8000306:	2300      	movs	r3, #0
 8000308:	9301      	str	r3, [sp, #4]
 800030a:	2318      	movs	r3, #24
 800030c:	9300      	str	r3, [sp, #0]
 800030e:	2300      	movs	r3, #0
 8000310:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000314:	490c      	ldr	r1, [pc, #48]	@ (8000348 <MX_FREERTOS_Init+0x48>)
 8000316:	480d      	ldr	r0, [pc, #52]	@ (800034c <MX_FREERTOS_Init+0x4c>)
 8000318:	f005 fa74 	bl	8005804 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 800031c:	2300      	movs	r3, #0
 800031e:	9301      	str	r3, [sp, #4]
 8000320:	2318      	movs	r3, #24
 8000322:	9300      	str	r3, [sp, #0]
 8000324:	2300      	movs	r3, #0
 8000326:	2280      	movs	r2, #128	@ 0x80
 8000328:	4909      	ldr	r1, [pc, #36]	@ (8000350 <MX_FREERTOS_Init+0x50>)
 800032a:	480a      	ldr	r0, [pc, #40]	@ (8000354 <MX_FREERTOS_Init+0x54>)
 800032c:	f005 fa6a 	bl	8005804 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000330:	4a09      	ldr	r2, [pc, #36]	@ (8000358 <MX_FREERTOS_Init+0x58>)
 8000332:	2100      	movs	r1, #0
 8000334:	4809      	ldr	r0, [pc, #36]	@ (800035c <MX_FREERTOS_Init+0x5c>)
 8000336:	f004 fa19 	bl	800476c <osThreadNew>
 800033a:	4603      	mov	r3, r0
 800033c:	4a08      	ldr	r2, [pc, #32]	@ (8000360 <MX_FREERTOS_Init+0x60>)
 800033e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000340:	bf00      	nop
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	0800817c 	.word	0x0800817c
 800034c:	080001c9 	.word	0x080001c9
 8000350:	08008188 	.word	0x08008188
 8000354:	08000771 	.word	0x08000771
 8000358:	08008598 	.word	0x08008598
 800035c:	08000365 	.word	0x08000365
 8000360:	2000008c 	.word	0x2000008c

08000364 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800036c:	2001      	movs	r0, #1
 800036e:	f004 fa8f 	bl	8004890 <osDelay>
 8000372:	e7fb      	b.n	800036c <StartDefaultTask+0x8>

08000374 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b088      	sub	sp, #32
 8000378:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037a:	f107 0310 	add.w	r3, r7, #16
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000388:	4b3e      	ldr	r3, [pc, #248]	@ (8000484 <MX_GPIO_Init+0x110>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a3d      	ldr	r2, [pc, #244]	@ (8000484 <MX_GPIO_Init+0x110>)
 800038e:	f043 0310 	orr.w	r3, r3, #16
 8000392:	6193      	str	r3, [r2, #24]
 8000394:	4b3b      	ldr	r3, [pc, #236]	@ (8000484 <MX_GPIO_Init+0x110>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	f003 0310 	and.w	r3, r3, #16
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003a0:	4b38      	ldr	r3, [pc, #224]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	4a37      	ldr	r2, [pc, #220]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003a6:	f043 0320 	orr.w	r3, r3, #32
 80003aa:	6193      	str	r3, [r2, #24]
 80003ac:	4b35      	ldr	r3, [pc, #212]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	f003 0320 	and.w	r3, r3, #32
 80003b4:	60bb      	str	r3, [r7, #8]
 80003b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b8:	4b32      	ldr	r3, [pc, #200]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a31      	ldr	r2, [pc, #196]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003be:	f043 0304 	orr.w	r3, r3, #4
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b2f      	ldr	r3, [pc, #188]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0304 	and.w	r3, r3, #4
 80003cc:	607b      	str	r3, [r7, #4]
 80003ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a2b      	ldr	r2, [pc, #172]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003d6:	f043 0308 	orr.w	r3, r3, #8
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b29      	ldr	r3, [pc, #164]	@ (8000484 <MX_GPIO_Init+0x110>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0308 	and.w	r3, r3, #8
 80003e4:	603b      	str	r3, [r7, #0]
 80003e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 80003ee:	4826      	ldr	r0, [pc, #152]	@ (8000488 <MX_GPIO_Init+0x114>)
 80003f0:	f001 febe 	bl	8002170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80003f4:	2200      	movs	r2, #0
 80003f6:	2110      	movs	r1, #16
 80003f8:	4824      	ldr	r0, [pc, #144]	@ (800048c <MX_GPIO_Init+0x118>)
 80003fa:	f001 feb9 	bl	8002170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin, GPIO_PIN_RESET);
 80003fe:	2200      	movs	r2, #0
 8000400:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000404:	4822      	ldr	r0, [pc, #136]	@ (8000490 <MX_GPIO_Init+0x11c>)
 8000406:	f001 feb3 	bl	8002170 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 800040a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800040e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000410:	2301      	movs	r3, #1
 8000412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000414:	2300      	movs	r3, #0
 8000416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000418:	2302      	movs	r3, #2
 800041a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800041c:	f107 0310 	add.w	r3, r7, #16
 8000420:	4619      	mov	r1, r3
 8000422:	4819      	ldr	r0, [pc, #100]	@ (8000488 <MX_GPIO_Init+0x114>)
 8000424:	f001 fb30 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000428:	2310      	movs	r3, #16
 800042a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042c:	2301      	movs	r3, #1
 800042e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000430:	2300      	movs	r3, #0
 8000432:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000434:	2302      	movs	r3, #2
 8000436:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	4619      	mov	r1, r3
 800043e:	4813      	ldr	r0, [pc, #76]	@ (800048c <MX_GPIO_Init+0x118>)
 8000440:	f001 fb22 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin;
 8000444:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044a:	2301      	movs	r3, #1
 800044c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044e:	2300      	movs	r3, #0
 8000450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000452:	2302      	movs	r3, #2
 8000454:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000456:	f107 0310 	add.w	r3, r7, #16
 800045a:	4619      	mov	r1, r3
 800045c:	480c      	ldr	r0, [pc, #48]	@ (8000490 <MX_GPIO_Init+0x11c>)
 800045e:	f001 fb13 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 8000462:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000468:	2300      	movs	r3, #0
 800046a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800046c:	2301      	movs	r3, #1
 800046e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000470:	f107 0310 	add.w	r3, r7, #16
 8000474:	4619      	mov	r1, r3
 8000476:	4805      	ldr	r0, [pc, #20]	@ (800048c <MX_GPIO_Init+0x118>)
 8000478:	f001 fb06 	bl	8001a88 <HAL_GPIO_Init>

}
 800047c:	bf00      	nop
 800047e:	3720      	adds	r7, #32
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000
 8000488:	40011000 	.word	0x40011000
 800048c:	40010800 	.word	0x40010800
 8000490:	40010c00 	.word	0x40010c00

08000494 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000498:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <MX_I2C1_Init+0x50>)
 800049a:	4a13      	ldr	r2, [pc, #76]	@ (80004e8 <MX_I2C1_Init+0x54>)
 800049c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800049e:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004a0:	4a12      	ldr	r2, [pc, #72]	@ (80004ec <MX_I2C1_Init+0x58>)
 80004a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004a4:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004aa:	4b0e      	ldr	r3, [pc, #56]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004b0:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80004b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004b8:	4b0a      	ldr	r3, [pc, #40]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004be:	4b09      	ldr	r3, [pc, #36]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004c4:	4b07      	ldr	r3, [pc, #28]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004ca:	4b06      	ldr	r3, [pc, #24]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004d0:	4804      	ldr	r0, [pc, #16]	@ (80004e4 <MX_I2C1_Init+0x50>)
 80004d2:	f001 fe79 	bl	80021c8 <HAL_I2C_Init>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80004dc:	f000 f9ea 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004e0:	bf00      	nop
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	20000090 	.word	0x20000090
 80004e8:	40005400 	.word	0x40005400
 80004ec:	000186a0 	.word	0x000186a0

080004f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b088      	sub	sp, #32
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f8:	f107 0310 	add.w	r3, r7, #16
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]
 8000502:	609a      	str	r2, [r3, #8]
 8000504:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	4a28      	ldr	r2, [pc, #160]	@ (80005ac <HAL_I2C_MspInit+0xbc>)
 800050c:	4293      	cmp	r3, r2
 800050e:	d149      	bne.n	80005a4 <HAL_I2C_MspInit+0xb4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000510:	4b27      	ldr	r3, [pc, #156]	@ (80005b0 <HAL_I2C_MspInit+0xc0>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	4a26      	ldr	r2, [pc, #152]	@ (80005b0 <HAL_I2C_MspInit+0xc0>)
 8000516:	f043 0308 	orr.w	r3, r3, #8
 800051a:	6193      	str	r3, [r2, #24]
 800051c:	4b24      	ldr	r3, [pc, #144]	@ (80005b0 <HAL_I2C_MspInit+0xc0>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	f003 0308 	and.w	r3, r3, #8
 8000524:	60fb      	str	r3, [r7, #12]
 8000526:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000528:	23c0      	movs	r3, #192	@ 0xc0
 800052a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800052c:	2312      	movs	r3, #18
 800052e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000530:	2303      	movs	r3, #3
 8000532:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	4619      	mov	r1, r3
 800053a:	481e      	ldr	r0, [pc, #120]	@ (80005b4 <HAL_I2C_MspInit+0xc4>)
 800053c:	f001 faa4 	bl	8001a88 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000540:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_I2C_MspInit+0xc0>)
 8000542:	69db      	ldr	r3, [r3, #28]
 8000544:	4a1a      	ldr	r2, [pc, #104]	@ (80005b0 <HAL_I2C_MspInit+0xc0>)
 8000546:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800054a:	61d3      	str	r3, [r2, #28]
 800054c:	4b18      	ldr	r3, [pc, #96]	@ (80005b0 <HAL_I2C_MspInit+0xc0>)
 800054e:	69db      	ldr	r3, [r3, #28]
 8000550:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000558:	4b17      	ldr	r3, [pc, #92]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 800055a:	4a18      	ldr	r2, [pc, #96]	@ (80005bc <HAL_I2C_MspInit+0xcc>)
 800055c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800055e:	4b16      	ldr	r3, [pc, #88]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 8000560:	2210      	movs	r2, #16
 8000562:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000564:	4b14      	ldr	r3, [pc, #80]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 8000566:	2200      	movs	r2, #0
 8000568:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800056a:	4b13      	ldr	r3, [pc, #76]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 800056c:	2280      	movs	r2, #128	@ 0x80
 800056e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000570:	4b11      	ldr	r3, [pc, #68]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 8000572:	2200      	movs	r2, #0
 8000574:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000576:	4b10      	ldr	r3, [pc, #64]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 8000578:	2200      	movs	r2, #0
 800057a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800057c:	4b0e      	ldr	r3, [pc, #56]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 800057e:	2200      	movs	r2, #0
 8000580:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000582:	4b0d      	ldr	r3, [pc, #52]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 8000584:	2200      	movs	r2, #0
 8000586:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000588:	480b      	ldr	r0, [pc, #44]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 800058a:	f000 fed1 	bl	8001330 <HAL_DMA_Init>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000594:	f000 f98e 	bl	80008b4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	4a07      	ldr	r2, [pc, #28]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 800059c:	635a      	str	r2, [r3, #52]	@ 0x34
 800059e:	4a06      	ldr	r2, [pc, #24]	@ (80005b8 <HAL_I2C_MspInit+0xc8>)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80005a4:	bf00      	nop
 80005a6:	3720      	adds	r7, #32
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40005400 	.word	0x40005400
 80005b0:	40021000 	.word	0x40021000
 80005b4:	40010c00 	.word	0x40010c00
 80005b8:	200000e4 	.word	0x200000e4
 80005bc:	4002006c 	.word	0x4002006c

080005c0 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000600 <HAL_I2C_MspDeInit+0x40>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d112      	bne.n	80005f8 <HAL_I2C_MspDeInit+0x38>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80005d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000604 <HAL_I2C_MspDeInit+0x44>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	4a0b      	ldr	r2, [pc, #44]	@ (8000604 <HAL_I2C_MspDeInit+0x44>)
 80005d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80005dc:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80005de:	2140      	movs	r1, #64	@ 0x40
 80005e0:	4809      	ldr	r0, [pc, #36]	@ (8000608 <HAL_I2C_MspDeInit+0x48>)
 80005e2:	f001 fcbf 	bl	8001f64 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80005e6:	2180      	movs	r1, #128	@ 0x80
 80005e8:	4807      	ldr	r0, [pc, #28]	@ (8000608 <HAL_I2C_MspDeInit+0x48>)
 80005ea:	f001 fcbb 	bl	8001f64 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 ff9c 	bl	8001530 <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40005400 	.word	0x40005400
 8000604:	40021000 	.word	0x40021000
 8000608:	40010c00 	.word	0x40010c00

0800060c <_ZN8MyKeypadC1Ev>:
static const uint16_t row_pins[4] = {GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11};
static const uint16_t col_pins[4] = {GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15};

// --- Реалізація C++ класу MyKeypad ---

MyKeypad::MyKeypad() {}
 800060c:	b4b0      	push	{r4, r5, r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4a0f      	ldr	r2, [pc, #60]	@ (8000654 <_ZN8MyKeypadC1Ev+0x48>)
 8000618:	461c      	mov	r4, r3
 800061a:	4615      	mov	r5, r2
 800061c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061e:	6020      	str	r0, [r4, #0]
 8000620:	6061      	str	r1, [r4, #4]
 8000622:	60a2      	str	r2, [r4, #8]
 8000624:	60e3      	str	r3, [r4, #12]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	490b      	ldr	r1, [pc, #44]	@ (8000658 <_ZN8MyKeypadC1Ev+0x4c>)
 800062a:	f103 0210 	add.w	r2, r3, #16
 800062e:	460b      	mov	r3, r1
 8000630:	cb03      	ldmia	r3!, {r0, r1}
 8000632:	6010      	str	r0, [r2, #0]
 8000634:	6051      	str	r1, [r2, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4908      	ldr	r1, [pc, #32]	@ (800065c <_ZN8MyKeypadC1Ev+0x50>)
 800063a:	f103 0218 	add.w	r2, r3, #24
 800063e:	460b      	mov	r3, r1
 8000640:	cb03      	ldmia	r3!, {r0, r1}
 8000642:	6010      	str	r0, [r2, #0]
 8000644:	6051      	str	r1, [r2, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	4618      	mov	r0, r3
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	bcb0      	pop	{r4, r5, r7}
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	08008194 	.word	0x08008194
 8000658:	080081a4 	.word	0x080081a4
 800065c:	080081ac 	.word	0x080081ac

08000660 <_ZN8MyKeypad4initEv>:

void MyKeypad::init(void) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    // Встановлюємо всі стовпці в "0" (LOW) - стан очікування
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800066e:	4803      	ldr	r0, [pc, #12]	@ (800067c <_ZN8MyKeypad4initEv+0x1c>)
 8000670:	f001 fd7e 	bl	8002170 <HAL_GPIO_WritePin>
}
 8000674:	bf00      	nop
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40010c00 	.word	0x40010c00

08000680 <_ZN8MyKeypad15scan_and_updateEv>:

/**
 * @brief Сканує клавіатуру, оновлює g_last_key і блокується для debounce.
 * @note Ця функція ПОВІННА викликатися з RTOS-задачі, оскільки містить vTaskDelay.
 */
void MyKeypad::scan_and_update(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
    // Встановлюємо ВСІ стовпці у HIGH (неактивний стан)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8000688:	2201      	movs	r2, #1
 800068a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800068e:	4835      	ldr	r0, [pc, #212]	@ (8000764 <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 8000690:	f001 fd6e 	bl	8002170 <HAL_GPIO_WritePin>

    for (int c = 0; c < 4; c++) {
 8000694:	2300      	movs	r3, #0
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	e057      	b.n	800074a <_ZN8MyKeypad15scan_and_updateEv+0xca>
        // 1. Активуємо поточний стовпець (LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	68fa      	ldr	r2, [r7, #12]
 800069e:	320c      	adds	r2, #12
 80006a0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006a4:	2200      	movs	r2, #0
 80006a6:	4619      	mov	r1, r3
 80006a8:	482e      	ldr	r0, [pc, #184]	@ (8000764 <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 80006aa:	f001 fd61 	bl	8002170 <HAL_GPIO_WritePin>

        for (int r = 0; r < 4; r++) {
 80006ae:	2300      	movs	r3, #0
 80006b0:	60bb      	str	r3, [r7, #8]
 80006b2:	e03a      	b.n	800072a <_ZN8MyKeypad15scan_and_updateEv+0xaa>
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	68ba      	ldr	r2, [r7, #8]
 80006b8:	3208      	adds	r2, #8
 80006ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006be:	4619      	mov	r1, r3
 80006c0:	4829      	ldr	r0, [pc, #164]	@ (8000768 <_ZN8MyKeypad15scan_and_updateEv+0xe8>)
 80006c2:	f001 fd35 	bl	8002130 <HAL_GPIO_ReadPin>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	bf0c      	ite	eq
 80006cc:	2301      	moveq	r3, #1
 80006ce:	2300      	movne	r3, #0
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d026      	beq.n	8000724 <_ZN8MyKeypad15scan_and_updateEv+0xa4>
                // КНОПКА ЗНАЙДЕНА!

                // 1. МИТТЄВО оновлюємо глобальну змінну
                g_last_key = key_map[r][c];
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	441a      	add	r2, r3
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	4413      	add	r3, r2
 80006e2:	781a      	ldrb	r2, [r3, #0]
 80006e4:	4b21      	ldr	r3, [pc, #132]	@ (800076c <_ZN8MyKeypad15scan_and_updateEv+0xec>)
 80006e6:	701a      	strb	r2, [r3, #0]
                UI_Blink_Once();
 80006e8:	f000 fcb0 	bl	800104c <UI_Blink_Once>
                // 2. Тепер блокуємо ПОТІК, поки кнопку не відпустять
                while(HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80006ec:	e002      	b.n	80006f4 <_ZN8MyKeypad15scan_and_updateEv+0x74>
                    vTaskDelay(pdMS_TO_TICKS(20));
 80006ee:	2014      	movs	r0, #20
 80006f0:	f005 f9e6 	bl	8005ac0 <vTaskDelay>
                while(HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	3208      	adds	r2, #8
 80006fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006fe:	4619      	mov	r1, r3
 8000700:	4819      	ldr	r0, [pc, #100]	@ (8000768 <_ZN8MyKeypad15scan_and_updateEv+0xe8>)
 8000702:	f001 fd15 	bl	8002130 <HAL_GPIO_ReadPin>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	bf0c      	ite	eq
 800070c:	2301      	moveq	r3, #1
 800070e:	2300      	movne	r3, #0
 8000710:	b2db      	uxtb	r3, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	d1eb      	bne.n	80006ee <_ZN8MyKeypad15scan_and_updateEv+0x6e>
                }

                // 3. Повертаємо стовпці в стан очікування (LOW), як у вашому коді
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800071c:	4811      	ldr	r0, [pc, #68]	@ (8000764 <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 800071e:	f001 fd27 	bl	8002170 <HAL_GPIO_WritePin>
                return; // Виходимо з функції scan
 8000722:	e01b      	b.n	800075c <_ZN8MyKeypad15scan_and_updateEv+0xdc>
        for (int r = 0; r < 4; r++) {
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	3301      	adds	r3, #1
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	2b03      	cmp	r3, #3
 800072e:	ddc1      	ble.n	80006b4 <_ZN8MyKeypad15scan_and_updateEv+0x34>
            }
        }
        // 4. Деактивуємо поточний стовпець (HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	320c      	adds	r2, #12
 8000736:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800073a:	2201      	movs	r2, #1
 800073c:	4619      	mov	r1, r3
 800073e:	4809      	ldr	r0, [pc, #36]	@ (8000764 <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 8000740:	f001 fd16 	bl	8002170 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	3301      	adds	r3, #1
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2b03      	cmp	r3, #3
 800074e:	dda4      	ble.n	800069a <_ZN8MyKeypad15scan_and_updateEv+0x1a>
    }

    // 5. Повертаємо всі стовпці в стан очікування (LOW)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000756:	4803      	ldr	r0, [pc, #12]	@ (8000764 <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 8000758:	f001 fd0a 	bl	8002170 <HAL_GPIO_WritePin>
}
 800075c:	3710      	adds	r7, #16
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40010c00 	.word	0x40010c00
 8000768:	40010800 	.word	0x40010800
 800076c:	20000148 	.word	0x20000148

08000770 <keypad_task>:

// --- C-обгортки (міст до RTOS) ---
extern "C" {

void keypad_task(void* argument)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 8000778:	4805      	ldr	r0, [pc, #20]	@ (8000790 <keypad_task+0x20>)
 800077a:	f7ff ff71 	bl	8000660 <_ZN8MyKeypad4initEv>

    while (1)
    {
        // Просто викликаємо scan, який сам все зробить
        g_keypad.scan_and_update();
 800077e:	4804      	ldr	r0, [pc, #16]	@ (8000790 <keypad_task+0x20>)
 8000780:	f7ff ff7e 	bl	8000680 <_ZN8MyKeypad15scan_and_updateEv>

        // Чекаємо 20 мс перед *наступною* спробою сканування
        vTaskDelay(pdMS_TO_TICKS(20));
 8000784:	2014      	movs	r0, #20
 8000786:	f005 f99b 	bl	8005ac0 <vTaskDelay>
        g_keypad.scan_and_update();
 800078a:	bf00      	nop
 800078c:	e7f7      	b.n	800077e <keypad_task+0xe>
 800078e:	bf00      	nop
 8000790:	20000128 	.word	0x20000128

08000794 <keypad_get_key>:
    }
}

char keypad_get_key(void) {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
    char key = g_last_key;
 800079a:	4b06      	ldr	r3, [pc, #24]	@ (80007b4 <keypad_get_key+0x20>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	71fb      	strb	r3, [r7, #7]
    g_last_key = 0; // Скидаємо
 80007a0:	4b04      	ldr	r3, [pc, #16]	@ (80007b4 <keypad_get_key+0x20>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	701a      	strb	r2, [r3, #0]
    return key;
 80007a6:	79fb      	ldrb	r3, [r7, #7]
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	370c      	adds	r7, #12
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	20000148 	.word	0x20000148

080007b8 <_Z41__static_initialization_and_destruction_0v>:

} // extern "C"
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 80007bc:	4802      	ldr	r0, [pc, #8]	@ (80007c8 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80007be:	f7ff ff25 	bl	800060c <_ZN8MyKeypadC1Ev>
} // extern "C"
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000128 	.word	0x20000128

080007cc <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	f7ff fff2 	bl	80007b8 <_Z41__static_initialization_and_destruction_0v>
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d6:	b580      	push	{r7, lr}
 80007d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007da:	f000 fc69 	bl	80010b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007de:	f000 f812 	bl	8000806 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e2:	f7ff fdc7 	bl	8000374 <MX_GPIO_Init>
  MX_DMA_Init();
 80007e6:	f7ff fd5d 	bl	80002a4 <MX_DMA_Init>
  MX_I2C1_Init();
 80007ea:	f7ff fe53 	bl	8000494 <MX_I2C1_Init>
  MX_SPI1_Init();
 80007ee:	f000 f871 	bl	80008d4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init();
 80007f2:	f7ff fccb 	bl	800018c <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80007f6:	f003 ff71 	bl	80046dc <osKernelInitialize>
  MX_FREERTOS_Init();
 80007fa:	f7ff fd81 	bl	8000300 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80007fe:	f003 ff8f 	bl	8004720 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000802:	bf00      	nop
 8000804:	e7fd      	b.n	8000802 <main+0x2c>

08000806 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b090      	sub	sp, #64	@ 0x40
 800080a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080c:	f107 0318 	add.w	r3, r7, #24
 8000810:	2228      	movs	r2, #40	@ 0x28
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f007 f80d 	bl	8007834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000828:	2301      	movs	r3, #1
 800082a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800082c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000830:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000836:	2301      	movs	r3, #1
 8000838:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083a:	2302      	movs	r3, #2
 800083c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800083e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000842:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000844:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000848:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084a:	f107 0318 	add.w	r3, r7, #24
 800084e:	4618      	mov	r0, r3
 8000850:	f002 fcdc 	bl	800320c <HAL_RCC_OscConfig>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0x58>
  {
    Error_Handler();
 800085a:	f000 f82b 	bl	80008b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085e:	230f      	movs	r3, #15
 8000860:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000862:	2302      	movs	r3, #2
 8000864:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800086a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	2102      	movs	r1, #2
 8000878:	4618      	mov	r0, r3
 800087a:	f003 f835 	bl	80038e8 <HAL_RCC_ClockConfig>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000884:	f000 f816 	bl	80008b4 <Error_Handler>
  }
}
 8000888:	bf00      	nop
 800088a:	3740      	adds	r7, #64	@ 0x40
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a04      	ldr	r2, [pc, #16]	@ (80008b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d101      	bne.n	80008a6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008a2:	f000 fc1b 	bl	80010dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40012c00 	.word	0x40012c00

080008b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b8:	b672      	cpsid	i
}
 80008ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <Error_Handler+0x8>

080008c0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80008ca:	bf00      	nop
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr

080008d4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80008d8:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <MX_SPI1_Init+0x64>)
 80008da:	4a18      	ldr	r2, [pc, #96]	@ (800093c <MX_SPI1_Init+0x68>)
 80008dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008de:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <MX_SPI1_Init+0x64>)
 80008e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008e6:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <MX_SPI1_Init+0x64>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008ec:	4b12      	ldr	r3, [pc, #72]	@ (8000938 <MX_SPI1_Init+0x64>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008f2:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <MX_SPI1_Init+0x64>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000938 <MX_SPI1_Init+0x64>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <MX_SPI1_Init+0x64>)
 8000900:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000904:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000906:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <MX_SPI1_Init+0x64>)
 8000908:	2210      	movs	r2, #16
 800090a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800090c:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <MX_SPI1_Init+0x64>)
 800090e:	2200      	movs	r2, #0
 8000910:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <MX_SPI1_Init+0x64>)
 8000914:	2200      	movs	r2, #0
 8000916:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <MX_SPI1_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800091e:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <MX_SPI1_Init+0x64>)
 8000920:	220a      	movs	r2, #10
 8000922:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000924:	4804      	ldr	r0, [pc, #16]	@ (8000938 <MX_SPI1_Init+0x64>)
 8000926:	f003 fa55 	bl	8003dd4 <HAL_SPI_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000930:	f7ff ffc0 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	2000014c 	.word	0x2000014c
 800093c:	40013000 	.word	0x40013000

08000940 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b088      	sub	sp, #32
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	f107 0310 	add.w	r3, r7, #16
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a41      	ldr	r2, [pc, #260]	@ (8000a60 <HAL_SPI_MspInit+0x120>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d17b      	bne.n	8000a58 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000960:	4b40      	ldr	r3, [pc, #256]	@ (8000a64 <HAL_SPI_MspInit+0x124>)
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	4a3f      	ldr	r2, [pc, #252]	@ (8000a64 <HAL_SPI_MspInit+0x124>)
 8000966:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800096a:	6193      	str	r3, [r2, #24]
 800096c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a64 <HAL_SPI_MspInit+0x124>)
 800096e:	699b      	ldr	r3, [r3, #24]
 8000970:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000974:	60fb      	str	r3, [r7, #12]
 8000976:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000978:	4b3a      	ldr	r3, [pc, #232]	@ (8000a64 <HAL_SPI_MspInit+0x124>)
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	4a39      	ldr	r2, [pc, #228]	@ (8000a64 <HAL_SPI_MspInit+0x124>)
 800097e:	f043 0304 	orr.w	r3, r3, #4
 8000982:	6193      	str	r3, [r2, #24]
 8000984:	4b37      	ldr	r3, [pc, #220]	@ (8000a64 <HAL_SPI_MspInit+0x124>)
 8000986:	699b      	ldr	r3, [r3, #24]
 8000988:	f003 0304 	and.w	r3, r3, #4
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000990:	23a0      	movs	r3, #160	@ 0xa0
 8000992:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000994:	2302      	movs	r3, #2
 8000996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000998:	2303      	movs	r3, #3
 800099a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099c:	f107 0310 	add.w	r3, r7, #16
 80009a0:	4619      	mov	r1, r3
 80009a2:	4831      	ldr	r0, [pc, #196]	@ (8000a68 <HAL_SPI_MspInit+0x128>)
 80009a4:	f001 f870 	bl	8001a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009a8:	2340      	movs	r3, #64	@ 0x40
 80009aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b4:	f107 0310 	add.w	r3, r7, #16
 80009b8:	4619      	mov	r1, r3
 80009ba:	482b      	ldr	r0, [pc, #172]	@ (8000a68 <HAL_SPI_MspInit+0x128>)
 80009bc:	f001 f864 	bl	8001a88 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80009c0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009c2:	4a2b      	ldr	r2, [pc, #172]	@ (8000a70 <HAL_SPI_MspInit+0x130>)
 80009c4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009c6:	4b29      	ldr	r3, [pc, #164]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009c8:	2210      	movs	r2, #16
 80009ca:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009cc:	4b27      	ldr	r3, [pc, #156]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009d2:	4b26      	ldr	r3, [pc, #152]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009d4:	2280      	movs	r2, #128	@ 0x80
 80009d6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009d8:	4b24      	ldr	r3, [pc, #144]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009de:	4b23      	ldr	r3, [pc, #140]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80009e4:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80009ea:	4b20      	ldr	r3, [pc, #128]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80009f0:	481e      	ldr	r0, [pc, #120]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 80009f2:	f000 fc9d 	bl	8001330 <HAL_DMA_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 80009fc:	f7ff ff5a 	bl	80008b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a1a      	ldr	r2, [pc, #104]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 8000a04:	649a      	str	r2, [r3, #72]	@ 0x48
 8000a06:	4a19      	ldr	r2, [pc, #100]	@ (8000a6c <HAL_SPI_MspInit+0x12c>)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000a0c:	4b19      	ldr	r3, [pc, #100]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a0e:	4a1a      	ldr	r2, [pc, #104]	@ (8000a78 <HAL_SPI_MspInit+0x138>)
 8000a10:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a12:	4b18      	ldr	r3, [pc, #96]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a18:	4b16      	ldr	r3, [pc, #88]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a20:	2280      	movs	r2, #128	@ 0x80
 8000a22:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a2a:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000a30:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a36:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000a3c:	480d      	ldr	r0, [pc, #52]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a3e:	f000 fc77 	bl	8001330 <HAL_DMA_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000a48:	f7ff ff34 	bl	80008b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a09      	ldr	r2, [pc, #36]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a50:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a52:	4a08      	ldr	r2, [pc, #32]	@ (8000a74 <HAL_SPI_MspInit+0x134>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000a58:	bf00      	nop
 8000a5a:	3720      	adds	r7, #32
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40013000 	.word	0x40013000
 8000a64:	40021000 	.word	0x40021000
 8000a68:	40010800 	.word	0x40010800
 8000a6c:	200001a4 	.word	0x200001a4
 8000a70:	40020030 	.word	0x40020030
 8000a74:	200001e8 	.word	0x200001e8
 8000a78:	4002001c 	.word	0x4002001c

08000a7c <ssd1306_WriteCommand>:
// [1..512] = наш буфер
static uint8_t SSD1306_DMATransmitBuffer[sizeof(SSD1306_Buffer) + 1];

// Приватна функція для відправки команд (блокуюча)
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af04      	add	r7, sp, #16
 8000a82:	4603      	mov	r3, r0
 8000a84:	71fb      	strb	r3, [r7, #7]
    // Використовуємо короткий таймаут, а не HAL_MAX_DELAY
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, 100);
 8000a86:	2364      	movs	r3, #100	@ 0x64
 8000a88:	9302      	str	r3, [sp, #8]
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	9301      	str	r3, [sp, #4]
 8000a8e:	1dfb      	adds	r3, r7, #7
 8000a90:	9300      	str	r3, [sp, #0]
 8000a92:	2301      	movs	r3, #1
 8000a94:	2200      	movs	r2, #0
 8000a96:	2178      	movs	r1, #120	@ 0x78
 8000a98:	4803      	ldr	r0, [pc, #12]	@ (8000aa8 <ssd1306_WriteCommand+0x2c>)
 8000a9a:	f001 fd9b 	bl	80025d4 <HAL_I2C_Mem_Write>
 8000a9e:	4603      	mov	r3, r0
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3708      	adds	r7, #8
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000090 	.word	0x20000090

08000aac <ssd1306_Fill>:
    return 1; // Успіх
}

// Заповнення буфера
void ssd1306_Fill(uint8_t color)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d101      	bne.n	8000ac0 <ssd1306_Fill+0x14>
 8000abc:	2300      	movs	r3, #0
 8000abe:	e000      	b.n	8000ac2 <ssd1306_Fill+0x16>
 8000ac0:	23ff      	movs	r3, #255	@ 0xff
 8000ac2:	72fb      	strb	r3, [r7, #11]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	e007      	b.n	8000ada <ssd1306_Fill+0x2e>
    {
        SSD1306_Buffer[i] = fill_val;
 8000aca:	4a09      	ldr	r2, [pc, #36]	@ (8000af0 <ssd1306_Fill+0x44>)
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	4413      	add	r3, r2
 8000ad0:	7afa      	ldrb	r2, [r7, #11]
 8000ad2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ae0:	d3f3      	bcc.n	8000aca <ssd1306_Fill+0x1e>
    }
}
 8000ae2:	bf00      	nop
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	2000022c 	.word	0x2000022c

08000af4 <ssd1306_DrawPixel>:

// Малювання пікселя у буфер
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
 8000afe:	460b      	mov	r3, r1
 8000b00:	71bb      	strb	r3, [r7, #6]
 8000b02:	4613      	mov	r3, r2
 8000b04:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	db3d      	blt.n	8000b8a <ssd1306_DrawPixel+0x96>
 8000b0e:	79bb      	ldrb	r3, [r7, #6]
 8000b10:	2b1f      	cmp	r3, #31
 8000b12:	d83a      	bhi.n	8000b8a <ssd1306_DrawPixel+0x96>
        return;
    }

    if (color == White) {
 8000b14:	797b      	ldrb	r3, [r7, #5]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d11a      	bne.n	8000b50 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000b1a:	79fa      	ldrb	r2, [r7, #7]
 8000b1c:	79bb      	ldrb	r3, [r7, #6]
 8000b1e:	08db      	lsrs	r3, r3, #3
 8000b20:	b2d8      	uxtb	r0, r3
 8000b22:	4603      	mov	r3, r0
 8000b24:	01db      	lsls	r3, r3, #7
 8000b26:	4413      	add	r3, r2
 8000b28:	4a1a      	ldr	r2, [pc, #104]	@ (8000b94 <ssd1306_DrawPixel+0xa0>)
 8000b2a:	5cd3      	ldrb	r3, [r2, r3]
 8000b2c:	b25a      	sxtb	r2, r3
 8000b2e:	79bb      	ldrb	r3, [r7, #6]
 8000b30:	f003 0307 	and.w	r3, r3, #7
 8000b34:	2101      	movs	r1, #1
 8000b36:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3a:	b25b      	sxtb	r3, r3
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	b259      	sxtb	r1, r3
 8000b40:	79fa      	ldrb	r2, [r7, #7]
 8000b42:	4603      	mov	r3, r0
 8000b44:	01db      	lsls	r3, r3, #7
 8000b46:	4413      	add	r3, r2
 8000b48:	b2c9      	uxtb	r1, r1
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <ssd1306_DrawPixel+0xa0>)
 8000b4c:	54d1      	strb	r1, [r2, r3]
 8000b4e:	e01d      	b.n	8000b8c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000b50:	79fa      	ldrb	r2, [r7, #7]
 8000b52:	79bb      	ldrb	r3, [r7, #6]
 8000b54:	08db      	lsrs	r3, r3, #3
 8000b56:	b2d8      	uxtb	r0, r3
 8000b58:	4603      	mov	r3, r0
 8000b5a:	01db      	lsls	r3, r3, #7
 8000b5c:	4413      	add	r3, r2
 8000b5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000b94 <ssd1306_DrawPixel+0xa0>)
 8000b60:	5cd3      	ldrb	r3, [r2, r3]
 8000b62:	b25a      	sxtb	r2, r3
 8000b64:	79bb      	ldrb	r3, [r7, #6]
 8000b66:	f003 0307 	and.w	r3, r3, #7
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b70:	b25b      	sxtb	r3, r3
 8000b72:	43db      	mvns	r3, r3
 8000b74:	b25b      	sxtb	r3, r3
 8000b76:	4013      	ands	r3, r2
 8000b78:	b259      	sxtb	r1, r3
 8000b7a:	79fa      	ldrb	r2, [r7, #7]
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	01db      	lsls	r3, r3, #7
 8000b80:	4413      	add	r3, r2
 8000b82:	b2c9      	uxtb	r1, r1
 8000b84:	4a03      	ldr	r2, [pc, #12]	@ (8000b94 <ssd1306_DrawPixel+0xa0>)
 8000b86:	54d1      	strb	r1, [r2, r3]
 8000b88:	e000      	b.n	8000b8c <ssd1306_DrawPixel+0x98>
        return;
 8000b8a:	bf00      	nop
    }
}
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr
 8000b94:	2000022c 	.word	0x2000022c

08000b98 <ssd1306_SetCursor>:
// Встановлення курсора (потрібно для виводу тексту)
static uint8_t current_x = 0;
static uint8_t current_y = 0;

void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	460a      	mov	r2, r1
 8000ba2:	71fb      	strb	r3, [r7, #7]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000ba8:	4a05      	ldr	r2, [pc, #20]	@ (8000bc0 <ssd1306_SetCursor+0x28>)
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000bae:	4a05      	ldr	r2, [pc, #20]	@ (8000bc4 <ssd1306_SetCursor+0x2c>)
 8000bb0:	79bb      	ldrb	r3, [r7, #6]
 8000bb2:	7013      	strb	r3, [r2, #0]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	2000042c 	.word	0x2000042c
 8000bc4:	2000042d 	.word	0x2000042d

08000bc8 <ssd1306_WriteChar>:

// Вивід символу у буфер
// Вивід символу у буфер (оновлено для 8-бітного шрифту)
// Вивід символу у буфер (16-бітний шрифт)
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	6039      	str	r1, [r7, #0]
 8000bd2:	71fb      	strb	r3, [r7, #7]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000bd8:	4b39      	ldr	r3, [pc, #228]	@ (8000cc0 <ssd1306_WriteChar+0xf8>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000be6:	dc07      	bgt.n	8000bf8 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000be8:	4b36      	ldr	r3, [pc, #216]	@ (8000cc4 <ssd1306_WriteChar+0xfc>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	461a      	mov	r2, r3
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	785b      	ldrb	r3, [r3, #1]
 8000bf2:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000bf4:	2b1f      	cmp	r3, #31
 8000bf6:	dd01      	ble.n	8000bfc <ssd1306_WriteChar+0x34>
    {
        return 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e05c      	b.n	8000cb6 <ssd1306_WriteChar+0xee>
    }

    for (i = 0; i < Font->FontWidth; i++) {
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	e04a      	b.n	8000c98 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	3b20      	subs	r3, #32
 8000c0a:	6839      	ldr	r1, [r7, #0]
 8000c0c:	7809      	ldrb	r1, [r1, #0]
 8000c0e:	fb01 f303 	mul.w	r3, r1, r3
 8000c12:	4619      	mov	r1, r3
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	440b      	add	r3, r1
 8000c18:	4413      	add	r3, r2
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	e030      	b.n	8000c86 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8000c24:	7bfa      	ldrb	r2, [r7, #15]
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	fa42 f303 	asr.w	r3, r2, r3
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d010      	beq.n	8000c56 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	4b21      	ldr	r3, [pc, #132]	@ (8000cc0 <ssd1306_WriteChar+0xf8>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	b2d8      	uxtb	r0, r3
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc4 <ssd1306_WriteChar+0xfc>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	4413      	add	r3, r2
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	79ba      	ldrb	r2, [r7, #6]
 8000c4e:	4619      	mov	r1, r3
 8000c50:	f7ff ff50 	bl	8000af4 <ssd1306_DrawPixel>
 8000c54:	e014      	b.n	8000c80 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	4b19      	ldr	r3, [pc, #100]	@ (8000cc0 <ssd1306_WriteChar+0xf8>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	4413      	add	r3, r2
 8000c60:	b2d8      	uxtb	r0, r3
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	4b17      	ldr	r3, [pc, #92]	@ (8000cc4 <ssd1306_WriteChar+0xfc>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	b2d9      	uxtb	r1, r3
 8000c6e:	79bb      	ldrb	r3, [r7, #6]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	bf0c      	ite	eq
 8000c74:	2301      	moveq	r3, #1
 8000c76:	2300      	movne	r3, #0
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	f7ff ff3a 	bl	8000af4 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	3301      	adds	r3, #1
 8000c84:	613b      	str	r3, [r7, #16]
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	785b      	ldrb	r3, [r3, #1]
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d3c8      	bcc.n	8000c24 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	3301      	adds	r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d3ae      	bcc.n	8000c02 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	781a      	ldrb	r2, [r3, #0]
 8000ca8:	4b05      	ldr	r3, [pc, #20]	@ (8000cc0 <ssd1306_WriteChar+0xf8>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	4413      	add	r3, r2
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	4b03      	ldr	r3, [pc, #12]	@ (8000cc0 <ssd1306_WriteChar+0xf8>)
 8000cb2:	701a      	strb	r2, [r3, #0]
    return ch;
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	2000042c 	.word	0x2000042c
 8000cc4:	2000042d 	.word	0x2000042d

08000cc8 <ssd1306_WriteString>:

// Вивід рядка у буфер (оновлено для 8-бітного шрифту)
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000cd6:	e012      	b.n	8000cfe <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	79fa      	ldrb	r2, [r7, #7]
 8000cde:	68b9      	ldr	r1, [r7, #8]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff ff71 	bl	8000bc8 <ssd1306_WriteChar>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	461a      	mov	r2, r3
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d002      	beq.n	8000cf8 <ssd1306_WriteString+0x30>
            return *str;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	e008      	b.n	8000d0a <ssd1306_WriteString+0x42>
        }
        str++;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d1e8      	bne.n	8000cd8 <ssd1306_WriteString+0x10>
    }
    return *str;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	781b      	ldrb	r3, [r3, #0]
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
	...

08000d14 <ssd1306_UpdateScreenDMA>:
}

// *** НАША ГОЛОВНА ФУНКЦІЯ ***
// Неблокуюча функція оновлення через DMA
void ssd1306_UpdateScreenDMA(SemaphoreHandle_t sem)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af02      	add	r7, sp, #8
 8000d1a:	6078      	str	r0, [r7, #4]
    // 1. Встановлюємо адресацію
    ssd1306_WriteCommand(0x21); // Set column address
 8000d1c:	2021      	movs	r0, #33	@ 0x21
 8000d1e:	f7ff fead 	bl	8000a7c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000d22:	2000      	movs	r0, #0
 8000d24:	f7ff feaa 	bl	8000a7c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8000d28:	207f      	movs	r0, #127	@ 0x7f
 8000d2a:	f7ff fea7 	bl	8000a7c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 8000d2e:	2022      	movs	r0, #34	@ 0x22
 8000d30:	f7ff fea4 	bl	8000a7c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000d34:	2000      	movs	r0, #0
 8000d36:	f7ff fea1 	bl	8000a7c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End
 8000d3a:	2003      	movs	r0, #3
 8000d3c:	f7ff fe9e 	bl	8000a7c <ssd1306_WriteCommand>

    // 2. Запускаємо ПРАВИЛЬНУ DMA передачу
    // Ми передаємо наш головний буфер SSD1306_Buffer,
    // а HAL сам надсилає команду 0x40 (D/C# = 1)
    HAL_I2C_DeInit(&hi2c1);
 8000d40:	480f      	ldr	r0, [pc, #60]	@ (8000d80 <ssd1306_UpdateScreenDMA+0x6c>)
 8000d42:	f001 fc03 	bl	800254c <HAL_I2C_DeInit>
    MX_I2C1_Init();
 8000d46:	f7ff fba5 	bl	8000494 <MX_I2C1_Init>
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 8000d4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <ssd1306_UpdateScreenDMA+0x70>)
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	2301      	movs	r3, #1
 8000d56:	2240      	movs	r2, #64	@ 0x40
 8000d58:	2178      	movs	r1, #120	@ 0x78
 8000d5a:	4809      	ldr	r0, [pc, #36]	@ (8000d80 <ssd1306_UpdateScreenDMA+0x6c>)
 8000d5c:	f001 fd40 	bl	80027e0 <HAL_I2C_Mem_Write_DMA>
 8000d60:	4603      	mov	r3, r0
 8000d62:	73fb      	strb	r3, [r7, #15]
                                    0x40, // "Адреса пам'яті" = "це дані"
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer, // Наш буфер
                                    sizeof(SSD1306_Buffer));

    if (status != HAL_OK)
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d005      	beq.n	8000d76 <ssd1306_UpdateScreenDMA+0x62>
    {
        // Якщо DMA не зміг стартувати, віддаємо семафор
        xSemaphoreGive(sem);
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2100      	movs	r1, #0
 8000d70:	6878      	ldr	r0, [r7, #4]
 8000d72:	f003 ffd1 	bl	8004d18 <xQueueGenericSend>
    }
}
 8000d76:	bf00      	nop
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000090 	.word	0x20000090
 8000d84:	2000022c 	.word	0x2000022c

08000d88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d8e:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <HAL_MspInit+0x68>)
 8000d90:	699b      	ldr	r3, [r3, #24]
 8000d92:	4a17      	ldr	r2, [pc, #92]	@ (8000df0 <HAL_MspInit+0x68>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	6193      	str	r3, [r2, #24]
 8000d9a:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <HAL_MspInit+0x68>)
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000da6:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <HAL_MspInit+0x68>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	4a11      	ldr	r2, [pc, #68]	@ (8000df0 <HAL_MspInit+0x68>)
 8000dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	61d3      	str	r3, [r2, #28]
 8000db2:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <HAL_MspInit+0x68>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	210f      	movs	r1, #15
 8000dc2:	f06f 0001 	mvn.w	r0, #1
 8000dc6:	f000 fa6f 	bl	80012a8 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000dca:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <HAL_MspInit+0x6c>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	4a04      	ldr	r2, [pc, #16]	@ (8000df4 <HAL_MspInit+0x6c>)
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40021000 	.word	0x40021000
 8000df4:	40010000 	.word	0x40010000

08000df8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08c      	sub	sp, #48	@ 0x30
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000e00:	2300      	movs	r3, #0
 8000e02:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ec8 <HAL_InitTick+0xd0>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	4a2d      	ldr	r2, [pc, #180]	@ (8000ec8 <HAL_InitTick+0xd0>)
 8000e14:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e18:	6193      	str	r3, [r2, #24]
 8000e1a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec8 <HAL_InitTick+0xd0>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e26:	f107 020c 	add.w	r2, r7, #12
 8000e2a:	f107 0310 	add.w	r3, r7, #16
 8000e2e:	4611      	mov	r1, r2
 8000e30:	4618      	mov	r0, r3
 8000e32:	f002 ff6f 	bl	8003d14 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000e36:	f002 ff59 	bl	8003cec <HAL_RCC_GetPCLK2Freq>
 8000e3a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e3e:	4a23      	ldr	r2, [pc, #140]	@ (8000ecc <HAL_InitTick+0xd4>)
 8000e40:	fba2 2303 	umull	r2, r3, r2, r3
 8000e44:	0c9b      	lsrs	r3, r3, #18
 8000e46:	3b01      	subs	r3, #1
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e4a:	4b21      	ldr	r3, [pc, #132]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e4c:	4a21      	ldr	r2, [pc, #132]	@ (8000ed4 <HAL_InitTick+0xdc>)
 8000e4e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e50:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e56:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e58:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e5c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e64:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e6a:	4b19      	ldr	r3, [pc, #100]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e70:	4817      	ldr	r0, [pc, #92]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e72:	f003 f92d 	bl	80040d0 <HAL_TIM_Base_Init>
 8000e76:	4603      	mov	r3, r0
 8000e78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d11b      	bne.n	8000ebc <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e84:	4812      	ldr	r0, [pc, #72]	@ (8000ed0 <HAL_InitTick+0xd8>)
 8000e86:	f003 f9e5 	bl	8004254 <HAL_TIM_Base_Start_IT>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d111      	bne.n	8000ebc <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000e98:	2019      	movs	r0, #25
 8000e9a:	f000 fa31 	bl	8001300 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b0f      	cmp	r3, #15
 8000ea2:	d808      	bhi.n	8000eb6 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	6879      	ldr	r1, [r7, #4]
 8000ea8:	2019      	movs	r0, #25
 8000eaa:	f000 f9fd 	bl	80012a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed8 <HAL_InitTick+0xe0>)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6013      	str	r3, [r2, #0]
 8000eb4:	e002      	b.n	8000ebc <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000ebc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3730      	adds	r7, #48	@ 0x30
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	431bde83 	.word	0x431bde83
 8000ed0:	20000430 	.word	0x20000430
 8000ed4:	40012c00 	.word	0x40012c00
 8000ed8:	2000000c 	.word	0x2000000c

08000edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <NMI_Handler+0x4>

08000ee4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <HardFault_Handler+0x4>

08000eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <MemManage_Handler+0x4>

08000ef4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ef8:	bf00      	nop
 8000efa:	e7fd      	b.n	8000ef8 <BusFault_Handler+0x4>

08000efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <UsageFault_Handler+0x4>

08000f04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000f14:	4802      	ldr	r0, [pc, #8]	@ (8000f20 <DMA1_Channel2_IRQHandler+0x10>)
 8000f16:	f000 fc83 	bl	8001820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	200001e8 	.word	0x200001e8

08000f24 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000f28:	4802      	ldr	r0, [pc, #8]	@ (8000f34 <DMA1_Channel3_IRQHandler+0x10>)
 8000f2a:	f000 fc79 	bl	8001820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200001a4 	.word	0x200001a4

08000f38 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000f3c:	4802      	ldr	r0, [pc, #8]	@ (8000f48 <DMA1_Channel6_IRQHandler+0x10>)
 8000f3e:	f000 fc6f 	bl	8001820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	200000e4 	.word	0x200000e4

08000f4c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f50:	4802      	ldr	r0, [pc, #8]	@ (8000f5c <TIM1_UP_IRQHandler+0x10>)
 8000f52:	f003 f9eb 	bl	800432c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000430 	.word	0x20000430

08000f60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return 1;
 8000f64:	2301      	movs	r3, #1
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr

08000f6e <_kill>:

int _kill(int pid, int sig)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
 8000f76:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f78:	f006 fd16 	bl	80079a8 <__errno>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2216      	movs	r2, #22
 8000f80:	601a      	str	r2, [r3, #0]
  return -1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <_exit>:

void _exit (int status)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b082      	sub	sp, #8
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f96:	f04f 31ff 	mov.w	r1, #4294967295
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ffe7 	bl	8000f6e <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <_exit+0x12>

08000fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fac:	4a14      	ldr	r2, [pc, #80]	@ (8001000 <_sbrk+0x5c>)
 8000fae:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <_sbrk+0x60>)
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb8:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <_sbrk+0x64>)
 8000fc2:	4a12      	ldr	r2, [pc, #72]	@ (800100c <_sbrk+0x68>)
 8000fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fc6:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <_sbrk+0x64>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d207      	bcs.n	8000fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd4:	f006 fce8 	bl	80079a8 <__errno>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	220c      	movs	r2, #12
 8000fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	e009      	b.n	8000ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe4:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <_sbrk+0x64>)
 8000ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20005000 	.word	0x20005000
 8001004:	00000400 	.word	0x00000400
 8001008:	20000478 	.word	0x20000478
 800100c:	20001fb8 	.word	0x20001fb8

08001010 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr

0800101c <UI_Blink_Start>:
/**
 * @brief Вмикає світлодіод для зворотного зв'язку (початок блимання).
 */

static void UI_Blink_Start(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  // Увімкнути світлодіод (встановити пін в '0' для Blue Pill)
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001026:	4802      	ldr	r0, [pc, #8]	@ (8001030 <UI_Blink_Start+0x14>)
 8001028:	f001 f8a2 	bl	8002170 <HAL_GPIO_WritePin>
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40011000 	.word	0x40011000

08001034 <UI_Blink_End>:
/**
 * @brief Перевіряє, чи час блимання вийшов, і вимикає світлодіод.
 * Викликати у головному циклі.
 */
static void UI_Blink_End(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    // Вимкнути світлодіод (встановити пін в '1' для Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800103e:	4802      	ldr	r0, [pc, #8]	@ (8001048 <UI_Blink_End+0x14>)
 8001040:	f001 f896 	bl	8002170 <HAL_GPIO_WritePin>
}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40011000 	.word	0x40011000

0800104c <UI_Blink_Once>:

void UI_Blink_Once(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8001050:	f7ff ffe4 	bl	800101c <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 8001054:	2032      	movs	r0, #50	@ 0x32
 8001056:	f004 fd33 	bl	8005ac0 <vTaskDelay>
	UI_Blink_End();
 800105a:	f7ff ffeb 	bl	8001034 <UI_Blink_End>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001064:	f7ff ffd4 	bl	8001010 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001068:	480b      	ldr	r0, [pc, #44]	@ (8001098 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800106a:	490c      	ldr	r1, [pc, #48]	@ (800109c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800106c:	4a0c      	ldr	r2, [pc, #48]	@ (80010a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001070:	e002      	b.n	8001078 <LoopCopyDataInit>

08001072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001076:	3304      	adds	r3, #4

08001078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800107c:	d3f9      	bcc.n	8001072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800107e:	4a09      	ldr	r2, [pc, #36]	@ (80010a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001080:	4c09      	ldr	r4, [pc, #36]	@ (80010a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001084:	e001      	b.n	800108a <LoopFillZerobss>

08001086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001088:	3204      	adds	r2, #4

0800108a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800108c:	d3fb      	bcc.n	8001086 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800108e:	f006 fc91 	bl	80079b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001092:	f7ff fba0 	bl	80007d6 <main>
  bx lr
 8001096:	4770      	bx	lr
  ldr r0, =_sdata
 8001098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800109c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80010a0:	08008628 	.word	0x08008628
  ldr r2, =_sbss
 80010a4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80010a8:	20001fb4 	.word	0x20001fb4

080010ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010ac:	e7fe      	b.n	80010ac <ADC1_2_IRQHandler>
	...

080010b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b4:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <HAL_Init+0x28>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a07      	ldr	r2, [pc, #28]	@ (80010d8 <HAL_Init+0x28>)
 80010ba:	f043 0310 	orr.w	r3, r3, #16
 80010be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c0:	2003      	movs	r0, #3
 80010c2:	f000 f8d1 	bl	8001268 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010c6:	200f      	movs	r0, #15
 80010c8:	f7ff fe96 	bl	8000df8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010cc:	f7ff fe5c 	bl	8000d88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40022000 	.word	0x40022000

080010dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e0:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <HAL_IncTick+0x1c>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b05      	ldr	r3, [pc, #20]	@ (80010fc <HAL_IncTick+0x20>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4413      	add	r3, r2
 80010ec:	4a03      	ldr	r2, [pc, #12]	@ (80010fc <HAL_IncTick+0x20>)
 80010ee:	6013      	str	r3, [r2, #0]
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr
 80010f8:	20000010 	.word	0x20000010
 80010fc:	2000047c 	.word	0x2000047c

08001100 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  return uwTick;
 8001104:	4b02      	ldr	r3, [pc, #8]	@ (8001110 <HAL_GetTick+0x10>)
 8001106:	681b      	ldr	r3, [r3, #0]
}
 8001108:	4618      	mov	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr
 8001110:	2000047c 	.word	0x2000047c

08001114 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001124:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <__NVIC_SetPriorityGrouping+0x44>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001130:	4013      	ands	r3, r2
 8001132:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800113c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001140:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001144:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001146:	4a04      	ldr	r2, [pc, #16]	@ (8001158 <__NVIC_SetPriorityGrouping+0x44>)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	60d3      	str	r3, [r2, #12]
}
 800114c:	bf00      	nop
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	e000ed00 	.word	0xe000ed00

0800115c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001160:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <__NVIC_GetPriorityGrouping+0x18>)
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	0a1b      	lsrs	r3, r3, #8
 8001166:	f003 0307 	and.w	r3, r3, #7
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	2b00      	cmp	r3, #0
 8001188:	db0b      	blt.n	80011a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	f003 021f 	and.w	r2, r3, #31
 8001190:	4906      	ldr	r1, [pc, #24]	@ (80011ac <__NVIC_EnableIRQ+0x34>)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	095b      	lsrs	r3, r3, #5
 8001198:	2001      	movs	r0, #1
 800119a:	fa00 f202 	lsl.w	r2, r0, r2
 800119e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	e000e100 	.word	0xe000e100

080011b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	db0a      	blt.n	80011da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	490c      	ldr	r1, [pc, #48]	@ (80011fc <__NVIC_SetPriority+0x4c>)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	0112      	lsls	r2, r2, #4
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	440b      	add	r3, r1
 80011d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011d8:	e00a      	b.n	80011f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4908      	ldr	r1, [pc, #32]	@ (8001200 <__NVIC_SetPriority+0x50>)
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	3b04      	subs	r3, #4
 80011e8:	0112      	lsls	r2, r2, #4
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	440b      	add	r3, r1
 80011ee:	761a      	strb	r2, [r3, #24]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	e000e100 	.word	0xe000e100
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001204:	b480      	push	{r7}
 8001206:	b089      	sub	sp, #36	@ 0x24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	f1c3 0307 	rsb	r3, r3, #7
 800121e:	2b04      	cmp	r3, #4
 8001220:	bf28      	it	cs
 8001222:	2304      	movcs	r3, #4
 8001224:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	3304      	adds	r3, #4
 800122a:	2b06      	cmp	r3, #6
 800122c:	d902      	bls.n	8001234 <NVIC_EncodePriority+0x30>
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3b03      	subs	r3, #3
 8001232:	e000      	b.n	8001236 <NVIC_EncodePriority+0x32>
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001238:	f04f 32ff 	mov.w	r2, #4294967295
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	43da      	mvns	r2, r3
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	401a      	ands	r2, r3
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800124c:	f04f 31ff 	mov.w	r1, #4294967295
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	fa01 f303 	lsl.w	r3, r1, r3
 8001256:	43d9      	mvns	r1, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800125c:	4313      	orrs	r3, r2
         );
}
 800125e:	4618      	mov	r0, r3
 8001260:	3724      	adds	r7, #36	@ 0x24
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr

08001268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b07      	cmp	r3, #7
 8001274:	d00f      	beq.n	8001296 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2b06      	cmp	r3, #6
 800127a:	d00c      	beq.n	8001296 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b05      	cmp	r3, #5
 8001280:	d009      	beq.n	8001296 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b04      	cmp	r3, #4
 8001286:	d006      	beq.n	8001296 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b03      	cmp	r3, #3
 800128c:	d003      	beq.n	8001296 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800128e:	2191      	movs	r1, #145	@ 0x91
 8001290:	4804      	ldr	r0, [pc, #16]	@ (80012a4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001292:	f7ff fb15 	bl	80008c0 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff ff3c 	bl	8001114 <__NVIC_SetPriorityGrouping>
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	080081b4 	.word	0x080081b4

080012a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
 80012b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b0f      	cmp	r3, #15
 80012be:	d903      	bls.n	80012c8 <HAL_NVIC_SetPriority+0x20>
 80012c0:	21a9      	movs	r1, #169	@ 0xa9
 80012c2:	480e      	ldr	r0, [pc, #56]	@ (80012fc <HAL_NVIC_SetPriority+0x54>)
 80012c4:	f7ff fafc 	bl	80008c0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	2b0f      	cmp	r3, #15
 80012cc:	d903      	bls.n	80012d6 <HAL_NVIC_SetPriority+0x2e>
 80012ce:	21aa      	movs	r1, #170	@ 0xaa
 80012d0:	480a      	ldr	r0, [pc, #40]	@ (80012fc <HAL_NVIC_SetPriority+0x54>)
 80012d2:	f7ff faf5 	bl	80008c0 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012d6:	f7ff ff41 	bl	800115c <__NVIC_GetPriorityGrouping>
 80012da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	68b9      	ldr	r1, [r7, #8]
 80012e0:	6978      	ldr	r0, [r7, #20]
 80012e2:	f7ff ff8f 	bl	8001204 <NVIC_EncodePriority>
 80012e6:	4602      	mov	r2, r0
 80012e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ec:	4611      	mov	r1, r2
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff ff5e 	bl	80011b0 <__NVIC_SetPriority>
}
 80012f4:	bf00      	nop
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	080081b4 	.word	0x080081b4

08001300 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	2b00      	cmp	r3, #0
 8001310:	da03      	bge.n	800131a <HAL_NVIC_EnableIRQ+0x1a>
 8001312:	21bd      	movs	r1, #189	@ 0xbd
 8001314:	4805      	ldr	r0, [pc, #20]	@ (800132c <HAL_NVIC_EnableIRQ+0x2c>)
 8001316:	f7ff fad3 	bl	80008c0 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff ff2a 	bl	8001178 <__NVIC_EnableIRQ>
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	080081b4 	.word	0x080081b4

08001330 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e0da      	b.n	80014fc <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a6e      	ldr	r2, [pc, #440]	@ (8001504 <HAL_DMA_Init+0x1d4>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d021      	beq.n	8001394 <HAL_DMA_Init+0x64>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a6c      	ldr	r2, [pc, #432]	@ (8001508 <HAL_DMA_Init+0x1d8>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d01c      	beq.n	8001394 <HAL_DMA_Init+0x64>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a6b      	ldr	r2, [pc, #428]	@ (800150c <HAL_DMA_Init+0x1dc>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d017      	beq.n	8001394 <HAL_DMA_Init+0x64>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a69      	ldr	r2, [pc, #420]	@ (8001510 <HAL_DMA_Init+0x1e0>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d012      	beq.n	8001394 <HAL_DMA_Init+0x64>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a68      	ldr	r2, [pc, #416]	@ (8001514 <HAL_DMA_Init+0x1e4>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d00d      	beq.n	8001394 <HAL_DMA_Init+0x64>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a66      	ldr	r2, [pc, #408]	@ (8001518 <HAL_DMA_Init+0x1e8>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d008      	beq.n	8001394 <HAL_DMA_Init+0x64>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a65      	ldr	r2, [pc, #404]	@ (800151c <HAL_DMA_Init+0x1ec>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d003      	beq.n	8001394 <HAL_DMA_Init+0x64>
 800138c:	2199      	movs	r1, #153	@ 0x99
 800138e:	4864      	ldr	r0, [pc, #400]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 8001390:	f7ff fa96 	bl	80008c0 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d00c      	beq.n	80013b6 <HAL_DMA_Init+0x86>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b10      	cmp	r3, #16
 80013a2:	d008      	beq.n	80013b6 <HAL_DMA_Init+0x86>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80013ac:	d003      	beq.n	80013b6 <HAL_DMA_Init+0x86>
 80013ae:	219a      	movs	r1, #154	@ 0x9a
 80013b0:	485b      	ldr	r0, [pc, #364]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 80013b2:	f7ff fa85 	bl	80008c0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	2b40      	cmp	r3, #64	@ 0x40
 80013bc:	d007      	beq.n	80013ce <HAL_DMA_Init+0x9e>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <HAL_DMA_Init+0x9e>
 80013c6:	219b      	movs	r1, #155	@ 0x9b
 80013c8:	4855      	ldr	r0, [pc, #340]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 80013ca:	f7ff fa79 	bl	80008c0 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	2b80      	cmp	r3, #128	@ 0x80
 80013d4:	d007      	beq.n	80013e6 <HAL_DMA_Init+0xb6>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_DMA_Init+0xb6>
 80013de:	219c      	movs	r1, #156	@ 0x9c
 80013e0:	484f      	ldr	r0, [pc, #316]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 80013e2:	f7ff fa6d 	bl	80008c0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d00d      	beq.n	800140a <HAL_DMA_Init+0xda>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	691b      	ldr	r3, [r3, #16]
 80013f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013f6:	d008      	beq.n	800140a <HAL_DMA_Init+0xda>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001400:	d003      	beq.n	800140a <HAL_DMA_Init+0xda>
 8001402:	219d      	movs	r1, #157	@ 0x9d
 8001404:	4846      	ldr	r0, [pc, #280]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 8001406:	f7ff fa5b 	bl	80008c0 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00d      	beq.n	800142e <HAL_DMA_Init+0xfe>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800141a:	d008      	beq.n	800142e <HAL_DMA_Init+0xfe>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	695b      	ldr	r3, [r3, #20]
 8001420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001424:	d003      	beq.n	800142e <HAL_DMA_Init+0xfe>
 8001426:	219e      	movs	r1, #158	@ 0x9e
 8001428:	483d      	ldr	r0, [pc, #244]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 800142a:	f7ff fa49 	bl	80008c0 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d007      	beq.n	8001446 <HAL_DMA_Init+0x116>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	2b20      	cmp	r3, #32
 800143c:	d003      	beq.n	8001446 <HAL_DMA_Init+0x116>
 800143e:	219f      	movs	r1, #159	@ 0x9f
 8001440:	4837      	ldr	r0, [pc, #220]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 8001442:	f7ff fa3d 	bl	80008c0 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d012      	beq.n	8001474 <HAL_DMA_Init+0x144>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001456:	d00d      	beq.n	8001474 <HAL_DMA_Init+0x144>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001460:	d008      	beq.n	8001474 <HAL_DMA_Init+0x144>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800146a:	d003      	beq.n	8001474 <HAL_DMA_Init+0x144>
 800146c:	21a0      	movs	r1, #160	@ 0xa0
 800146e:	482c      	ldr	r0, [pc, #176]	@ (8001520 <HAL_DMA_Init+0x1f0>)
 8001470:	f7ff fa26 	bl	80008c0 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b2a      	ldr	r3, [pc, #168]	@ (8001524 <HAL_DMA_Init+0x1f4>)
 800147c:	4413      	add	r3, r2
 800147e:	4a2a      	ldr	r2, [pc, #168]	@ (8001528 <HAL_DMA_Init+0x1f8>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	091b      	lsrs	r3, r3, #4
 8001486:	009a      	lsls	r2, r3, #2
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a27      	ldr	r2, [pc, #156]	@ (800152c <HAL_DMA_Init+0x1fc>)
 8001490:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2202      	movs	r2, #2
 8001496:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80014a8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80014ac:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80014b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	695b      	ldr	r3, [r3, #20]
 80014c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	69db      	ldr	r3, [r3, #28]
 80014d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	4313      	orrs	r3, r2
 80014da:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40020008 	.word	0x40020008
 8001508:	4002001c 	.word	0x4002001c
 800150c:	40020030 	.word	0x40020030
 8001510:	40020044 	.word	0x40020044
 8001514:	40020058 	.word	0x40020058
 8001518:	4002006c 	.word	0x4002006c
 800151c:	40020080 	.word	0x40020080
 8001520:	080081f0 	.word	0x080081f0
 8001524:	bffdfff8 	.word	0xbffdfff8
 8001528:	cccccccd 	.word	0xcccccccd
 800152c:	40020000 	.word	0x40020000

08001530 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d101      	bne.n	8001542 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e06d      	b.n	800161e <HAL_DMA_DeInit+0xee>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a38      	ldr	r2, [pc, #224]	@ (8001628 <HAL_DMA_DeInit+0xf8>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d021      	beq.n	8001590 <HAL_DMA_DeInit+0x60>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a36      	ldr	r2, [pc, #216]	@ (800162c <HAL_DMA_DeInit+0xfc>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d01c      	beq.n	8001590 <HAL_DMA_DeInit+0x60>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a35      	ldr	r2, [pc, #212]	@ (8001630 <HAL_DMA_DeInit+0x100>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d017      	beq.n	8001590 <HAL_DMA_DeInit+0x60>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a33      	ldr	r2, [pc, #204]	@ (8001634 <HAL_DMA_DeInit+0x104>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d012      	beq.n	8001590 <HAL_DMA_DeInit+0x60>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a32      	ldr	r2, [pc, #200]	@ (8001638 <HAL_DMA_DeInit+0x108>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d00d      	beq.n	8001590 <HAL_DMA_DeInit+0x60>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a30      	ldr	r2, [pc, #192]	@ (800163c <HAL_DMA_DeInit+0x10c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d008      	beq.n	8001590 <HAL_DMA_DeInit+0x60>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a2f      	ldr	r2, [pc, #188]	@ (8001640 <HAL_DMA_DeInit+0x110>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d003      	beq.n	8001590 <HAL_DMA_DeInit+0x60>
 8001588:	21e4      	movs	r1, #228	@ 0xe4
 800158a:	482e      	ldr	r0, [pc, #184]	@ (8001644 <HAL_DMA_DeInit+0x114>)
 800158c:	f7ff f998 	bl	80008c0 <assert_failed>

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f022 0201 	bic.w	r2, r2, #1
 800159e:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2200      	movs	r2, #0
 80015ae:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2200      	movs	r2, #0
 80015be:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	461a      	mov	r2, r3
 80015c6:	4b20      	ldr	r3, [pc, #128]	@ (8001648 <HAL_DMA_DeInit+0x118>)
 80015c8:	4413      	add	r3, r2
 80015ca:	4a20      	ldr	r2, [pc, #128]	@ (800164c <HAL_DMA_DeInit+0x11c>)
 80015cc:	fba2 2303 	umull	r2, r3, r2, r3
 80015d0:	091b      	lsrs	r3, r3, #4
 80015d2:	009a      	lsls	r2, r3, #2
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a1d      	ldr	r2, [pc, #116]	@ (8001650 <HAL_DMA_DeInit+0x120>)
 80015dc:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015e6:	2101      	movs	r1, #1
 80015e8:	fa01 f202 	lsl.w	r2, r1, r2
 80015ec:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2200      	movs	r2, #0
 80015f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40020008 	.word	0x40020008
 800162c:	4002001c 	.word	0x4002001c
 8001630:	40020030 	.word	0x40020030
 8001634:	40020044 	.word	0x40020044
 8001638:	40020058 	.word	0x40020058
 800163c:	4002006c 	.word	0x4002006c
 8001640:	40020080 	.word	0x40020080
 8001644:	080081f0 	.word	0x080081f0
 8001648:	bffdfff8 	.word	0xbffdfff8
 800164c:	cccccccd 	.word	0xcccccccd
 8001650:	40020000 	.word	0x40020000

08001654 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001662:	2300      	movs	r3, #0
 8001664:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_DMA_Start_IT+0x20>
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001672:	d304      	bcc.n	800167e <HAL_DMA_Start_IT+0x2a>
 8001674:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 8001678:	482c      	ldr	r0, [pc, #176]	@ (800172c <HAL_DMA_Start_IT+0xd8>)
 800167a:	f7ff f921 	bl	80008c0 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d101      	bne.n	800168c <HAL_DMA_Start_IT+0x38>
 8001688:	2302      	movs	r3, #2
 800168a:	e04b      	b.n	8001724 <HAL_DMA_Start_IT+0xd0>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2201      	movs	r2, #1
 8001690:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800169a:	b2db      	uxtb	r3, r3
 800169c:	2b01      	cmp	r3, #1
 800169e:	d13a      	bne.n	8001716 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2202      	movs	r2, #2
 80016a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2200      	movs	r2, #0
 80016ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 0201 	bic.w	r2, r2, #1
 80016bc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	68b9      	ldr	r1, [r7, #8]
 80016c4:	68f8      	ldr	r0, [r7, #12]
 80016c6:	f000 f9b1 	bl	8001a2c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d008      	beq.n	80016e4 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f042 020e 	orr.w	r2, r2, #14
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	e00f      	b.n	8001704 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 0204 	bic.w	r2, r2, #4
 80016f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f042 020a 	orr.w	r2, r2, #10
 8001702:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f042 0201 	orr.w	r2, r2, #1
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	e005      	b.n	8001722 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800171e:	2302      	movs	r3, #2
 8001720:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001722:	7dfb      	ldrb	r3, [r7, #23]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	080081f0 	.word	0x080081f0

08001730 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001738:	2300      	movs	r3, #0
 800173a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d005      	beq.n	8001754 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2204      	movs	r2, #4
 800174c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	73fb      	strb	r3, [r7, #15]
 8001752:	e051      	b.n	80017f8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 020e 	bic.w	r2, r2, #14
 8001762:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 0201 	bic.w	r2, r2, #1
 8001772:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a22      	ldr	r2, [pc, #136]	@ (8001804 <HAL_DMA_Abort_IT+0xd4>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d029      	beq.n	80017d2 <HAL_DMA_Abort_IT+0xa2>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a21      	ldr	r2, [pc, #132]	@ (8001808 <HAL_DMA_Abort_IT+0xd8>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d022      	beq.n	80017ce <HAL_DMA_Abort_IT+0x9e>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a1f      	ldr	r2, [pc, #124]	@ (800180c <HAL_DMA_Abort_IT+0xdc>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d01a      	beq.n	80017c8 <HAL_DMA_Abort_IT+0x98>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a1e      	ldr	r2, [pc, #120]	@ (8001810 <HAL_DMA_Abort_IT+0xe0>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d012      	beq.n	80017c2 <HAL_DMA_Abort_IT+0x92>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001814 <HAL_DMA_Abort_IT+0xe4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d00a      	beq.n	80017bc <HAL_DMA_Abort_IT+0x8c>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001818 <HAL_DMA_Abort_IT+0xe8>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d102      	bne.n	80017b6 <HAL_DMA_Abort_IT+0x86>
 80017b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80017b4:	e00e      	b.n	80017d4 <HAL_DMA_Abort_IT+0xa4>
 80017b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80017ba:	e00b      	b.n	80017d4 <HAL_DMA_Abort_IT+0xa4>
 80017bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017c0:	e008      	b.n	80017d4 <HAL_DMA_Abort_IT+0xa4>
 80017c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017c6:	e005      	b.n	80017d4 <HAL_DMA_Abort_IT+0xa4>
 80017c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017cc:	e002      	b.n	80017d4 <HAL_DMA_Abort_IT+0xa4>
 80017ce:	2310      	movs	r3, #16
 80017d0:	e000      	b.n	80017d4 <HAL_DMA_Abort_IT+0xa4>
 80017d2:	2301      	movs	r3, #1
 80017d4:	4a11      	ldr	r2, [pc, #68]	@ (800181c <HAL_DMA_Abort_IT+0xec>)
 80017d6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2200      	movs	r2, #0
 80017e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d003      	beq.n	80017f8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	4798      	blx	r3
    } 
  }
  return status;
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40020008 	.word	0x40020008
 8001808:	4002001c 	.word	0x4002001c
 800180c:	40020030 	.word	0x40020030
 8001810:	40020044 	.word	0x40020044
 8001814:	40020058 	.word	0x40020058
 8001818:	4002006c 	.word	0x4002006c
 800181c:	40020000 	.word	0x40020000

08001820 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183c:	2204      	movs	r2, #4
 800183e:	409a      	lsls	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4013      	ands	r3, r2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d04f      	beq.n	80018e8 <HAL_DMA_IRQHandler+0xc8>
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	2b00      	cmp	r3, #0
 8001850:	d04a      	beq.n	80018e8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0320 	and.w	r3, r3, #32
 800185c:	2b00      	cmp	r3, #0
 800185e:	d107      	bne.n	8001870 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f022 0204 	bic.w	r2, r2, #4
 800186e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a66      	ldr	r2, [pc, #408]	@ (8001a10 <HAL_DMA_IRQHandler+0x1f0>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d029      	beq.n	80018ce <HAL_DMA_IRQHandler+0xae>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a65      	ldr	r2, [pc, #404]	@ (8001a14 <HAL_DMA_IRQHandler+0x1f4>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d022      	beq.n	80018ca <HAL_DMA_IRQHandler+0xaa>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a63      	ldr	r2, [pc, #396]	@ (8001a18 <HAL_DMA_IRQHandler+0x1f8>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d01a      	beq.n	80018c4 <HAL_DMA_IRQHandler+0xa4>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a62      	ldr	r2, [pc, #392]	@ (8001a1c <HAL_DMA_IRQHandler+0x1fc>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d012      	beq.n	80018be <HAL_DMA_IRQHandler+0x9e>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a60      	ldr	r2, [pc, #384]	@ (8001a20 <HAL_DMA_IRQHandler+0x200>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d00a      	beq.n	80018b8 <HAL_DMA_IRQHandler+0x98>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001a24 <HAL_DMA_IRQHandler+0x204>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d102      	bne.n	80018b2 <HAL_DMA_IRQHandler+0x92>
 80018ac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018b0:	e00e      	b.n	80018d0 <HAL_DMA_IRQHandler+0xb0>
 80018b2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80018b6:	e00b      	b.n	80018d0 <HAL_DMA_IRQHandler+0xb0>
 80018b8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80018bc:	e008      	b.n	80018d0 <HAL_DMA_IRQHandler+0xb0>
 80018be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018c2:	e005      	b.n	80018d0 <HAL_DMA_IRQHandler+0xb0>
 80018c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018c8:	e002      	b.n	80018d0 <HAL_DMA_IRQHandler+0xb0>
 80018ca:	2340      	movs	r3, #64	@ 0x40
 80018cc:	e000      	b.n	80018d0 <HAL_DMA_IRQHandler+0xb0>
 80018ce:	2304      	movs	r3, #4
 80018d0:	4a55      	ldr	r2, [pc, #340]	@ (8001a28 <HAL_DMA_IRQHandler+0x208>)
 80018d2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8094 	beq.w	8001a06 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80018e6:	e08e      	b.n	8001a06 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ec:	2202      	movs	r2, #2
 80018ee:	409a      	lsls	r2, r3
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	4013      	ands	r3, r2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d056      	beq.n	80019a6 <HAL_DMA_IRQHandler+0x186>
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d051      	beq.n	80019a6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0320 	and.w	r3, r3, #32
 800190c:	2b00      	cmp	r3, #0
 800190e:	d10b      	bne.n	8001928 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f022 020a 	bic.w	r2, r2, #10
 800191e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a38      	ldr	r2, [pc, #224]	@ (8001a10 <HAL_DMA_IRQHandler+0x1f0>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d029      	beq.n	8001986 <HAL_DMA_IRQHandler+0x166>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a37      	ldr	r2, [pc, #220]	@ (8001a14 <HAL_DMA_IRQHandler+0x1f4>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d022      	beq.n	8001982 <HAL_DMA_IRQHandler+0x162>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a35      	ldr	r2, [pc, #212]	@ (8001a18 <HAL_DMA_IRQHandler+0x1f8>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d01a      	beq.n	800197c <HAL_DMA_IRQHandler+0x15c>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a34      	ldr	r2, [pc, #208]	@ (8001a1c <HAL_DMA_IRQHandler+0x1fc>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d012      	beq.n	8001976 <HAL_DMA_IRQHandler+0x156>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a32      	ldr	r2, [pc, #200]	@ (8001a20 <HAL_DMA_IRQHandler+0x200>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d00a      	beq.n	8001970 <HAL_DMA_IRQHandler+0x150>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a31      	ldr	r2, [pc, #196]	@ (8001a24 <HAL_DMA_IRQHandler+0x204>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d102      	bne.n	800196a <HAL_DMA_IRQHandler+0x14a>
 8001964:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001968:	e00e      	b.n	8001988 <HAL_DMA_IRQHandler+0x168>
 800196a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800196e:	e00b      	b.n	8001988 <HAL_DMA_IRQHandler+0x168>
 8001970:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001974:	e008      	b.n	8001988 <HAL_DMA_IRQHandler+0x168>
 8001976:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800197a:	e005      	b.n	8001988 <HAL_DMA_IRQHandler+0x168>
 800197c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001980:	e002      	b.n	8001988 <HAL_DMA_IRQHandler+0x168>
 8001982:	2320      	movs	r3, #32
 8001984:	e000      	b.n	8001988 <HAL_DMA_IRQHandler+0x168>
 8001986:	2302      	movs	r3, #2
 8001988:	4a27      	ldr	r2, [pc, #156]	@ (8001a28 <HAL_DMA_IRQHandler+0x208>)
 800198a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001998:	2b00      	cmp	r3, #0
 800199a:	d034      	beq.n	8001a06 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019a4:	e02f      	b.n	8001a06 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	2208      	movs	r2, #8
 80019ac:	409a      	lsls	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d028      	beq.n	8001a08 <HAL_DMA_IRQHandler+0x1e8>
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d023      	beq.n	8001a08 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 020e 	bic.w	r2, r2, #14
 80019ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d8:	2101      	movs	r1, #1
 80019da:	fa01 f202 	lsl.w	r2, r1, r2
 80019de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2201      	movs	r2, #1
 80019e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d004      	beq.n	8001a08 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	4798      	blx	r3
    }
  }
  return;
 8001a06:	bf00      	nop
 8001a08:	bf00      	nop
}
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40020008 	.word	0x40020008
 8001a14:	4002001c 	.word	0x4002001c
 8001a18:	40020030 	.word	0x40020030
 8001a1c:	40020044 	.word	0x40020044
 8001a20:	40020058 	.word	0x40020058
 8001a24:	4002006c 	.word	0x4002006c
 8001a28:	40020000 	.word	0x40020000

08001a2c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
 8001a38:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a42:	2101      	movs	r1, #1
 8001a44:	fa01 f202 	lsl.w	r2, r1, r2
 8001a48:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d108      	bne.n	8001a6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a6a:	e007      	b.n	8001a7c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	60da      	str	r2, [r3, #12]
}
 8001a7c:	bf00      	nop
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
	...

08001a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08a      	sub	sp, #40	@ 0x28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a92:	2300      	movs	r3, #0
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a96:	2300      	movs	r3, #0
 8001a98:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a96      	ldr	r2, [pc, #600]	@ (8001cf8 <HAL_GPIO_Init+0x270>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d013      	beq.n	8001aca <HAL_GPIO_Init+0x42>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a95      	ldr	r2, [pc, #596]	@ (8001cfc <HAL_GPIO_Init+0x274>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00f      	beq.n	8001aca <HAL_GPIO_Init+0x42>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a94      	ldr	r2, [pc, #592]	@ (8001d00 <HAL_GPIO_Init+0x278>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d00b      	beq.n	8001aca <HAL_GPIO_Init+0x42>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a93      	ldr	r2, [pc, #588]	@ (8001d04 <HAL_GPIO_Init+0x27c>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d007      	beq.n	8001aca <HAL_GPIO_Init+0x42>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a92      	ldr	r2, [pc, #584]	@ (8001d08 <HAL_GPIO_Init+0x280>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d003      	beq.n	8001aca <HAL_GPIO_Init+0x42>
 8001ac2:	21bd      	movs	r1, #189	@ 0xbd
 8001ac4:	4891      	ldr	r0, [pc, #580]	@ (8001d0c <HAL_GPIO_Init+0x284>)
 8001ac6:	f7fe fefb 	bl	80008c0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d004      	beq.n	8001ade <HAL_GPIO_Init+0x56>
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001adc:	d303      	bcc.n	8001ae6 <HAL_GPIO_Init+0x5e>
 8001ade:	21be      	movs	r1, #190	@ 0xbe
 8001ae0:	488a      	ldr	r0, [pc, #552]	@ (8001d0c <HAL_GPIO_Init+0x284>)
 8001ae2:	f7fe feed 	bl	80008c0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f000 821d 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	f000 8218 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b11      	cmp	r3, #17
 8001b00:	f000 8213 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	f000 820e 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b12      	cmp	r3, #18
 8001b14:	f000 8209 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	4a7c      	ldr	r2, [pc, #496]	@ (8001d10 <HAL_GPIO_Init+0x288>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	f000 8203 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4a7a      	ldr	r2, [pc, #488]	@ (8001d14 <HAL_GPIO_Init+0x28c>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	f000 81fd 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	4a78      	ldr	r2, [pc, #480]	@ (8001d18 <HAL_GPIO_Init+0x290>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	f000 81f7 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	4a76      	ldr	r2, [pc, #472]	@ (8001d1c <HAL_GPIO_Init+0x294>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	f000 81f1 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	4a74      	ldr	r2, [pc, #464]	@ (8001d20 <HAL_GPIO_Init+0x298>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	f000 81eb 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	4a72      	ldr	r2, [pc, #456]	@ (8001d24 <HAL_GPIO_Init+0x29c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	f000 81e5 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b03      	cmp	r3, #3
 8001b66:	f000 81e0 	beq.w	8001f2a <HAL_GPIO_Init+0x4a2>
 8001b6a:	21bf      	movs	r1, #191	@ 0xbf
 8001b6c:	4867      	ldr	r0, [pc, #412]	@ (8001d0c <HAL_GPIO_Init+0x284>)
 8001b6e:	f7fe fea7 	bl	80008c0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b72:	e1da      	b.n	8001f2a <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b74:	2201      	movs	r2, #1
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	69fa      	ldr	r2, [r7, #28]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	f040 81c9 	bne.w	8001f24 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a58      	ldr	r2, [pc, #352]	@ (8001cf8 <HAL_GPIO_Init+0x270>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d013      	beq.n	8001bc2 <HAL_GPIO_Init+0x13a>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a57      	ldr	r2, [pc, #348]	@ (8001cfc <HAL_GPIO_Init+0x274>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d00f      	beq.n	8001bc2 <HAL_GPIO_Init+0x13a>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a56      	ldr	r2, [pc, #344]	@ (8001d00 <HAL_GPIO_Init+0x278>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d00b      	beq.n	8001bc2 <HAL_GPIO_Init+0x13a>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a55      	ldr	r2, [pc, #340]	@ (8001d04 <HAL_GPIO_Init+0x27c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d007      	beq.n	8001bc2 <HAL_GPIO_Init+0x13a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a54      	ldr	r2, [pc, #336]	@ (8001d08 <HAL_GPIO_Init+0x280>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d003      	beq.n	8001bc2 <HAL_GPIO_Init+0x13a>
 8001bba:	21cd      	movs	r1, #205	@ 0xcd
 8001bbc:	4853      	ldr	r0, [pc, #332]	@ (8001d0c <HAL_GPIO_Init+0x284>)
 8001bbe:	f7fe fe7f 	bl	80008c0 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4a57      	ldr	r2, [pc, #348]	@ (8001d24 <HAL_GPIO_Init+0x29c>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	f000 80c2 	beq.w	8001d52 <HAL_GPIO_Init+0x2ca>
 8001bce:	4a55      	ldr	r2, [pc, #340]	@ (8001d24 <HAL_GPIO_Init+0x29c>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	f200 80e8 	bhi.w	8001da6 <HAL_GPIO_Init+0x31e>
 8001bd6:	4a50      	ldr	r2, [pc, #320]	@ (8001d18 <HAL_GPIO_Init+0x290>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	f000 80ba 	beq.w	8001d52 <HAL_GPIO_Init+0x2ca>
 8001bde:	4a4e      	ldr	r2, [pc, #312]	@ (8001d18 <HAL_GPIO_Init+0x290>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	f200 80e0 	bhi.w	8001da6 <HAL_GPIO_Init+0x31e>
 8001be6:	4a4e      	ldr	r2, [pc, #312]	@ (8001d20 <HAL_GPIO_Init+0x298>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	f000 80b2 	beq.w	8001d52 <HAL_GPIO_Init+0x2ca>
 8001bee:	4a4c      	ldr	r2, [pc, #304]	@ (8001d20 <HAL_GPIO_Init+0x298>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	f200 80d8 	bhi.w	8001da6 <HAL_GPIO_Init+0x31e>
 8001bf6:	4a47      	ldr	r2, [pc, #284]	@ (8001d14 <HAL_GPIO_Init+0x28c>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	f000 80aa 	beq.w	8001d52 <HAL_GPIO_Init+0x2ca>
 8001bfe:	4a45      	ldr	r2, [pc, #276]	@ (8001d14 <HAL_GPIO_Init+0x28c>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	f200 80d0 	bhi.w	8001da6 <HAL_GPIO_Init+0x31e>
 8001c06:	4a45      	ldr	r2, [pc, #276]	@ (8001d1c <HAL_GPIO_Init+0x294>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	f000 80a2 	beq.w	8001d52 <HAL_GPIO_Init+0x2ca>
 8001c0e:	4a43      	ldr	r2, [pc, #268]	@ (8001d1c <HAL_GPIO_Init+0x294>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	f200 80c8 	bhi.w	8001da6 <HAL_GPIO_Init+0x31e>
 8001c16:	2b12      	cmp	r3, #18
 8001c18:	d82c      	bhi.n	8001c74 <HAL_GPIO_Init+0x1ec>
 8001c1a:	2b12      	cmp	r3, #18
 8001c1c:	f200 80c3 	bhi.w	8001da6 <HAL_GPIO_Init+0x31e>
 8001c20:	a201      	add	r2, pc, #4	@ (adr r2, 8001c28 <HAL_GPIO_Init+0x1a0>)
 8001c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c26:	bf00      	nop
 8001c28:	08001d53 	.word	0x08001d53
 8001c2c:	08001c7d 	.word	0x08001c7d
 8001c30:	08001ccf 	.word	0x08001ccf
 8001c34:	08001da1 	.word	0x08001da1
 8001c38:	08001da7 	.word	0x08001da7
 8001c3c:	08001da7 	.word	0x08001da7
 8001c40:	08001da7 	.word	0x08001da7
 8001c44:	08001da7 	.word	0x08001da7
 8001c48:	08001da7 	.word	0x08001da7
 8001c4c:	08001da7 	.word	0x08001da7
 8001c50:	08001da7 	.word	0x08001da7
 8001c54:	08001da7 	.word	0x08001da7
 8001c58:	08001da7 	.word	0x08001da7
 8001c5c:	08001da7 	.word	0x08001da7
 8001c60:	08001da7 	.word	0x08001da7
 8001c64:	08001da7 	.word	0x08001da7
 8001c68:	08001da7 	.word	0x08001da7
 8001c6c:	08001ca5 	.word	0x08001ca5
 8001c70:	08001d29 	.word	0x08001d29
 8001c74:	4a26      	ldr	r2, [pc, #152]	@ (8001d10 <HAL_GPIO_Init+0x288>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d06b      	beq.n	8001d52 <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c7a:	e094      	b.n	8001da6 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d00b      	beq.n	8001c9c <HAL_GPIO_Init+0x214>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d007      	beq.n	8001c9c <HAL_GPIO_Init+0x214>
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b03      	cmp	r3, #3
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x214>
 8001c94:	21d5      	movs	r1, #213	@ 0xd5
 8001c96:	481d      	ldr	r0, [pc, #116]	@ (8001d0c <HAL_GPIO_Init+0x284>)
 8001c98:	f7fe fe12 	bl	80008c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	623b      	str	r3, [r7, #32]
          break;
 8001ca2:	e081      	b.n	8001da8 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d00b      	beq.n	8001cc4 <HAL_GPIO_Init+0x23c>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d007      	beq.n	8001cc4 <HAL_GPIO_Init+0x23c>
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	d003      	beq.n	8001cc4 <HAL_GPIO_Init+0x23c>
 8001cbc:	21dc      	movs	r1, #220	@ 0xdc
 8001cbe:	4813      	ldr	r0, [pc, #76]	@ (8001d0c <HAL_GPIO_Init+0x284>)
 8001cc0:	f7fe fdfe 	bl	80008c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	623b      	str	r3, [r7, #32]
          break;
 8001ccc:	e06c      	b.n	8001da8 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d00b      	beq.n	8001cee <HAL_GPIO_Init+0x266>
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d007      	beq.n	8001cee <HAL_GPIO_Init+0x266>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d003      	beq.n	8001cee <HAL_GPIO_Init+0x266>
 8001ce6:	21e3      	movs	r1, #227	@ 0xe3
 8001ce8:	4808      	ldr	r0, [pc, #32]	@ (8001d0c <HAL_GPIO_Init+0x284>)
 8001cea:	f7fe fde9 	bl	80008c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	3308      	adds	r3, #8
 8001cf4:	623b      	str	r3, [r7, #32]
          break;
 8001cf6:	e057      	b.n	8001da8 <HAL_GPIO_Init+0x320>
 8001cf8:	40010800 	.word	0x40010800
 8001cfc:	40010c00 	.word	0x40010c00
 8001d00:	40011000 	.word	0x40011000
 8001d04:	40011400 	.word	0x40011400
 8001d08:	40011800 	.word	0x40011800
 8001d0c:	08008228 	.word	0x08008228
 8001d10:	10110000 	.word	0x10110000
 8001d14:	10210000 	.word	0x10210000
 8001d18:	10310000 	.word	0x10310000
 8001d1c:	10120000 	.word	0x10120000
 8001d20:	10220000 	.word	0x10220000
 8001d24:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d00b      	beq.n	8001d48 <HAL_GPIO_Init+0x2c0>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d007      	beq.n	8001d48 <HAL_GPIO_Init+0x2c0>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	2b03      	cmp	r3, #3
 8001d3e:	d003      	beq.n	8001d48 <HAL_GPIO_Init+0x2c0>
 8001d40:	21ea      	movs	r1, #234	@ 0xea
 8001d42:	4880      	ldr	r0, [pc, #512]	@ (8001f44 <HAL_GPIO_Init+0x4bc>)
 8001d44:	f7fe fdbc 	bl	80008c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	330c      	adds	r3, #12
 8001d4e:	623b      	str	r3, [r7, #32]
          break;
 8001d50:	e02a      	b.n	8001da8 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d00b      	beq.n	8001d72 <HAL_GPIO_Init+0x2ea>
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d007      	beq.n	8001d72 <HAL_GPIO_Init+0x2ea>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0x2ea>
 8001d6a:	21f7      	movs	r1, #247	@ 0xf7
 8001d6c:	4875      	ldr	r0, [pc, #468]	@ (8001f44 <HAL_GPIO_Init+0x4bc>)
 8001d6e:	f7fe fda7 	bl	80008c0 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d102      	bne.n	8001d80 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	623b      	str	r3, [r7, #32]
          break;
 8001d7e:	e013      	b.n	8001da8 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d105      	bne.n	8001d94 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d88:	2308      	movs	r3, #8
 8001d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	611a      	str	r2, [r3, #16]
          break;
 8001d92:	e009      	b.n	8001da8 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d94:	2308      	movs	r3, #8
 8001d96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	615a      	str	r2, [r3, #20]
          break;
 8001d9e:	e003      	b.n	8001da8 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001da0:	2300      	movs	r3, #0
 8001da2:	623b      	str	r3, [r7, #32]
          break;
 8001da4:	e000      	b.n	8001da8 <HAL_GPIO_Init+0x320>
          break;
 8001da6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2bff      	cmp	r3, #255	@ 0xff
 8001dac:	d801      	bhi.n	8001db2 <HAL_GPIO_Init+0x32a>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	e001      	b.n	8001db6 <HAL_GPIO_Init+0x32e>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3304      	adds	r3, #4
 8001db6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	2bff      	cmp	r3, #255	@ 0xff
 8001dbc:	d802      	bhi.n	8001dc4 <HAL_GPIO_Init+0x33c>
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	e002      	b.n	8001dca <HAL_GPIO_Init+0x342>
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc6:	3b08      	subs	r3, #8
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	210f      	movs	r1, #15
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	401a      	ands	r2, r3
 8001ddc:	6a39      	ldr	r1, [r7, #32]
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	fa01 f303 	lsl.w	r3, r1, r3
 8001de4:	431a      	orrs	r2, r3
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 8096 	beq.w	8001f24 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001df8:	4b53      	ldr	r3, [pc, #332]	@ (8001f48 <HAL_GPIO_Init+0x4c0>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	4a52      	ldr	r2, [pc, #328]	@ (8001f48 <HAL_GPIO_Init+0x4c0>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6193      	str	r3, [r2, #24]
 8001e04:	4b50      	ldr	r3, [pc, #320]	@ (8001f48 <HAL_GPIO_Init+0x4c0>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e10:	4a4e      	ldr	r2, [pc, #312]	@ (8001f4c <HAL_GPIO_Init+0x4c4>)
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	089b      	lsrs	r3, r3, #2
 8001e16:	3302      	adds	r3, #2
 8001e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	220f      	movs	r2, #15
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4013      	ands	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a46      	ldr	r2, [pc, #280]	@ (8001f50 <HAL_GPIO_Init+0x4c8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d013      	beq.n	8001e64 <HAL_GPIO_Init+0x3dc>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a45      	ldr	r2, [pc, #276]	@ (8001f54 <HAL_GPIO_Init+0x4cc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d00d      	beq.n	8001e60 <HAL_GPIO_Init+0x3d8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a44      	ldr	r2, [pc, #272]	@ (8001f58 <HAL_GPIO_Init+0x4d0>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d007      	beq.n	8001e5c <HAL_GPIO_Init+0x3d4>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a43      	ldr	r2, [pc, #268]	@ (8001f5c <HAL_GPIO_Init+0x4d4>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_GPIO_Init+0x3d0>
 8001e54:	2303      	movs	r3, #3
 8001e56:	e006      	b.n	8001e66 <HAL_GPIO_Init+0x3de>
 8001e58:	2304      	movs	r3, #4
 8001e5a:	e004      	b.n	8001e66 <HAL_GPIO_Init+0x3de>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e002      	b.n	8001e66 <HAL_GPIO_Init+0x3de>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <HAL_GPIO_Init+0x3de>
 8001e64:	2300      	movs	r3, #0
 8001e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e68:	f002 0203 	and.w	r2, r2, #3
 8001e6c:	0092      	lsls	r2, r2, #2
 8001e6e:	4093      	lsls	r3, r2
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e76:	4935      	ldr	r1, [pc, #212]	@ (8001f4c <HAL_GPIO_Init+0x4c4>)
 8001e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d006      	beq.n	8001e9e <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e90:	4b33      	ldr	r3, [pc, #204]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	4932      	ldr	r1, [pc, #200]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	608b      	str	r3, [r1, #8]
 8001e9c:	e006      	b.n	8001eac <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e9e:	4b30      	ldr	r3, [pc, #192]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	492e      	ldr	r1, [pc, #184]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001eb8:	4b29      	ldr	r3, [pc, #164]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001eba:	68da      	ldr	r2, [r3, #12]
 8001ebc:	4928      	ldr	r1, [pc, #160]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60cb      	str	r3, [r1, #12]
 8001ec4:	e006      	b.n	8001ed4 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ec6:	4b26      	ldr	r3, [pc, #152]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	4924      	ldr	r1, [pc, #144]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d006      	beq.n	8001eee <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	491e      	ldr	r1, [pc, #120]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	604b      	str	r3, [r1, #4]
 8001eec:	e006      	b.n	8001efc <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eee:	4b1c      	ldr	r3, [pc, #112]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ef0:	685a      	ldr	r2, [r3, #4]
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	491a      	ldr	r1, [pc, #104]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d006      	beq.n	8001f16 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f08:	4b15      	ldr	r3, [pc, #84]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4914      	ldr	r1, [pc, #80]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	600b      	str	r3, [r1, #0]
 8001f14:	e006      	b.n	8001f24 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f16:	4b12      	ldr	r3, [pc, #72]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	4910      	ldr	r1, [pc, #64]	@ (8001f60 <HAL_GPIO_Init+0x4d8>)
 8001f20:	4013      	ands	r3, r2
 8001f22:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f26:	3301      	adds	r3, #1
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f47f ae1d 	bne.w	8001b74 <HAL_GPIO_Init+0xec>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	bf00      	nop
 8001f3e:	3728      	adds	r7, #40	@ 0x28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	08008228 	.word	0x08008228
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40010000 	.word	0x40010000
 8001f50:	40010800 	.word	0x40010800
 8001f54:	40010c00 	.word	0x40010c00
 8001f58:	40011000 	.word	0x40011000
 8001f5c:	40011400 	.word	0x40011400
 8001f60:	40010400 	.word	0x40010400

08001f64 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b088      	sub	sp, #32
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
  uint32_t tmp;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a66      	ldr	r2, [pc, #408]	@ (8002110 <HAL_GPIO_DeInit+0x1ac>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d014      	beq.n	8001fa4 <HAL_GPIO_DeInit+0x40>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a65      	ldr	r2, [pc, #404]	@ (8002114 <HAL_GPIO_DeInit+0x1b0>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d010      	beq.n	8001fa4 <HAL_GPIO_DeInit+0x40>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a64      	ldr	r2, [pc, #400]	@ (8002118 <HAL_GPIO_DeInit+0x1b4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d00c      	beq.n	8001fa4 <HAL_GPIO_DeInit+0x40>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a63      	ldr	r2, [pc, #396]	@ (800211c <HAL_GPIO_DeInit+0x1b8>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d008      	beq.n	8001fa4 <HAL_GPIO_DeInit+0x40>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a62      	ldr	r2, [pc, #392]	@ (8002120 <HAL_GPIO_DeInit+0x1bc>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_GPIO_DeInit+0x40>
 8001f9a:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001f9e:	4861      	ldr	r0, [pc, #388]	@ (8002124 <HAL_GPIO_DeInit+0x1c0>)
 8001fa0:	f7fe fc8e 	bl	80008c0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d004      	beq.n	8001fb6 <HAL_GPIO_DeInit+0x52>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fb2:	f0c0 80a1 	bcc.w	80020f8 <HAL_GPIO_DeInit+0x194>
 8001fb6:	f240 1169 	movw	r1, #361	@ 0x169
 8001fba:	485a      	ldr	r0, [pc, #360]	@ (8002124 <HAL_GPIO_DeInit+0x1c0>)
 8001fbc:	f7fe fc80 	bl	80008c0 <assert_failed>

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8001fc0:	e09a      	b.n	80020f8 <HAL_GPIO_DeInit+0x194>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	f000 808d 	beq.w	80020f2 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8001fd8:	4a53      	ldr	r2, [pc, #332]	@ (8002128 <HAL_GPIO_DeInit+0x1c4>)
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	089b      	lsrs	r3, r3, #2
 8001fde:	3302      	adds	r3, #2
 8001fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe4:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	f003 0303 	and.w	r3, r3, #3
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	220f      	movs	r2, #15
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a44      	ldr	r2, [pc, #272]	@ (8002110 <HAL_GPIO_DeInit+0x1ac>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d013      	beq.n	800202a <HAL_GPIO_DeInit+0xc6>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a43      	ldr	r2, [pc, #268]	@ (8002114 <HAL_GPIO_DeInit+0x1b0>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d00d      	beq.n	8002026 <HAL_GPIO_DeInit+0xc2>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a42      	ldr	r2, [pc, #264]	@ (8002118 <HAL_GPIO_DeInit+0x1b4>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d007      	beq.n	8002022 <HAL_GPIO_DeInit+0xbe>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a41      	ldr	r2, [pc, #260]	@ (800211c <HAL_GPIO_DeInit+0x1b8>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d101      	bne.n	800201e <HAL_GPIO_DeInit+0xba>
 800201a:	2303      	movs	r3, #3
 800201c:	e006      	b.n	800202c <HAL_GPIO_DeInit+0xc8>
 800201e:	2304      	movs	r3, #4
 8002020:	e004      	b.n	800202c <HAL_GPIO_DeInit+0xc8>
 8002022:	2302      	movs	r3, #2
 8002024:	e002      	b.n	800202c <HAL_GPIO_DeInit+0xc8>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_GPIO_DeInit+0xc8>
 800202a:	2300      	movs	r3, #0
 800202c:	69fa      	ldr	r2, [r7, #28]
 800202e:	f002 0203 	and.w	r2, r2, #3
 8002032:	0092      	lsls	r2, r2, #2
 8002034:	4093      	lsls	r3, r2
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	429a      	cmp	r2, r3
 800203a:	d132      	bne.n	80020a2 <HAL_GPIO_DeInit+0x13e>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800203c:	4b3b      	ldr	r3, [pc, #236]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	43db      	mvns	r3, r3
 8002044:	4939      	ldr	r1, [pc, #228]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 8002046:	4013      	ands	r3, r2
 8002048:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800204a:	4b38      	ldr	r3, [pc, #224]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	43db      	mvns	r3, r3
 8002052:	4936      	ldr	r1, [pc, #216]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 8002054:	4013      	ands	r3, r2
 8002056:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002058:	4b34      	ldr	r3, [pc, #208]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	43db      	mvns	r3, r3
 8002060:	4932      	ldr	r1, [pc, #200]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 8002062:	4013      	ands	r3, r2
 8002064:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002066:	4b31      	ldr	r3, [pc, #196]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	43db      	mvns	r3, r3
 800206e:	492f      	ldr	r1, [pc, #188]	@ (800212c <HAL_GPIO_DeInit+0x1c8>)
 8002070:	4013      	ands	r3, r2
 8002072:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	220f      	movs	r2, #15
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002084:	4a28      	ldr	r2, [pc, #160]	@ (8002128 <HAL_GPIO_DeInit+0x1c4>)
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	089b      	lsrs	r3, r3, #2
 800208a:	3302      	adds	r3, #2
 800208c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	43da      	mvns	r2, r3
 8002094:	4824      	ldr	r0, [pc, #144]	@ (8002128 <HAL_GPIO_DeInit+0x1c4>)
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	089b      	lsrs	r3, r3, #2
 800209a:	400a      	ands	r2, r1
 800209c:	3302      	adds	r3, #2
 800209e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	2bff      	cmp	r3, #255	@ 0xff
 80020a6:	d801      	bhi.n	80020ac <HAL_GPIO_DeInit+0x148>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	e001      	b.n	80020b0 <HAL_GPIO_DeInit+0x14c>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3304      	adds	r3, #4
 80020b0:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	2bff      	cmp	r3, #255	@ 0xff
 80020b6:	d802      	bhi.n	80020be <HAL_GPIO_DeInit+0x15a>
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	e002      	b.n	80020c4 <HAL_GPIO_DeInit+0x160>
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	3b08      	subs	r3, #8
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	210f      	movs	r1, #15
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	fa01 f303 	lsl.w	r3, r1, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	401a      	ands	r2, r3
 80020d6:	2104      	movs	r1, #4
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	fa01 f303 	lsl.w	r3, r1, r3
 80020de:	431a      	orrs	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68da      	ldr	r2, [r3, #12]
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	401a      	ands	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	60da      	str	r2, [r3, #12]
    }

    position++;
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3301      	adds	r3, #1
 80020f6:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	f47f af5e 	bne.w	8001fc2 <HAL_GPIO_DeInit+0x5e>
  }
}
 8002106:	bf00      	nop
 8002108:	bf00      	nop
 800210a:	3720      	adds	r7, #32
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40010800 	.word	0x40010800
 8002114:	40010c00 	.word	0x40010c00
 8002118:	40011000 	.word	0x40011000
 800211c:	40011400 	.word	0x40011400
 8002120:	40011800 	.word	0x40011800
 8002124:	08008228 	.word	0x08008228
 8002128:	40010000 	.word	0x40010000
 800212c:	40010400 	.word	0x40010400

08002130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	460b      	mov	r3, r1
 800213a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800213c:	887b      	ldrh	r3, [r7, #2]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d104      	bne.n	800214c <HAL_GPIO_ReadPin+0x1c>
 8002142:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8002146:	4809      	ldr	r0, [pc, #36]	@ (800216c <HAL_GPIO_ReadPin+0x3c>)
 8002148:	f7fe fbba 	bl	80008c0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	887b      	ldrh	r3, [r7, #2]
 8002152:	4013      	ands	r3, r2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002158:	2301      	movs	r3, #1
 800215a:	73fb      	strb	r3, [r7, #15]
 800215c:	e001      	b.n	8002162 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800215e:	2300      	movs	r3, #0
 8002160:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002162:	7bfb      	ldrb	r3, [r7, #15]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	08008228 	.word	0x08008228

08002170 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	807b      	strh	r3, [r7, #2]
 800217c:	4613      	mov	r3, r2
 800217e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002180:	887b      	ldrh	r3, [r7, #2]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d104      	bne.n	8002190 <HAL_GPIO_WritePin+0x20>
 8002186:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 800218a:	480e      	ldr	r0, [pc, #56]	@ (80021c4 <HAL_GPIO_WritePin+0x54>)
 800218c:	f7fe fb98 	bl	80008c0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002190:	787b      	ldrb	r3, [r7, #1]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d007      	beq.n	80021a6 <HAL_GPIO_WritePin+0x36>
 8002196:	787b      	ldrb	r3, [r7, #1]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d004      	beq.n	80021a6 <HAL_GPIO_WritePin+0x36>
 800219c:	f240 11d5 	movw	r1, #469	@ 0x1d5
 80021a0:	4808      	ldr	r0, [pc, #32]	@ (80021c4 <HAL_GPIO_WritePin+0x54>)
 80021a2:	f7fe fb8d 	bl	80008c0 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80021a6:	787b      	ldrb	r3, [r7, #1]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ac:	887a      	ldrh	r2, [r7, #2]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021b2:	e003      	b.n	80021bc <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021b4:	887b      	ldrh	r3, [r7, #2]
 80021b6:	041a      	lsls	r2, r3, #16
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	611a      	str	r2, [r3, #16]
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	08008228 	.word	0x08008228

080021c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e1b4      	b.n	8002544 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a9b      	ldr	r2, [pc, #620]	@ (800244c <HAL_I2C_Init+0x284>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d009      	beq.n	80021f8 <HAL_I2C_Init+0x30>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a99      	ldr	r2, [pc, #612]	@ (8002450 <HAL_I2C_Init+0x288>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d004      	beq.n	80021f8 <HAL_I2C_Init+0x30>
 80021ee:	f240 11db 	movw	r1, #475	@ 0x1db
 80021f2:	4898      	ldr	r0, [pc, #608]	@ (8002454 <HAL_I2C_Init+0x28c>)
 80021f4:	f7fe fb64 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d004      	beq.n	800220a <HAL_I2C_Init+0x42>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	4a94      	ldr	r2, [pc, #592]	@ (8002458 <HAL_I2C_Init+0x290>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d904      	bls.n	8002214 <HAL_I2C_Init+0x4c>
 800220a:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800220e:	4891      	ldr	r0, [pc, #580]	@ (8002454 <HAL_I2C_Init+0x28c>)
 8002210:	f7fe fb56 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d009      	beq.n	8002230 <HAL_I2C_Init+0x68>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002224:	d004      	beq.n	8002230 <HAL_I2C_Init+0x68>
 8002226:	f240 11dd 	movw	r1, #477	@ 0x1dd
 800222a:	488a      	ldr	r0, [pc, #552]	@ (8002454 <HAL_I2C_Init+0x28c>)
 800222c:	f7fe fb48 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002238:	d304      	bcc.n	8002244 <HAL_I2C_Init+0x7c>
 800223a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800223e:	4885      	ldr	r0, [pc, #532]	@ (8002454 <HAL_I2C_Init+0x28c>)
 8002240:	f7fe fb3e 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800224c:	d009      	beq.n	8002262 <HAL_I2C_Init+0x9a>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002256:	d004      	beq.n	8002262 <HAL_I2C_Init+0x9a>
 8002258:	f240 11df 	movw	r1, #479	@ 0x1df
 800225c:	487d      	ldr	r0, [pc, #500]	@ (8002454 <HAL_I2C_Init+0x28c>)
 800225e:	f7fe fb2f 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d008      	beq.n	800227c <HAL_I2C_Init+0xb4>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d004      	beq.n	800227c <HAL_I2C_Init+0xb4>
 8002272:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002276:	4877      	ldr	r0, [pc, #476]	@ (8002454 <HAL_I2C_Init+0x28c>)
 8002278:	f7fe fb22 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8002284:	2b00      	cmp	r3, #0
 8002286:	d004      	beq.n	8002292 <HAL_I2C_Init+0xca>
 8002288:	f240 11e1 	movw	r1, #481	@ 0x1e1
 800228c:	4871      	ldr	r0, [pc, #452]	@ (8002454 <HAL_I2C_Init+0x28c>)
 800228e:	f7fe fb17 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d008      	beq.n	80022ac <HAL_I2C_Init+0xe4>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	2b40      	cmp	r3, #64	@ 0x40
 80022a0:	d004      	beq.n	80022ac <HAL_I2C_Init+0xe4>
 80022a2:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 80022a6:	486b      	ldr	r0, [pc, #428]	@ (8002454 <HAL_I2C_Init+0x28c>)
 80022a8:	f7fe fb0a 	bl	80008c0 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d008      	beq.n	80022c6 <HAL_I2C_Init+0xfe>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	2b80      	cmp	r3, #128	@ 0x80
 80022ba:	d004      	beq.n	80022c6 <HAL_I2C_Init+0xfe>
 80022bc:	f240 11e3 	movw	r1, #483	@ 0x1e3
 80022c0:	4864      	ldr	r0, [pc, #400]	@ (8002454 <HAL_I2C_Init+0x28c>)
 80022c2:	f7fe fafd 	bl	80008c0 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d106      	bne.n	80022e0 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7fe f908 	bl	80004f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2224      	movs	r2, #36	@ 0x24
 80022e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0201 	bic.w	r2, r2, #1
 80022f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002306:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002316:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002318:	f001 fcd4 	bl	8003cc4 <HAL_RCC_GetPCLK1Freq>
 800231c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	4a4e      	ldr	r2, [pc, #312]	@ (800245c <HAL_I2C_Init+0x294>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d807      	bhi.n	8002338 <HAL_I2C_Init+0x170>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4a4d      	ldr	r2, [pc, #308]	@ (8002460 <HAL_I2C_Init+0x298>)
 800232c:	4293      	cmp	r3, r2
 800232e:	bf94      	ite	ls
 8002330:	2301      	movls	r3, #1
 8002332:	2300      	movhi	r3, #0
 8002334:	b2db      	uxtb	r3, r3
 8002336:	e006      	b.n	8002346 <HAL_I2C_Init+0x17e>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4a4a      	ldr	r2, [pc, #296]	@ (8002464 <HAL_I2C_Init+0x29c>)
 800233c:	4293      	cmp	r3, r2
 800233e:	bf94      	ite	ls
 8002340:	2301      	movls	r3, #1
 8002342:	2300      	movhi	r3, #0
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e0fa      	b.n	8002544 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4a45      	ldr	r2, [pc, #276]	@ (8002468 <HAL_I2C_Init+0x2a0>)
 8002352:	fba2 2303 	umull	r2, r3, r2, r3
 8002356:	0c9b      	lsrs	r3, r3, #18
 8002358:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68ba      	ldr	r2, [r7, #8]
 800236a:	430a      	orrs	r2, r1
 800236c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4a37      	ldr	r2, [pc, #220]	@ (800245c <HAL_I2C_Init+0x294>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d802      	bhi.n	8002388 <HAL_I2C_Init+0x1c0>
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	3301      	adds	r3, #1
 8002386:	e009      	b.n	800239c <HAL_I2C_Init+0x1d4>
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800238e:	fb02 f303 	mul.w	r3, r2, r3
 8002392:	4a36      	ldr	r2, [pc, #216]	@ (800246c <HAL_I2C_Init+0x2a4>)
 8002394:	fba2 2303 	umull	r2, r3, r2, r3
 8002398:	099b      	lsrs	r3, r3, #6
 800239a:	3301      	adds	r3, #1
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6812      	ldr	r2, [r2, #0]
 80023a0:	430b      	orrs	r3, r1
 80023a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80023ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	4929      	ldr	r1, [pc, #164]	@ (800245c <HAL_I2C_Init+0x294>)
 80023b8:	428b      	cmp	r3, r1
 80023ba:	d819      	bhi.n	80023f0 <HAL_I2C_Init+0x228>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1e59      	subs	r1, r3, #1
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ca:	1c59      	adds	r1, r3, #1
 80023cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80023d0:	400b      	ands	r3, r1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00a      	beq.n	80023ec <HAL_I2C_Init+0x224>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	1e59      	subs	r1, r3, #1
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80023e4:	3301      	adds	r3, #1
 80023e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ea:	e064      	b.n	80024b6 <HAL_I2C_Init+0x2ee>
 80023ec:	2304      	movs	r3, #4
 80023ee:	e062      	b.n	80024b6 <HAL_I2C_Init+0x2ee>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d111      	bne.n	800241c <HAL_I2C_Init+0x254>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	1e58      	subs	r0, r3, #1
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6859      	ldr	r1, [r3, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	440b      	add	r3, r1
 8002406:	fbb0 f3f3 	udiv	r3, r0, r3
 800240a:	3301      	adds	r3, #1
 800240c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002410:	2b00      	cmp	r3, #0
 8002412:	bf0c      	ite	eq
 8002414:	2301      	moveq	r3, #1
 8002416:	2300      	movne	r3, #0
 8002418:	b2db      	uxtb	r3, r3
 800241a:	e012      	b.n	8002442 <HAL_I2C_Init+0x27a>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1e58      	subs	r0, r3, #1
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6859      	ldr	r1, [r3, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	440b      	add	r3, r1
 800242a:	0099      	lsls	r1, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002432:	3301      	adds	r3, #1
 8002434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002438:	2b00      	cmp	r3, #0
 800243a:	bf0c      	ite	eq
 800243c:	2301      	moveq	r3, #1
 800243e:	2300      	movne	r3, #0
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d014      	beq.n	8002470 <HAL_I2C_Init+0x2a8>
 8002446:	2301      	movs	r3, #1
 8002448:	e035      	b.n	80024b6 <HAL_I2C_Init+0x2ee>
 800244a:	bf00      	nop
 800244c:	40005400 	.word	0x40005400
 8002450:	40005800 	.word	0x40005800
 8002454:	08008264 	.word	0x08008264
 8002458:	00061a80 	.word	0x00061a80
 800245c:	000186a0 	.word	0x000186a0
 8002460:	001e847f 	.word	0x001e847f
 8002464:	003d08ff 	.word	0x003d08ff
 8002468:	431bde83 	.word	0x431bde83
 800246c:	10624dd3 	.word	0x10624dd3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10e      	bne.n	8002496 <HAL_I2C_Init+0x2ce>
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	1e58      	subs	r0, r3, #1
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6859      	ldr	r1, [r3, #4]
 8002480:	460b      	mov	r3, r1
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	440b      	add	r3, r1
 8002486:	fbb0 f3f3 	udiv	r3, r0, r3
 800248a:	3301      	adds	r3, #1
 800248c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002490:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002494:	e00f      	b.n	80024b6 <HAL_I2C_Init+0x2ee>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	1e58      	subs	r0, r3, #1
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6859      	ldr	r1, [r3, #4]
 800249e:	460b      	mov	r3, r1
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	440b      	add	r3, r1
 80024a4:	0099      	lsls	r1, r3, #2
 80024a6:	440b      	add	r3, r1
 80024a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ac:	3301      	adds	r3, #1
 80024ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	6809      	ldr	r1, [r1, #0]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69da      	ldr	r2, [r3, #28]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	431a      	orrs	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80024e4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6911      	ldr	r1, [r2, #16]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	68d2      	ldr	r2, [r2, #12]
 80024f0:	4311      	orrs	r1, r2
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6812      	ldr	r2, [r2, #0]
 80024f6:	430b      	orrs	r3, r1
 80024f8:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	695a      	ldr	r2, [r3, #20]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	431a      	orrs	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f042 0201 	orr.w	r2, r2, #1
 8002524:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2220      	movs	r2, #32
 8002530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e030      	b.n	80025c0 <HAL_I2C_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a19      	ldr	r2, [pc, #100]	@ (80025c8 <HAL_I2C_DeInit+0x7c>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d009      	beq.n	800257c <HAL_I2C_DeInit+0x30>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a17      	ldr	r2, [pc, #92]	@ (80025cc <HAL_I2C_DeInit+0x80>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d004      	beq.n	800257c <HAL_I2C_DeInit+0x30>
 8002572:	f240 214b 	movw	r1, #587	@ 0x24b
 8002576:	4816      	ldr	r0, [pc, #88]	@ (80025d0 <HAL_I2C_DeInit+0x84>)
 8002578:	f7fe f9a2 	bl	80008c0 <assert_failed>

  hi2c->State = HAL_I2C_STATE_BUSY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2224      	movs	r2, #36	@ 0x24
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0201 	bic.w	r2, r2, #1
 8002592:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f7fe f813 	bl	80005c0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40005400 	.word	0x40005400
 80025cc:	40005800 	.word	0x40005800
 80025d0:	08008264 	.word	0x08008264

080025d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af02      	add	r7, sp, #8
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	4608      	mov	r0, r1
 80025de:	4611      	mov	r1, r2
 80025e0:	461a      	mov	r2, r3
 80025e2:	4603      	mov	r3, r0
 80025e4:	817b      	strh	r3, [r7, #10]
 80025e6:	460b      	mov	r3, r1
 80025e8:	813b      	strh	r3, [r7, #8]
 80025ea:	4613      	mov	r3, r2
 80025ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025ee:	f7fe fd87 	bl	8001100 <HAL_GetTick>
 80025f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80025f4:	88fb      	ldrh	r3, [r7, #6]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d007      	beq.n	800260a <HAL_I2C_Mem_Write+0x36>
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	2b10      	cmp	r3, #16
 80025fe:	d004      	beq.n	800260a <HAL_I2C_Mem_Write+0x36>
 8002600:	f640 2106 	movw	r1, #2566	@ 0xa06
 8002604:	4873      	ldr	r0, [pc, #460]	@ (80027d4 <HAL_I2C_Mem_Write+0x200>)
 8002606:	f7fe f95b 	bl	80008c0 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b20      	cmp	r3, #32
 8002614:	f040 80d9 	bne.w	80027ca <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	2319      	movs	r3, #25
 800261e:	2201      	movs	r2, #1
 8002620:	496d      	ldr	r1, [pc, #436]	@ (80027d8 <HAL_I2C_Mem_Write+0x204>)
 8002622:	68f8      	ldr	r0, [r7, #12]
 8002624:	f000 fc1a 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800262e:	2302      	movs	r3, #2
 8002630:	e0cc      	b.n	80027cc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002638:	2b01      	cmp	r3, #1
 800263a:	d101      	bne.n	8002640 <HAL_I2C_Mem_Write+0x6c>
 800263c:	2302      	movs	r3, #2
 800263e:	e0c5      	b.n	80027cc <HAL_I2C_Mem_Write+0x1f8>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b01      	cmp	r3, #1
 8002654:	d007      	beq.n	8002666 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f042 0201 	orr.w	r2, r2, #1
 8002664:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002674:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2221      	movs	r2, #33	@ 0x21
 800267a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2240      	movs	r2, #64	@ 0x40
 8002682:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6a3a      	ldr	r2, [r7, #32]
 8002690:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002696:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800269c:	b29a      	uxth	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4a4d      	ldr	r2, [pc, #308]	@ (80027dc <HAL_I2C_Mem_Write+0x208>)
 80026a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026a8:	88f8      	ldrh	r0, [r7, #6]
 80026aa:	893a      	ldrh	r2, [r7, #8]
 80026ac:	8979      	ldrh	r1, [r7, #10]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	4603      	mov	r3, r0
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fa23 	bl	8002b04 <I2C_RequestMemoryWrite>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d052      	beq.n	800276a <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e081      	b.n	80027cc <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026c8:	697a      	ldr	r2, [r7, #20]
 80026ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f000 fcdf 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00d      	beq.n	80026f4 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026dc:	2b04      	cmp	r3, #4
 80026de:	d107      	bne.n	80026f0 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e06b      	b.n	80027cc <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f8:	781a      	ldrb	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002704:	1c5a      	adds	r2, r3, #1
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800270e:	3b01      	subs	r3, #1
 8002710:	b29a      	uxth	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800271a:	b29b      	uxth	r3, r3
 800271c:	3b01      	subs	r3, #1
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	f003 0304 	and.w	r3, r3, #4
 800272e:	2b04      	cmp	r3, #4
 8002730:	d11b      	bne.n	800276a <HAL_I2C_Mem_Write+0x196>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002736:	2b00      	cmp	r3, #0
 8002738:	d017      	beq.n	800276a <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273e:	781a      	ldrb	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274a:	1c5a      	adds	r2, r3, #1
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002754:	3b01      	subs	r3, #1
 8002756:	b29a      	uxth	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002760:	b29b      	uxth	r3, r3
 8002762:	3b01      	subs	r3, #1
 8002764:	b29a      	uxth	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1aa      	bne.n	80026c8 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fcd2 	bl	8003120 <I2C_WaitOnBTFFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00d      	beq.n	800279e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	2b04      	cmp	r3, #4
 8002788:	d107      	bne.n	800279a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002798:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e016      	b.n	80027cc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2220      	movs	r2, #32
 80027b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
  }
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	08008264 	.word	0x08008264
 80027d8:	00100002 	.word	0x00100002
 80027dc:	ffff0000 	.word	0xffff0000

080027e0 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08a      	sub	sp, #40	@ 0x28
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	4608      	mov	r0, r1
 80027ea:	4611      	mov	r1, r2
 80027ec:	461a      	mov	r2, r3
 80027ee:	4603      	mov	r3, r0
 80027f0:	817b      	strh	r3, [r7, #10]
 80027f2:	460b      	mov	r3, r1
 80027f4:	813b      	strh	r3, [r7, #8]
 80027f6:	4613      	mov	r3, r2
 80027f8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027fe:	f7fe fc7f 	bl	8001100 <HAL_GetTick>
 8002802:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002804:	88fb      	ldrh	r3, [r7, #6]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d007      	beq.n	800281a <HAL_I2C_Mem_Write_DMA+0x3a>
 800280a:	88fb      	ldrh	r3, [r7, #6]
 800280c:	2b10      	cmp	r3, #16
 800280e:	d004      	beq.n	800281a <HAL_I2C_Mem_Write_DMA+0x3a>
 8002810:	f640 4161 	movw	r1, #3169	@ 0xc61
 8002814:	489e      	ldr	r0, [pc, #632]	@ (8002a90 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002816:	f7fe f853 	bl	80008c0 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b20      	cmp	r3, #32
 8002824:	f040 812e 	bne.w	8002a84 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002828:	4b9a      	ldr	r3, [pc, #616]	@ (8002a94 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	08db      	lsrs	r3, r3, #3
 800282e:	4a9a      	ldr	r2, [pc, #616]	@ (8002a98 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8002830:	fba2 2303 	umull	r2, r3, r2, r3
 8002834:	0a1a      	lsrs	r2, r3, #8
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	009a      	lsls	r2, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	3b01      	subs	r3, #1
 8002846:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d112      	bne.n	8002874 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2220      	movs	r2, #32
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002868:	f043 0220 	orr.w	r2, r3, #32
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002870:	2302      	movs	r3, #2
 8002872:	e108      	b.n	8002a86 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b02      	cmp	r3, #2
 8002880:	d0df      	beq.n	8002842 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002888:	2b01      	cmp	r3, #1
 800288a:	d101      	bne.n	8002890 <HAL_I2C_Mem_Write_DMA+0xb0>
 800288c:	2302      	movs	r3, #2
 800288e:	e0fa      	b.n	8002a86 <HAL_I2C_Mem_Write_DMA+0x2a6>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d007      	beq.n	80028b6 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 0201 	orr.w	r2, r2, #1
 80028b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028c4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2221      	movs	r2, #33	@ 0x21
 80028ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2240      	movs	r2, #64	@ 0x40
 80028d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80028e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	4a69      	ldr	r2, [pc, #420]	@ (8002a9c <HAL_I2C_Mem_Write_DMA+0x2bc>)
 80028f6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80028f8:	897a      	ldrh	r2, [r7, #10]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80028fe:	893a      	ldrh	r2, [r7, #8]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002904:	88fa      	ldrh	r2, [r7, #6]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 80a1 	beq.w	8002a5c <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291e:	2b00      	cmp	r3, #0
 8002920:	d022      	beq.n	8002968 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002926:	4a5e      	ldr	r2, [pc, #376]	@ (8002aa0 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8002928:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800292e:	4a5d      	ldr	r2, [pc, #372]	@ (8002aa4 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 8002930:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002936:	2200      	movs	r2, #0
 8002938:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800293e:	2200      	movs	r2, #0
 8002940:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294a:	4619      	mov	r1, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	3310      	adds	r3, #16
 8002952:	461a      	mov	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002958:	f7fe fe7c 	bl	8001654 <HAL_DMA_Start_IT>
 800295c:	4603      	mov	r3, r0
 800295e:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002960:	7efb      	ldrb	r3, [r7, #27]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d166      	bne.n	8002a34 <HAL_I2C_Mem_Write_DMA+0x254>
 8002966:	e013      	b.n	8002990 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2220      	movs	r2, #32
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e07a      	b.n	8002a86 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002990:	88f8      	ldrh	r0, [r7, #6]
 8002992:	893a      	ldrh	r2, [r7, #8]
 8002994:	8979      	ldrh	r1, [r7, #10]
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	9301      	str	r3, [sp, #4]
 800299a:	2323      	movs	r3, #35	@ 0x23
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	4603      	mov	r3, r0
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 f8af 	bl	8002b04 <I2C_RequestMemoryWrite>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d022      	beq.n	80029f2 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe febd 	bl	8001730 <HAL_DMA_Abort_IT>
 80029b6:	4603      	mov	r3, r0
 80029b8:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029be:	2200      	movs	r2, #0
 80029c0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029d0:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 0201 	bic.w	r2, r2, #1
 80029ec:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e049      	b.n	8002a86 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	613b      	str	r3, [r7, #16]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a1e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a2e:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	e028      	b.n	8002a86 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2220      	movs	r2, #32
 8002a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a48:	f043 0210 	orr.w	r2, r3, #16
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e014      	b.n	8002a86 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2220      	movs	r2, #32
 8002a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a70:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e000      	b.n	8002a86 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002a84:	2302      	movs	r3, #2
  }
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3720      	adds	r7, #32
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	08008264 	.word	0x08008264
 8002a94:	20000008 	.word	0x20000008
 8002a98:	14f8b589 	.word	0x14f8b589
 8002a9c:	ffff0000 	.word	0xffff0000
 8002aa0:	08002c31 	.word	0x08002c31
 8002aa4:	08002def 	.word	0x08002def

08002aa8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr

08002acc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr

08002ade <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr
	...

08002b04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b088      	sub	sp, #32
 8002b08:	af02      	add	r7, sp, #8
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	4608      	mov	r0, r1
 8002b0e:	4611      	mov	r1, r2
 8002b10:	461a      	mov	r2, r3
 8002b12:	4603      	mov	r3, r0
 8002b14:	817b      	strh	r3, [r7, #10]
 8002b16:	460b      	mov	r3, r1
 8002b18:	813b      	strh	r3, [r7, #8]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	6a3b      	ldr	r3, [r7, #32]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 f98e 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00d      	beq.n	8002b62 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b54:	d103      	bne.n	8002b5e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e05f      	b.n	8002c22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b62:	897b      	ldrh	r3, [r7, #10]
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	461a      	mov	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b74:	6a3a      	ldr	r2, [r7, #32]
 8002b76:	492d      	ldr	r1, [pc, #180]	@ (8002c2c <I2C_RequestMemoryWrite+0x128>)
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f9e9 	bl	8002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e04c      	b.n	8002c22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ba0:	6a39      	ldr	r1, [r7, #32]
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 fa74 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00d      	beq.n	8002bca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d107      	bne.n	8002bc6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e02b      	b.n	8002c22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bca:	88fb      	ldrh	r3, [r7, #6]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d105      	bne.n	8002bdc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002bd0:	893b      	ldrh	r3, [r7, #8]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	611a      	str	r2, [r3, #16]
 8002bda:	e021      	b.n	8002c20 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002bdc:	893b      	ldrh	r3, [r7, #8]
 8002bde:	0a1b      	lsrs	r3, r3, #8
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bec:	6a39      	ldr	r1, [r7, #32]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 fa4e 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00d      	beq.n	8002c16 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d107      	bne.n	8002c12 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e005      	b.n	8002c22 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c16:	893b      	ldrh	r3, [r7, #8]
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3718      	adds	r7, #24
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	00010002 	.word	0x00010002

08002c30 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c44:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c4c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c52:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002c62:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d003      	beq.n	8002c74 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c70:	2200      	movs	r2, #0
 8002c72:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c80:	2200      	movs	r2, #0
 8002c82:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8002c84:	7cfb      	ldrb	r3, [r7, #19]
 8002c86:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002c8a:	2b21      	cmp	r3, #33	@ 0x21
 8002c8c:	d007      	beq.n	8002c9e <I2C_DMAXferCplt+0x6e>
 8002c8e:	7cfb      	ldrb	r3, [r7, #19]
 8002c90:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8002c94:	2b22      	cmp	r3, #34	@ 0x22
 8002c96:	d131      	bne.n	8002cfc <I2C_DMAXferCplt+0xcc>
 8002c98:	7cbb      	ldrb	r3, [r7, #18]
 8002c9a:	2b20      	cmp	r3, #32
 8002c9c:	d12e      	bne.n	8002cfc <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cac:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002cb4:	7cfb      	ldrb	r3, [r7, #19]
 8002cb6:	2b29      	cmp	r3, #41	@ 0x29
 8002cb8:	d10a      	bne.n	8002cd0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	2221      	movs	r2, #33	@ 0x21
 8002cbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	2228      	movs	r2, #40	@ 0x28
 8002cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002cc8:	6978      	ldr	r0, [r7, #20]
 8002cca:	f7ff fef6 	bl	8002aba <HAL_I2C_SlaveTxCpltCallback>
 8002cce:	e00c      	b.n	8002cea <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002cd0:	7cfb      	ldrb	r3, [r7, #19]
 8002cd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002cd4:	d109      	bne.n	8002cea <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2222      	movs	r2, #34	@ 0x22
 8002cda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	2228      	movs	r2, #40	@ 0x28
 8002ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ce4:	6978      	ldr	r0, [r7, #20]
 8002ce6:	f7ff fef1 	bl	8002acc <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002cf8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002cfa:	e074      	b.n	8002de6 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d06e      	beq.n	8002de6 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d107      	bne.n	8002d22 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d20:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685a      	ldr	r2, [r3, #4]
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d30:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002d38:	d009      	beq.n	8002d4e <I2C_DMAXferCplt+0x11e>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d006      	beq.n	8002d4e <I2C_DMAXferCplt+0x11e>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002d46:	d002      	beq.n	8002d4e <I2C_DMAXferCplt+0x11e>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2b20      	cmp	r3, #32
 8002d4c:	d107      	bne.n	8002d5e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d5c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	685a      	ldr	r2, [r3, #4]
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d6c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d7c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	2200      	movs	r2, #0
 8002d82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8002d8c:	6978      	ldr	r0, [r7, #20]
 8002d8e:	f7ff feaf 	bl	8002af0 <HAL_I2C_ErrorCallback>
}
 8002d92:	e028      	b.n	8002de6 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b40      	cmp	r3, #64	@ 0x40
 8002da6:	d10a      	bne.n	8002dbe <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	2200      	movs	r2, #0
 8002db4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8002db6:	6978      	ldr	r0, [r7, #20]
 8002db8:	f7ff fe91 	bl	8002ade <HAL_I2C_MemRxCpltCallback>
}
 8002dbc:	e013      	b.n	8002de6 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d002      	beq.n	8002dd2 <I2C_DMAXferCplt+0x1a2>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2b20      	cmp	r3, #32
 8002dd0:	d103      	bne.n	8002dda <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dd8:	e002      	b.n	8002de0 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	2212      	movs	r2, #18
 8002dde:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8002de0:	6978      	ldr	r0, [r7, #20]
 8002de2:	f7ff fe61 	bl	8002aa8 <HAL_I2C_MasterRxCpltCallback>
}
 8002de6:	bf00      	nop
 8002de8:	3718      	adds	r7, #24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b084      	sub	sp, #16
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e08:	2200      	movs	r2, #0
 8002e0a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e18:	2200      	movs	r2, #0
 8002e1a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e2a:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2220      	movs	r2, #32
 8002e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	f043 0210 	orr.w	r2, r3, #16
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f7ff fe4e 	bl	8002af0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002e54:	bf00      	nop
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e6c:	e048      	b.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e74:	d044      	beq.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e76:	f7fe f943 	bl	8001100 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d302      	bcc.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d139      	bne.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	0c1b      	lsrs	r3, r3, #16
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d10d      	bne.n	8002eb2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	43da      	mvns	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bf0c      	ite	eq
 8002ea8:	2301      	moveq	r3, #1
 8002eaa:	2300      	movne	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	461a      	mov	r2, r3
 8002eb0:	e00c      	b.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0x70>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	43da      	mvns	r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	bf0c      	ite	eq
 8002ec4:	2301      	moveq	r3, #1
 8002ec6:	2300      	movne	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	461a      	mov	r2, r3
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d116      	bne.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2220      	movs	r2, #32
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	f043 0220 	orr.w	r2, r3, #32
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e023      	b.n	8002f48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	0c1b      	lsrs	r3, r3, #16
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d10d      	bne.n	8002f26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	43da      	mvns	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	4013      	ands	r3, r2
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf0c      	ite	eq
 8002f1c:	2301      	moveq	r3, #1
 8002f1e:	2300      	movne	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	461a      	mov	r2, r3
 8002f24:	e00c      	b.n	8002f40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	43da      	mvns	r2, r3
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	4013      	ands	r3, r2
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	bf0c      	ite	eq
 8002f38:	2301      	moveq	r3, #1
 8002f3a:	2300      	movne	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	461a      	mov	r2, r3
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d093      	beq.n	8002e6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3710      	adds	r7, #16
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f5e:	e071      	b.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f6e:	d123      	bne.n	8002fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa4:	f043 0204 	orr.w	r2, r3, #4
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e067      	b.n	8003088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fbe:	d041      	beq.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fc0:	f7fe f89e 	bl	8001100 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d302      	bcc.n	8002fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d136      	bne.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	0c1b      	lsrs	r3, r3, #16
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d10c      	bne.n	8002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	43da      	mvns	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4013      	ands	r3, r2
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	bf14      	ite	ne
 8002ff2:	2301      	movne	r3, #1
 8002ff4:	2300      	moveq	r3, #0
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	e00b      	b.n	8003012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	43da      	mvns	r2, r3
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	4013      	ands	r3, r2
 8003006:	b29b      	uxth	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf14      	ite	ne
 800300c:	2301      	movne	r3, #1
 800300e:	2300      	moveq	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d016      	beq.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2200      	movs	r2, #0
 800301a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003030:	f043 0220 	orr.w	r2, r3, #32
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e021      	b.n	8003088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	0c1b      	lsrs	r3, r3, #16
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b01      	cmp	r3, #1
 800304c:	d10c      	bne.n	8003068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	43da      	mvns	r2, r3
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	4013      	ands	r3, r2
 800305a:	b29b      	uxth	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	bf14      	ite	ne
 8003060:	2301      	movne	r3, #1
 8003062:	2300      	moveq	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	e00b      	b.n	8003080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	43da      	mvns	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	4013      	ands	r3, r2
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	bf14      	ite	ne
 800307a:	2301      	movne	r3, #1
 800307c:	2300      	moveq	r3, #0
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	f47f af6d 	bne.w	8002f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800309c:	e034      	b.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 f886 	bl	80031b0 <I2C_IsAcknowledgeFailed>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e034      	b.n	8003118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b4:	d028      	beq.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b6:	f7fe f823 	bl	8001100 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d302      	bcc.n	80030cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d11d      	bne.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030d6:	2b80      	cmp	r3, #128	@ 0x80
 80030d8:	d016      	beq.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2220      	movs	r2, #32
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f4:	f043 0220 	orr.w	r2, r3, #32
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e007      	b.n	8003118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003112:	2b80      	cmp	r3, #128	@ 0x80
 8003114:	d1c3      	bne.n	800309e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800312c:	e034      	b.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f83e 	bl	80031b0 <I2C_IsAcknowledgeFailed>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e034      	b.n	80031a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003144:	d028      	beq.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003146:	f7fd ffdb 	bl	8001100 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	429a      	cmp	r2, r3
 8003154:	d302      	bcc.n	800315c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d11d      	bne.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	2b04      	cmp	r3, #4
 8003168:	d016      	beq.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	f043 0220 	orr.w	r2, r3, #32
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e007      	b.n	80031a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f003 0304 	and.w	r3, r3, #4
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	d1c3      	bne.n	800312e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031c6:	d11b      	bne.n	8003200 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2220      	movs	r2, #32
 80031dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ec:	f043 0204 	orr.w	r2, r3, #4
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e000      	b.n	8003202 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e35a      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d01c      	beq.n	8003260 <HAL_RCC_OscConfig+0x54>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b00      	cmp	r3, #0
 8003230:	d116      	bne.n	8003260 <HAL_RCC_OscConfig+0x54>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d110      	bne.n	8003260 <HAL_RCC_OscConfig+0x54>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0308 	and.w	r3, r3, #8
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10a      	bne.n	8003260 <HAL_RCC_OscConfig+0x54>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0304 	and.w	r3, r3, #4
 8003252:	2b00      	cmp	r3, #0
 8003254:	d104      	bne.n	8003260 <HAL_RCC_OscConfig+0x54>
 8003256:	f240 1165 	movw	r1, #357	@ 0x165
 800325a:	488f      	ldr	r0, [pc, #572]	@ (8003498 <HAL_RCC_OscConfig+0x28c>)
 800325c:	f7fd fb30 	bl	80008c0 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 809a 	beq.w	80033a2 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00e      	beq.n	8003294 <HAL_RCC_OscConfig+0x88>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800327e:	d009      	beq.n	8003294 <HAL_RCC_OscConfig+0x88>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003288:	d004      	beq.n	8003294 <HAL_RCC_OscConfig+0x88>
 800328a:	f240 116b 	movw	r1, #363	@ 0x16b
 800328e:	4882      	ldr	r0, [pc, #520]	@ (8003498 <HAL_RCC_OscConfig+0x28c>)
 8003290:	f7fd fb16 	bl	80008c0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003294:	4b81      	ldr	r3, [pc, #516]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 030c 	and.w	r3, r3, #12
 800329c:	2b04      	cmp	r3, #4
 800329e:	d00c      	beq.n	80032ba <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032a0:	4b7e      	ldr	r3, [pc, #504]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 030c 	and.w	r3, r3, #12
 80032a8:	2b08      	cmp	r3, #8
 80032aa:	d112      	bne.n	80032d2 <HAL_RCC_OscConfig+0xc6>
 80032ac:	4b7b      	ldr	r3, [pc, #492]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b8:	d10b      	bne.n	80032d2 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ba:	4b78      	ldr	r3, [pc, #480]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d06c      	beq.n	80033a0 <HAL_RCC_OscConfig+0x194>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d168      	bne.n	80033a0 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e300      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032da:	d106      	bne.n	80032ea <HAL_RCC_OscConfig+0xde>
 80032dc:	4b6f      	ldr	r3, [pc, #444]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a6e      	ldr	r2, [pc, #440]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80032e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032e6:	6013      	str	r3, [r2, #0]
 80032e8:	e02e      	b.n	8003348 <HAL_RCC_OscConfig+0x13c>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10c      	bne.n	800330c <HAL_RCC_OscConfig+0x100>
 80032f2:	4b6a      	ldr	r3, [pc, #424]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a69      	ldr	r2, [pc, #420]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80032f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	4b67      	ldr	r3, [pc, #412]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a66      	ldr	r2, [pc, #408]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003304:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003308:	6013      	str	r3, [r2, #0]
 800330a:	e01d      	b.n	8003348 <HAL_RCC_OscConfig+0x13c>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003314:	d10c      	bne.n	8003330 <HAL_RCC_OscConfig+0x124>
 8003316:	4b61      	ldr	r3, [pc, #388]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a60      	ldr	r2, [pc, #384]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 800331c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003320:	6013      	str	r3, [r2, #0]
 8003322:	4b5e      	ldr	r3, [pc, #376]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a5d      	ldr	r2, [pc, #372]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	e00b      	b.n	8003348 <HAL_RCC_OscConfig+0x13c>
 8003330:	4b5a      	ldr	r3, [pc, #360]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a59      	ldr	r2, [pc, #356]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	4b57      	ldr	r3, [pc, #348]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a56      	ldr	r2, [pc, #344]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003346:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d013      	beq.n	8003378 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003350:	f7fd fed6 	bl	8001100 <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003358:	f7fd fed2 	bl	8001100 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b64      	cmp	r3, #100	@ 0x64
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e2b4      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800336a:	4b4c      	ldr	r3, [pc, #304]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0f0      	beq.n	8003358 <HAL_RCC_OscConfig+0x14c>
 8003376:	e014      	b.n	80033a2 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fd fec2 	bl	8001100 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003380:	f7fd febe 	bl	8001100 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b64      	cmp	r3, #100	@ 0x64
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e2a0      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003392:	4b42      	ldr	r3, [pc, #264]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x174>
 800339e:	e000      	b.n	80033a2 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f000 8080 	beq.w	80034b0 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d008      	beq.n	80033ca <HAL_RCC_OscConfig+0x1be>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d004      	beq.n	80033ca <HAL_RCC_OscConfig+0x1be>
 80033c0:	f240 119f 	movw	r1, #415	@ 0x19f
 80033c4:	4834      	ldr	r0, [pc, #208]	@ (8003498 <HAL_RCC_OscConfig+0x28c>)
 80033c6:	f7fd fa7b 	bl	80008c0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	2b1f      	cmp	r3, #31
 80033d0:	d904      	bls.n	80033dc <HAL_RCC_OscConfig+0x1d0>
 80033d2:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 80033d6:	4830      	ldr	r0, [pc, #192]	@ (8003498 <HAL_RCC_OscConfig+0x28c>)
 80033d8:	f7fd fa72 	bl	80008c0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033dc:	4b2f      	ldr	r3, [pc, #188]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f003 030c 	and.w	r3, r3, #12
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00b      	beq.n	8003400 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033e8:	4b2c      	ldr	r3, [pc, #176]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d11c      	bne.n	800342e <HAL_RCC_OscConfig+0x222>
 80033f4:	4b29      	ldr	r3, [pc, #164]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d116      	bne.n	800342e <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003400:	4b26      	ldr	r3, [pc, #152]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d005      	beq.n	8003418 <HAL_RCC_OscConfig+0x20c>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d001      	beq.n	8003418 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e25d      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003418:	4b20      	ldr	r3, [pc, #128]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	491d      	ldr	r1, [pc, #116]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003428:	4313      	orrs	r3, r2
 800342a:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800342c:	e040      	b.n	80034b0 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d020      	beq.n	8003478 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003436:	4b1a      	ldr	r3, [pc, #104]	@ (80034a0 <HAL_RCC_OscConfig+0x294>)
 8003438:	2201      	movs	r2, #1
 800343a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800343c:	f7fd fe60 	bl	8001100 <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003444:	f7fd fe5c 	bl	8001100 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e23e      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003456:	4b11      	ldr	r3, [pc, #68]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d0f0      	beq.n	8003444 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003462:	4b0e      	ldr	r3, [pc, #56]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	490a      	ldr	r1, [pc, #40]	@ (800349c <HAL_RCC_OscConfig+0x290>)
 8003472:	4313      	orrs	r3, r2
 8003474:	600b      	str	r3, [r1, #0]
 8003476:	e01b      	b.n	80034b0 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003478:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <HAL_RCC_OscConfig+0x294>)
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347e:	f7fd fe3f 	bl	8001100 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003484:	e00e      	b.n	80034a4 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003486:	f7fd fe3b 	bl	8001100 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d907      	bls.n	80034a4 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e21d      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
 8003498:	0800829c 	.word	0x0800829c
 800349c:	40021000 	.word	0x40021000
 80034a0:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034a4:	4b7d      	ldr	r3, [pc, #500]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1ea      	bne.n	8003486 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0308 	and.w	r3, r3, #8
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d040      	beq.n	800353e <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d008      	beq.n	80034d6 <HAL_RCC_OscConfig+0x2ca>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d004      	beq.n	80034d6 <HAL_RCC_OscConfig+0x2ca>
 80034cc:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80034d0:	4873      	ldr	r0, [pc, #460]	@ (80036a0 <HAL_RCC_OscConfig+0x494>)
 80034d2:	f7fd f9f5 	bl	80008c0 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d019      	beq.n	8003512 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034de:	4b71      	ldr	r3, [pc, #452]	@ (80036a4 <HAL_RCC_OscConfig+0x498>)
 80034e0:	2201      	movs	r2, #1
 80034e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034e4:	f7fd fe0c 	bl	8001100 <HAL_GetTick>
 80034e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ec:	f7fd fe08 	bl	8001100 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e1ea      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034fe:	4b67      	ldr	r3, [pc, #412]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f0      	beq.n	80034ec <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800350a:	2001      	movs	r0, #1
 800350c:	f000 fc44 	bl	8003d98 <RCC_Delay>
 8003510:	e015      	b.n	800353e <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003512:	4b64      	ldr	r3, [pc, #400]	@ (80036a4 <HAL_RCC_OscConfig+0x498>)
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003518:	f7fd fdf2 	bl	8001100 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003520:	f7fd fdee 	bl	8001100 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e1d0      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003532:	4b5a      	ldr	r3, [pc, #360]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f0      	bne.n	8003520 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 80bf 	beq.w	80036ca <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 800354c:	2300      	movs	r3, #0
 800354e:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00c      	beq.n	8003572 <HAL_RCC_OscConfig+0x366>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	2b01      	cmp	r3, #1
 800355e:	d008      	beq.n	8003572 <HAL_RCC_OscConfig+0x366>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	2b05      	cmp	r3, #5
 8003566:	d004      	beq.n	8003572 <HAL_RCC_OscConfig+0x366>
 8003568:	f240 210f 	movw	r1, #527	@ 0x20f
 800356c:	484c      	ldr	r0, [pc, #304]	@ (80036a0 <HAL_RCC_OscConfig+0x494>)
 800356e:	f7fd f9a7 	bl	80008c0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003572:	4b4a      	ldr	r3, [pc, #296]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10d      	bne.n	800359a <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800357e:	4b47      	ldr	r3, [pc, #284]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	4a46      	ldr	r2, [pc, #280]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003588:	61d3      	str	r3, [r2, #28]
 800358a:	4b44      	ldr	r3, [pc, #272]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003592:	60bb      	str	r3, [r7, #8]
 8003594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003596:	2301      	movs	r3, #1
 8003598:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800359a:	4b43      	ldr	r3, [pc, #268]	@ (80036a8 <HAL_RCC_OscConfig+0x49c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d118      	bne.n	80035d8 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035a6:	4b40      	ldr	r3, [pc, #256]	@ (80036a8 <HAL_RCC_OscConfig+0x49c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a3f      	ldr	r2, [pc, #252]	@ (80036a8 <HAL_RCC_OscConfig+0x49c>)
 80035ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035b2:	f7fd fda5 	bl	8001100 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ba:	f7fd fda1 	bl	8001100 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b64      	cmp	r3, #100	@ 0x64
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e183      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035cc:	4b36      	ldr	r3, [pc, #216]	@ (80036a8 <HAL_RCC_OscConfig+0x49c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f0      	beq.n	80035ba <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d106      	bne.n	80035ee <HAL_RCC_OscConfig+0x3e2>
 80035e0:	4b2e      	ldr	r3, [pc, #184]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	4a2d      	ldr	r2, [pc, #180]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 80035e6:	f043 0301 	orr.w	r3, r3, #1
 80035ea:	6213      	str	r3, [r2, #32]
 80035ec:	e02d      	b.n	800364a <HAL_RCC_OscConfig+0x43e>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10c      	bne.n	8003610 <HAL_RCC_OscConfig+0x404>
 80035f6:	4b29      	ldr	r3, [pc, #164]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 80035f8:	6a1b      	ldr	r3, [r3, #32]
 80035fa:	4a28      	ldr	r2, [pc, #160]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 80035fc:	f023 0301 	bic.w	r3, r3, #1
 8003600:	6213      	str	r3, [r2, #32]
 8003602:	4b26      	ldr	r3, [pc, #152]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	4a25      	ldr	r2, [pc, #148]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003608:	f023 0304 	bic.w	r3, r3, #4
 800360c:	6213      	str	r3, [r2, #32]
 800360e:	e01c      	b.n	800364a <HAL_RCC_OscConfig+0x43e>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	2b05      	cmp	r3, #5
 8003616:	d10c      	bne.n	8003632 <HAL_RCC_OscConfig+0x426>
 8003618:	4b20      	ldr	r3, [pc, #128]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	4a1f      	ldr	r2, [pc, #124]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 800361e:	f043 0304 	orr.w	r3, r3, #4
 8003622:	6213      	str	r3, [r2, #32]
 8003624:	4b1d      	ldr	r3, [pc, #116]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	4a1c      	ldr	r2, [pc, #112]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	6213      	str	r3, [r2, #32]
 8003630:	e00b      	b.n	800364a <HAL_RCC_OscConfig+0x43e>
 8003632:	4b1a      	ldr	r3, [pc, #104]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	4a19      	ldr	r2, [pc, #100]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003638:	f023 0301 	bic.w	r3, r3, #1
 800363c:	6213      	str	r3, [r2, #32]
 800363e:	4b17      	ldr	r3, [pc, #92]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	4a16      	ldr	r2, [pc, #88]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003644:	f023 0304 	bic.w	r3, r3, #4
 8003648:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d015      	beq.n	800367e <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003652:	f7fd fd55 	bl	8001100 <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003658:	e00a      	b.n	8003670 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fd fd51 	bl	8001100 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003668:	4293      	cmp	r3, r2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e131      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003670:	4b0a      	ldr	r3, [pc, #40]	@ (800369c <HAL_RCC_OscConfig+0x490>)
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0ee      	beq.n	800365a <HAL_RCC_OscConfig+0x44e>
 800367c:	e01c      	b.n	80036b8 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800367e:	f7fd fd3f 	bl	8001100 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003684:	e012      	b.n	80036ac <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003686:	f7fd fd3b 	bl	8001100 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003694:	4293      	cmp	r3, r2
 8003696:	d909      	bls.n	80036ac <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e11b      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
 800369c:	40021000 	.word	0x40021000
 80036a0:	0800829c 	.word	0x0800829c
 80036a4:	42420480 	.word	0x42420480
 80036a8:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036ac:	4b8b      	ldr	r3, [pc, #556]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1e6      	bne.n	8003686 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036b8:	7dfb      	ldrb	r3, [r7, #23]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d105      	bne.n	80036ca <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036be:	4b87      	ldr	r3, [pc, #540]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	4a86      	ldr	r2, [pc, #536]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 80036c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036c8:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00c      	beq.n	80036ec <HAL_RCC_OscConfig+0x4e0>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d008      	beq.n	80036ec <HAL_RCC_OscConfig+0x4e0>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d004      	beq.n	80036ec <HAL_RCC_OscConfig+0x4e0>
 80036e2:	f240 21ad 	movw	r1, #685	@ 0x2ad
 80036e6:	487e      	ldr	r0, [pc, #504]	@ (80038e0 <HAL_RCC_OscConfig+0x6d4>)
 80036e8:	f7fd f8ea 	bl	80008c0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80ee 	beq.w	80038d2 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036f6:	4b79      	ldr	r3, [pc, #484]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f003 030c 	and.w	r3, r3, #12
 80036fe:	2b08      	cmp	r3, #8
 8003700:	f000 80ce 	beq.w	80038a0 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	2b02      	cmp	r3, #2
 800370a:	f040 80b2 	bne.w	8003872 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <HAL_RCC_OscConfig+0x51e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800371e:	d004      	beq.n	800372a <HAL_RCC_OscConfig+0x51e>
 8003720:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8003724:	486e      	ldr	r0, [pc, #440]	@ (80038e0 <HAL_RCC_OscConfig+0x6d4>)
 8003726:	f7fd f8cb 	bl	80008c0 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372e:	2b00      	cmp	r3, #0
 8003730:	d04a      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003736:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800373a:	d045      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003744:	d040      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800374e:	d03b      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003758:	d036      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003762:	d031      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800376c:	d02c      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003772:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003776:	d027      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003780:	d022      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003786:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800378a:	d01d      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003794:	d018      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800379e:	d013      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037a8:	d00e      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ae:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 80037b2:	d009      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b8:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 80037bc:	d004      	beq.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
 80037be:	f240 21b7 	movw	r1, #695	@ 0x2b7
 80037c2:	4847      	ldr	r0, [pc, #284]	@ (80038e0 <HAL_RCC_OscConfig+0x6d4>)
 80037c4:	f7fd f87c 	bl	80008c0 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c8:	4b46      	ldr	r3, [pc, #280]	@ (80038e4 <HAL_RCC_OscConfig+0x6d8>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ce:	f7fd fc97 	bl	8001100 <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037d4:	e008      	b.n	80037e8 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d6:	f7fd fc93 	bl	8001100 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d901      	bls.n	80037e8 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e075      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e8:	4b3c      	ldr	r3, [pc, #240]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1f0      	bne.n	80037d6 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037fc:	d116      	bne.n	800382c <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <HAL_RCC_OscConfig+0x60e>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800380e:	d004      	beq.n	800381a <HAL_RCC_OscConfig+0x60e>
 8003810:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8003814:	4832      	ldr	r0, [pc, #200]	@ (80038e0 <HAL_RCC_OscConfig+0x6d4>)
 8003816:	f7fd f853 	bl	80008c0 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800381a:	4b30      	ldr	r3, [pc, #192]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	492d      	ldr	r1, [pc, #180]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 8003828:	4313      	orrs	r3, r2
 800382a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800382c:	4b2b      	ldr	r3, [pc, #172]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a19      	ldr	r1, [r3, #32]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	430b      	orrs	r3, r1
 800383e:	4927      	ldr	r1, [pc, #156]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 8003840:	4313      	orrs	r3, r2
 8003842:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003844:	4b27      	ldr	r3, [pc, #156]	@ (80038e4 <HAL_RCC_OscConfig+0x6d8>)
 8003846:	2201      	movs	r2, #1
 8003848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384a:	f7fd fc59 	bl	8001100 <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003852:	f7fd fc55 	bl	8001100 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e037      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003864:	4b1d      	ldr	r3, [pc, #116]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0f0      	beq.n	8003852 <HAL_RCC_OscConfig+0x646>
 8003870:	e02f      	b.n	80038d2 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003872:	4b1c      	ldr	r3, [pc, #112]	@ (80038e4 <HAL_RCC_OscConfig+0x6d8>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003878:	f7fd fc42 	bl	8001100 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003880:	f7fd fc3e 	bl	8001100 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e020      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003892:	4b12      	ldr	r3, [pc, #72]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0x674>
 800389e:	e018      	b.n	80038d2 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d101      	bne.n	80038ac <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e013      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038ac:	4b0b      	ldr	r3, [pc, #44]	@ (80038dc <HAL_RCC_OscConfig+0x6d0>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d106      	bne.n	80038ce <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d001      	beq.n	80038d2 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3718      	adds	r7, #24
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40021000 	.word	0x40021000
 80038e0:	0800829c 	.word	0x0800829c
 80038e4:	42420060 	.word	0x42420060

080038e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e176      	b.n	8003bea <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d116      	bne.n	8003936 <HAL_RCC_ClockConfig+0x4e>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d110      	bne.n	8003936 <HAL_RCC_ClockConfig+0x4e>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d10a      	bne.n	8003936 <HAL_RCC_ClockConfig+0x4e>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d104      	bne.n	8003936 <HAL_RCC_ClockConfig+0x4e>
 800392c:	f240 3136 	movw	r1, #822	@ 0x336
 8003930:	4874      	ldr	r0, [pc, #464]	@ (8003b04 <HAL_RCC_ClockConfig+0x21c>)
 8003932:	f7fc ffc5 	bl	80008c0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00a      	beq.n	8003952 <HAL_RCC_ClockConfig+0x6a>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d007      	beq.n	8003952 <HAL_RCC_ClockConfig+0x6a>
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	2b02      	cmp	r3, #2
 8003946:	d004      	beq.n	8003952 <HAL_RCC_ClockConfig+0x6a>
 8003948:	f240 3137 	movw	r1, #823	@ 0x337
 800394c:	486d      	ldr	r0, [pc, #436]	@ (8003b04 <HAL_RCC_ClockConfig+0x21c>)
 800394e:	f7fc ffb7 	bl	80008c0 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003952:	4b6d      	ldr	r3, [pc, #436]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d910      	bls.n	8003982 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003960:	4b69      	ldr	r3, [pc, #420]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f023 0207 	bic.w	r2, r3, #7
 8003968:	4967      	ldr	r1, [pc, #412]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	4313      	orrs	r3, r2
 800396e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003970:	4b65      	ldr	r3, [pc, #404]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	429a      	cmp	r2, r3
 800397c:	d001      	beq.n	8003982 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e133      	b.n	8003bea <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d049      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	2b00      	cmp	r3, #0
 8003998:	d005      	beq.n	80039a6 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800399a:	4b5c      	ldr	r3, [pc, #368]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	4a5b      	ldr	r2, [pc, #364]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 80039a0:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039a4:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d005      	beq.n	80039be <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039b2:	4b56      	ldr	r3, [pc, #344]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	4a55      	ldr	r2, [pc, #340]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 80039b8:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80039bc:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d024      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	2b80      	cmp	r3, #128	@ 0x80
 80039cc:	d020      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	2b90      	cmp	r3, #144	@ 0x90
 80039d4:	d01c      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2ba0      	cmp	r3, #160	@ 0xa0
 80039dc:	d018      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	2bb0      	cmp	r3, #176	@ 0xb0
 80039e4:	d014      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80039ec:	d010      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	2bd0      	cmp	r3, #208	@ 0xd0
 80039f4:	d00c      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	2be0      	cmp	r3, #224	@ 0xe0
 80039fc:	d008      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2bf0      	cmp	r3, #240	@ 0xf0
 8003a04:	d004      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x128>
 8003a06:	f240 315d 	movw	r1, #861	@ 0x35d
 8003a0a:	483e      	ldr	r0, [pc, #248]	@ (8003b04 <HAL_RCC_ClockConfig+0x21c>)
 8003a0c:	f7fc ff58 	bl	80008c0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a10:	4b3e      	ldr	r3, [pc, #248]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	493b      	ldr	r1, [pc, #236]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d051      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00c      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x168>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d008      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x168>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d004      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x168>
 8003a46:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8003a4a:	482e      	ldr	r0, [pc, #184]	@ (8003b04 <HAL_RCC_ClockConfig+0x21c>)
 8003a4c:	f7fc ff38 	bl	80008c0 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d107      	bne.n	8003a68 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a58:	4b2c      	ldr	r3, [pc, #176]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d115      	bne.n	8003a90 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e0c0      	b.n	8003bea <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d107      	bne.n	8003a80 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a70:	4b26      	ldr	r3, [pc, #152]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d109      	bne.n	8003a90 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e0b4      	b.n	8003bea <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a80:	4b22      	ldr	r3, [pc, #136]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e0ac      	b.n	8003bea <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a90:	4b1e      	ldr	r3, [pc, #120]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f023 0203 	bic.w	r2, r3, #3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	491b      	ldr	r1, [pc, #108]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aa2:	f7fd fb2d 	bl	8001100 <HAL_GetTick>
 8003aa6:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aa8:	e00a      	b.n	8003ac0 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aaa:	f7fd fb29 	bl	8001100 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e094      	b.n	8003bea <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ac0:	4b12      	ldr	r3, [pc, #72]	@ (8003b0c <HAL_RCC_ClockConfig+0x224>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f003 020c 	and.w	r2, r3, #12
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d1eb      	bne.n	8003aaa <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d217      	bcs.n	8003b10 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ae0:	4b09      	ldr	r3, [pc, #36]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f023 0207 	bic.w	r2, r3, #7
 8003ae8:	4907      	ldr	r1, [pc, #28]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af0:	4b05      	ldr	r3, [pc, #20]	@ (8003b08 <HAL_RCC_ClockConfig+0x220>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d008      	beq.n	8003b10 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e073      	b.n	8003bea <HAL_RCC_ClockConfig+0x302>
 8003b02:	bf00      	nop
 8003b04:	0800829c 	.word	0x0800829c
 8003b08:	40022000 	.word	0x40022000
 8003b0c:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d025      	beq.n	8003b68 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d018      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x26e>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b2c:	d013      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x26e>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003b36:	d00e      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x26e>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003b40:	d009      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x26e>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b4a:	d004      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x26e>
 8003b4c:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8003b50:	4828      	ldr	r0, [pc, #160]	@ (8003bf4 <HAL_RCC_ClockConfig+0x30c>)
 8003b52:	f7fc feb5 	bl	80008c0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b56:	4b28      	ldr	r3, [pc, #160]	@ (8003bf8 <HAL_RCC_ClockConfig+0x310>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	4925      	ldr	r1, [pc, #148]	@ (8003bf8 <HAL_RCC_ClockConfig+0x310>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0308 	and.w	r3, r3, #8
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d026      	beq.n	8003bc2 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d018      	beq.n	8003bae <HAL_RCC_ClockConfig+0x2c6>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b84:	d013      	beq.n	8003bae <HAL_RCC_ClockConfig+0x2c6>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003b8e:	d00e      	beq.n	8003bae <HAL_RCC_ClockConfig+0x2c6>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003b98:	d009      	beq.n	8003bae <HAL_RCC_ClockConfig+0x2c6>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ba2:	d004      	beq.n	8003bae <HAL_RCC_ClockConfig+0x2c6>
 8003ba4:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8003ba8:	4812      	ldr	r0, [pc, #72]	@ (8003bf4 <HAL_RCC_ClockConfig+0x30c>)
 8003baa:	f7fc fe89 	bl	80008c0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bae:	4b12      	ldr	r3, [pc, #72]	@ (8003bf8 <HAL_RCC_ClockConfig+0x310>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	490e      	ldr	r1, [pc, #56]	@ (8003bf8 <HAL_RCC_ClockConfig+0x310>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bc2:	f000 f821 	bl	8003c08 <HAL_RCC_GetSysClockFreq>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf8 <HAL_RCC_ClockConfig+0x310>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	091b      	lsrs	r3, r3, #4
 8003bce:	f003 030f 	and.w	r3, r3, #15
 8003bd2:	490a      	ldr	r1, [pc, #40]	@ (8003bfc <HAL_RCC_ClockConfig+0x314>)
 8003bd4:	5ccb      	ldrb	r3, [r1, r3]
 8003bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8003bda:	4a09      	ldr	r2, [pc, #36]	@ (8003c00 <HAL_RCC_ClockConfig+0x318>)
 8003bdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003bde:	4b09      	ldr	r3, [pc, #36]	@ (8003c04 <HAL_RCC_ClockConfig+0x31c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fd f908 	bl	8000df8 <HAL_InitTick>

  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	0800829c 	.word	0x0800829c
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	080085bc 	.word	0x080085bc
 8003c00:	20000008 	.word	0x20000008
 8003c04:	2000000c 	.word	0x2000000c

08003c08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b087      	sub	sp, #28
 8003c0c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	60fb      	str	r3, [r7, #12]
 8003c12:	2300      	movs	r3, #0
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c22:	4b1e      	ldr	r3, [pc, #120]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d002      	beq.n	8003c38 <HAL_RCC_GetSysClockFreq+0x30>
 8003c32:	2b08      	cmp	r3, #8
 8003c34:	d003      	beq.n	8003c3e <HAL_RCC_GetSysClockFreq+0x36>
 8003c36:	e027      	b.n	8003c88 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c38:	4b19      	ldr	r3, [pc, #100]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c3a:	613b      	str	r3, [r7, #16]
      break;
 8003c3c:	e027      	b.n	8003c8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	0c9b      	lsrs	r3, r3, #18
 8003c42:	f003 030f 	and.w	r3, r3, #15
 8003c46:	4a17      	ldr	r2, [pc, #92]	@ (8003ca4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c48:	5cd3      	ldrb	r3, [r2, r3]
 8003c4a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d010      	beq.n	8003c78 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c56:	4b11      	ldr	r3, [pc, #68]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	0c5b      	lsrs	r3, r3, #17
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	4a11      	ldr	r2, [pc, #68]	@ (8003ca8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c62:	5cd3      	ldrb	r3, [r2, r3]
 8003c64:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a0d      	ldr	r2, [pc, #52]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c6a:	fb03 f202 	mul.w	r2, r3, r2
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	e004      	b.n	8003c82 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003cac <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c7c:	fb02 f303 	mul.w	r3, r2, r3
 8003c80:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	613b      	str	r3, [r7, #16]
      break;
 8003c86:	e002      	b.n	8003c8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c88:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c8a:	613b      	str	r3, [r7, #16]
      break;
 8003c8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c8e:	693b      	ldr	r3, [r7, #16]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	371c      	adds	r7, #28
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bc80      	pop	{r7}
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	007a1200 	.word	0x007a1200
 8003ca4:	080085d4 	.word	0x080085d4
 8003ca8:	080085e4 	.word	0x080085e4
 8003cac:	003d0900 	.word	0x003d0900

08003cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cb4:	4b02      	ldr	r3, [pc, #8]	@ (8003cc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bc80      	pop	{r7}
 8003cbe:	4770      	bx	lr
 8003cc0:	20000008 	.word	0x20000008

08003cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cc8:	f7ff fff2 	bl	8003cb0 <HAL_RCC_GetHCLKFreq>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	4b05      	ldr	r3, [pc, #20]	@ (8003ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	0a1b      	lsrs	r3, r3, #8
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	4903      	ldr	r1, [pc, #12]	@ (8003ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cda:	5ccb      	ldrb	r3, [r1, r3]
 8003cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	080085cc 	.word	0x080085cc

08003cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003cf0:	f7ff ffde 	bl	8003cb0 <HAL_RCC_GetHCLKFreq>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	4b05      	ldr	r3, [pc, #20]	@ (8003d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	0adb      	lsrs	r3, r3, #11
 8003cfc:	f003 0307 	and.w	r3, r3, #7
 8003d00:	4903      	ldr	r1, [pc, #12]	@ (8003d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d02:	5ccb      	ldrb	r3, [r1, r3]
 8003d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40021000 	.word	0x40021000
 8003d10:	080085cc 	.word	0x080085cc

08003d14 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d104      	bne.n	8003d2e <HAL_RCC_GetClockConfig+0x1a>
 8003d24:	f240 5121 	movw	r1, #1313	@ 0x521
 8003d28:	4818      	ldr	r0, [pc, #96]	@ (8003d8c <HAL_RCC_GetClockConfig+0x78>)
 8003d2a:	f7fc fdc9 	bl	80008c0 <assert_failed>
  assert_param(pFLatency != NULL);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d104      	bne.n	8003d3e <HAL_RCC_GetClockConfig+0x2a>
 8003d34:	f240 5122 	movw	r1, #1314	@ 0x522
 8003d38:	4814      	ldr	r0, [pc, #80]	@ (8003d8c <HAL_RCC_GetClockConfig+0x78>)
 8003d3a:	f7fc fdc1 	bl	80008c0 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	220f      	movs	r2, #15
 8003d42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d44:	4b12      	ldr	r3, [pc, #72]	@ (8003d90 <HAL_RCC_GetClockConfig+0x7c>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 0203 	and.w	r2, r3, #3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d50:	4b0f      	ldr	r3, [pc, #60]	@ (8003d90 <HAL_RCC_GetClockConfig+0x7c>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d90 <HAL_RCC_GetClockConfig+0x7c>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003d68:	4b09      	ldr	r3, [pc, #36]	@ (8003d90 <HAL_RCC_GetClockConfig+0x7c>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	08db      	lsrs	r3, r3, #3
 8003d6e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d76:	4b07      	ldr	r3, [pc, #28]	@ (8003d94 <HAL_RCC_GetClockConfig+0x80>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0207 	and.w	r2, r3, #7
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003d82:	bf00      	nop
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	0800829c 	.word	0x0800829c
 8003d90:	40021000 	.word	0x40021000
 8003d94:	40022000 	.word	0x40022000

08003d98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003da0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dcc <RCC_Delay+0x34>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a0a      	ldr	r2, [pc, #40]	@ (8003dd0 <RCC_Delay+0x38>)
 8003da6:	fba2 2303 	umull	r2, r3, r2, r3
 8003daa:	0a5b      	lsrs	r3, r3, #9
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	fb02 f303 	mul.w	r3, r2, r3
 8003db2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003db4:	bf00      	nop
  }
  while (Delay --);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	1e5a      	subs	r2, r3, #1
 8003dba:	60fa      	str	r2, [r7, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1f9      	bne.n	8003db4 <RCC_Delay+0x1c>
}
 8003dc0:	bf00      	nop
 8003dc2:	bf00      	nop
 8003dc4:	3714      	adds	r7, #20
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr
 8003dcc:	20000008 	.word	0x20000008
 8003dd0:	10624dd3 	.word	0x10624dd3

08003dd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e16d      	b.n	80040c2 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a6b      	ldr	r2, [pc, #428]	@ (8003f98 <HAL_SPI_Init+0x1c4>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d009      	beq.n	8003e04 <HAL_SPI_Init+0x30>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a69      	ldr	r2, [pc, #420]	@ (8003f9c <HAL_SPI_Init+0x1c8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d004      	beq.n	8003e04 <HAL_SPI_Init+0x30>
 8003dfa:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8003dfe:	4868      	ldr	r0, [pc, #416]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003e00:	f7fc fd5e 	bl	80008c0 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d009      	beq.n	8003e20 <HAL_SPI_Init+0x4c>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e14:	d004      	beq.n	8003e20 <HAL_SPI_Init+0x4c>
 8003e16:	f240 1159 	movw	r1, #345	@ 0x159
 8003e1a:	4861      	ldr	r0, [pc, #388]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003e1c:	f7fc fd50 	bl	80008c0 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00e      	beq.n	8003e46 <HAL_SPI_Init+0x72>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e30:	d009      	beq.n	8003e46 <HAL_SPI_Init+0x72>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e3a:	d004      	beq.n	8003e46 <HAL_SPI_Init+0x72>
 8003e3c:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8003e40:	4857      	ldr	r0, [pc, #348]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003e42:	f7fc fd3d 	bl	80008c0 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e4e:	d008      	beq.n	8003e62 <HAL_SPI_Init+0x8e>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d004      	beq.n	8003e62 <HAL_SPI_Init+0x8e>
 8003e58:	f240 115b 	movw	r1, #347	@ 0x15b
 8003e5c:	4850      	ldr	r0, [pc, #320]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003e5e:	f7fc fd2f 	bl	80008c0 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e6a:	d00d      	beq.n	8003e88 <HAL_SPI_Init+0xb4>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d009      	beq.n	8003e88 <HAL_SPI_Init+0xb4>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e7c:	d004      	beq.n	8003e88 <HAL_SPI_Init+0xb4>
 8003e7e:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8003e82:	4847      	ldr	r0, [pc, #284]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003e84:	f7fc fd1c 	bl	80008c0 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	69db      	ldr	r3, [r3, #28]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d020      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d01c      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	2b10      	cmp	r3, #16
 8003e9e:	d018      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69db      	ldr	r3, [r3, #28]
 8003ea4:	2b18      	cmp	r3, #24
 8003ea6:	d014      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	2b20      	cmp	r3, #32
 8003eae:	d010      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	2b28      	cmp	r3, #40	@ 0x28
 8003eb6:	d00c      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	2b30      	cmp	r3, #48	@ 0x30
 8003ebe:	d008      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	2b38      	cmp	r3, #56	@ 0x38
 8003ec6:	d004      	beq.n	8003ed2 <HAL_SPI_Init+0xfe>
 8003ec8:	f240 115d 	movw	r1, #349	@ 0x15d
 8003ecc:	4834      	ldr	r0, [pc, #208]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003ece:	f7fc fcf7 	bl	80008c0 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d008      	beq.n	8003eec <HAL_SPI_Init+0x118>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	2b80      	cmp	r3, #128	@ 0x80
 8003ee0:	d004      	beq.n	8003eec <HAL_SPI_Init+0x118>
 8003ee2:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8003ee6:	482e      	ldr	r0, [pc, #184]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003ee8:	f7fc fcea 	bl	80008c0 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d004      	beq.n	8003efe <HAL_SPI_Init+0x12a>
 8003ef4:	f240 1161 	movw	r1, #353	@ 0x161
 8003ef8:	4829      	ldr	r0, [pc, #164]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003efa:	f7fc fce1 	bl	80008c0 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d14e      	bne.n	8003fa4 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d008      	beq.n	8003f20 <HAL_SPI_Init+0x14c>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d004      	beq.n	8003f20 <HAL_SPI_Init+0x14c>
 8003f16:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 8003f1a:	4821      	ldr	r0, [pc, #132]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003f1c:	f7fc fcd0 	bl	80008c0 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d008      	beq.n	8003f3a <HAL_SPI_Init+0x166>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d004      	beq.n	8003f3a <HAL_SPI_Init+0x166>
 8003f30:	f240 1165 	movw	r1, #357	@ 0x165
 8003f34:	481a      	ldr	r0, [pc, #104]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003f36:	f7fc fcc3 	bl	80008c0 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f42:	d125      	bne.n	8003f90 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d056      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69db      	ldr	r3, [r3, #28]
 8003f50:	2b08      	cmp	r3, #8
 8003f52:	d052      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	2b10      	cmp	r3, #16
 8003f5a:	d04e      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	2b18      	cmp	r3, #24
 8003f62:	d04a      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	69db      	ldr	r3, [r3, #28]
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	d046      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	2b28      	cmp	r3, #40	@ 0x28
 8003f72:	d042      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	69db      	ldr	r3, [r3, #28]
 8003f78:	2b30      	cmp	r3, #48	@ 0x30
 8003f7a:	d03e      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	2b38      	cmp	r3, #56	@ 0x38
 8003f82:	d03a      	beq.n	8003ffa <HAL_SPI_Init+0x226>
 8003f84:	f240 1169 	movw	r1, #361	@ 0x169
 8003f88:	4805      	ldr	r0, [pc, #20]	@ (8003fa0 <HAL_SPI_Init+0x1cc>)
 8003f8a:	f7fc fc99 	bl	80008c0 <assert_failed>
 8003f8e:	e034      	b.n	8003ffa <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	61da      	str	r2, [r3, #28]
 8003f96:	e030      	b.n	8003ffa <HAL_SPI_Init+0x226>
 8003f98:	40013000 	.word	0x40013000
 8003f9c:	40003800 	.word	0x40003800
 8003fa0:	080082d4 	.word	0x080082d4
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	69db      	ldr	r3, [r3, #28]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d020      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	69db      	ldr	r3, [r3, #28]
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d01c      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69db      	ldr	r3, [r3, #28]
 8003fb8:	2b10      	cmp	r3, #16
 8003fba:	d018      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	2b18      	cmp	r3, #24
 8003fc2:	d014      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	69db      	ldr	r3, [r3, #28]
 8003fc8:	2b20      	cmp	r3, #32
 8003fca:	d010      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	2b28      	cmp	r3, #40	@ 0x28
 8003fd2:	d00c      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	2b30      	cmp	r3, #48	@ 0x30
 8003fda:	d008      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	69db      	ldr	r3, [r3, #28]
 8003fe0:	2b38      	cmp	r3, #56	@ 0x38
 8003fe2:	d004      	beq.n	8003fee <HAL_SPI_Init+0x21a>
 8003fe4:	f240 1173 	movw	r1, #371	@ 0x173
 8003fe8:	4838      	ldr	r0, [pc, #224]	@ (80040cc <HAL_SPI_Init+0x2f8>)
 8003fea:	f7fc fc69 	bl	80008c0 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b00      	cmp	r3, #0
 800400a:	d106      	bne.n	800401a <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f7fc fc93 	bl	8000940 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2202      	movs	r2, #2
 800401e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004030:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004042:	431a      	orrs	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800404c:	431a      	orrs	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	431a      	orrs	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	431a      	orrs	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800406a:	431a      	orrs	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004074:	431a      	orrs	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800407e:	ea42 0103 	orr.w	r1, r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004086:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	0c1a      	lsrs	r2, r3, #16
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f002 0204 	and.w	r2, r2, #4
 80040a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	69da      	ldr	r2, [r3, #28]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	080082d4 	.word	0x080082d4

080040d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e0a1      	b.n	8004226 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a52      	ldr	r2, [pc, #328]	@ (8004230 <HAL_TIM_Base_Init+0x160>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d013      	beq.n	8004114 <HAL_TIM_Base_Init+0x44>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040f4:	d00e      	beq.n	8004114 <HAL_TIM_Base_Init+0x44>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a4e      	ldr	r2, [pc, #312]	@ (8004234 <HAL_TIM_Base_Init+0x164>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d009      	beq.n	8004114 <HAL_TIM_Base_Init+0x44>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a4c      	ldr	r2, [pc, #304]	@ (8004238 <HAL_TIM_Base_Init+0x168>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d004      	beq.n	8004114 <HAL_TIM_Base_Init+0x44>
 800410a:	f240 1113 	movw	r1, #275	@ 0x113
 800410e:	484b      	ldr	r0, [pc, #300]	@ (800423c <HAL_TIM_Base_Init+0x16c>)
 8004110:	f7fc fbd6 	bl	80008c0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d014      	beq.n	8004146 <HAL_TIM_Base_Init+0x76>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b10      	cmp	r3, #16
 8004122:	d010      	beq.n	8004146 <HAL_TIM_Base_Init+0x76>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	2b20      	cmp	r3, #32
 800412a:	d00c      	beq.n	8004146 <HAL_TIM_Base_Init+0x76>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	2b40      	cmp	r3, #64	@ 0x40
 8004132:	d008      	beq.n	8004146 <HAL_TIM_Base_Init+0x76>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	2b60      	cmp	r3, #96	@ 0x60
 800413a:	d004      	beq.n	8004146 <HAL_TIM_Base_Init+0x76>
 800413c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8004140:	483e      	ldr	r0, [pc, #248]	@ (800423c <HAL_TIM_Base_Init+0x16c>)
 8004142:	f7fc fbbd 	bl	80008c0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00e      	beq.n	800416c <HAL_TIM_Base_Init+0x9c>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004156:	d009      	beq.n	800416c <HAL_TIM_Base_Init+0x9c>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004160:	d004      	beq.n	800416c <HAL_TIM_Base_Init+0x9c>
 8004162:	f240 1115 	movw	r1, #277	@ 0x115
 8004166:	4835      	ldr	r0, [pc, #212]	@ (800423c <HAL_TIM_Base_Init+0x16c>)
 8004168:	f7fc fbaa 	bl	80008c0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d004      	beq.n	800417e <HAL_TIM_Base_Init+0xae>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800417c:	d304      	bcc.n	8004188 <HAL_TIM_Base_Init+0xb8>
 800417e:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8004182:	482e      	ldr	r0, [pc, #184]	@ (800423c <HAL_TIM_Base_Init+0x16c>)
 8004184:	f7fc fb9c 	bl	80008c0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	699b      	ldr	r3, [r3, #24]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d008      	beq.n	80041a2 <HAL_TIM_Base_Init+0xd2>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	2b80      	cmp	r3, #128	@ 0x80
 8004196:	d004      	beq.n	80041a2 <HAL_TIM_Base_Init+0xd2>
 8004198:	f240 1117 	movw	r1, #279	@ 0x117
 800419c:	4827      	ldr	r0, [pc, #156]	@ (800423c <HAL_TIM_Base_Init+0x16c>)
 800419e:	f7fc fb8f 	bl	80008c0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d106      	bne.n	80041bc <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f842 	bl	8004240 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3304      	adds	r3, #4
 80041cc:	4619      	mov	r1, r3
 80041ce:	4610      	mov	r0, r2
 80041d0:	f000 f9c0 	bl	8004554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	40012c00 	.word	0x40012c00
 8004234:	40000400 	.word	0x40000400
 8004238:	40000800 	.word	0x40000800
 800423c:	0800830c 	.word	0x0800830c

08004240 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
	...

08004254 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a2e      	ldr	r2, [pc, #184]	@ (800431c <HAL_TIM_Base_Start_IT+0xc8>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d013      	beq.n	800428e <HAL_TIM_Base_Start_IT+0x3a>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800426e:	d00e      	beq.n	800428e <HAL_TIM_Base_Start_IT+0x3a>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a2a      	ldr	r2, [pc, #168]	@ (8004320 <HAL_TIM_Base_Start_IT+0xcc>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d009      	beq.n	800428e <HAL_TIM_Base_Start_IT+0x3a>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a29      	ldr	r2, [pc, #164]	@ (8004324 <HAL_TIM_Base_Start_IT+0xd0>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d004      	beq.n	800428e <HAL_TIM_Base_Start_IT+0x3a>
 8004284:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8004288:	4827      	ldr	r0, [pc, #156]	@ (8004328 <HAL_TIM_Base_Start_IT+0xd4>)
 800428a:	f7fc fb19 	bl	80008c0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b01      	cmp	r3, #1
 8004298:	d001      	beq.n	800429e <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e03a      	b.n	8004314 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2202      	movs	r2, #2
 80042a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68da      	ldr	r2, [r3, #12]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0201 	orr.w	r2, r2, #1
 80042b4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a18      	ldr	r2, [pc, #96]	@ (800431c <HAL_TIM_Base_Start_IT+0xc8>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d00e      	beq.n	80042de <HAL_TIM_Base_Start_IT+0x8a>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042c8:	d009      	beq.n	80042de <HAL_TIM_Base_Start_IT+0x8a>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a14      	ldr	r2, [pc, #80]	@ (8004320 <HAL_TIM_Base_Start_IT+0xcc>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d004      	beq.n	80042de <HAL_TIM_Base_Start_IT+0x8a>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a12      	ldr	r2, [pc, #72]	@ (8004324 <HAL_TIM_Base_Start_IT+0xd0>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d111      	bne.n	8004302 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2b06      	cmp	r3, #6
 80042ee:	d010      	beq.n	8004312 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 0201 	orr.w	r2, r2, #1
 80042fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004300:	e007      	b.n	8004312 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f042 0201 	orr.w	r2, r2, #1
 8004310:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40012c00 	.word	0x40012c00
 8004320:	40000400 	.word	0x40000400
 8004324:	40000800 	.word	0x40000800
 8004328:	0800830c 	.word	0x0800830c

0800432c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d020      	beq.n	8004390 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01b      	beq.n	8004390 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0202 	mvn.w	r2, #2
 8004360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2201      	movs	r2, #1
 8004366:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f8d1 	bl	800451e <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f8c4 	bl	800450c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f8d3 	bl	8004530 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	d020      	beq.n	80043dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d01b      	beq.n	80043dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f06f 0204 	mvn.w	r2, #4
 80043ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2202      	movs	r2, #2
 80043b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f8ab 	bl	800451e <HAL_TIM_IC_CaptureCallback>
 80043c8:	e005      	b.n	80043d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f89e 	bl	800450c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 f8ad 	bl	8004530 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d020      	beq.n	8004428 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d01b      	beq.n	8004428 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f06f 0208 	mvn.w	r2, #8
 80043f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2204      	movs	r2, #4
 80043fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f885 	bl	800451e <HAL_TIM_IC_CaptureCallback>
 8004414:	e005      	b.n	8004422 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f878 	bl	800450c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f887 	bl	8004530 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	2b00      	cmp	r3, #0
 8004430:	d020      	beq.n	8004474 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	2b00      	cmp	r3, #0
 800443a:	d01b      	beq.n	8004474 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f06f 0210 	mvn.w	r2, #16
 8004444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2208      	movs	r2, #8
 800444a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f85f 	bl	800451e <HAL_TIM_IC_CaptureCallback>
 8004460:	e005      	b.n	800446e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f852 	bl	800450c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 f861 	bl	8004530 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00c      	beq.n	8004498 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f06f 0201 	mvn.w	r2, #1
 8004490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fc f9fc 	bl	8000890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00c      	beq.n	80044bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d007      	beq.n	80044bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80044b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 f8c3 	bl	8004642 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00c      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80044d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f831 	bl	8004542 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0320 	and.w	r3, r3, #32
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00c      	beq.n	8004504 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d007      	beq.n	8004504 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0220 	mvn.w	r2, #32
 80044fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f896 	bl	8004630 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004504:	bf00      	nop
 8004506:	3710      	adds	r7, #16
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	bc80      	pop	{r7}
 800451c:	4770      	bx	lr

0800451e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	bc80      	pop	{r7}
 800452e:	4770      	bx	lr

08004530 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004538:	bf00      	nop
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	bc80      	pop	{r7}
 8004540:	4770      	bx	lr

08004542 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004542:	b480      	push	{r7}
 8004544:	b083      	sub	sp, #12
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr

08004554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a2f      	ldr	r2, [pc, #188]	@ (8004624 <TIM_Base_SetConfig+0xd0>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d00b      	beq.n	8004584 <TIM_Base_SetConfig+0x30>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004572:	d007      	beq.n	8004584 <TIM_Base_SetConfig+0x30>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a2c      	ldr	r2, [pc, #176]	@ (8004628 <TIM_Base_SetConfig+0xd4>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d003      	beq.n	8004584 <TIM_Base_SetConfig+0x30>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a2b      	ldr	r2, [pc, #172]	@ (800462c <TIM_Base_SetConfig+0xd8>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d108      	bne.n	8004596 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800458a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	4313      	orrs	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a22      	ldr	r2, [pc, #136]	@ (8004624 <TIM_Base_SetConfig+0xd0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00b      	beq.n	80045b6 <TIM_Base_SetConfig+0x62>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a4:	d007      	beq.n	80045b6 <TIM_Base_SetConfig+0x62>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004628 <TIM_Base_SetConfig+0xd4>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <TIM_Base_SetConfig+0x62>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a1e      	ldr	r2, [pc, #120]	@ (800462c <TIM_Base_SetConfig+0xd8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d108      	bne.n	80045c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a0d      	ldr	r2, [pc, #52]	@ (8004624 <TIM_Base_SetConfig+0xd0>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d103      	bne.n	80045fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d005      	beq.n	800461a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	f023 0201 	bic.w	r2, r3, #1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	611a      	str	r2, [r3, #16]
  }
}
 800461a:	bf00      	nop
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr
 8004624:	40012c00 	.word	0x40012c00
 8004628:	40000400 	.word	0x40000400
 800462c:	40000800 	.word	0x40000800

08004630 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	bc80      	pop	{r7}
 8004640:	4770      	bx	lr

08004642 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004642:	b480      	push	{r7}
 8004644:	b083      	sub	sp, #12
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	bc80      	pop	{r7}
 8004652:	4770      	bx	lr

08004654 <__NVIC_SetPriority>:
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	6039      	str	r1, [r7, #0]
 800465e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004664:	2b00      	cmp	r3, #0
 8004666:	db0a      	blt.n	800467e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	b2da      	uxtb	r2, r3
 800466c:	490c      	ldr	r1, [pc, #48]	@ (80046a0 <__NVIC_SetPriority+0x4c>)
 800466e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004672:	0112      	lsls	r2, r2, #4
 8004674:	b2d2      	uxtb	r2, r2
 8004676:	440b      	add	r3, r1
 8004678:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800467c:	e00a      	b.n	8004694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	b2da      	uxtb	r2, r3
 8004682:	4908      	ldr	r1, [pc, #32]	@ (80046a4 <__NVIC_SetPriority+0x50>)
 8004684:	79fb      	ldrb	r3, [r7, #7]
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	3b04      	subs	r3, #4
 800468c:	0112      	lsls	r2, r2, #4
 800468e:	b2d2      	uxtb	r2, r2
 8004690:	440b      	add	r3, r1
 8004692:	761a      	strb	r2, [r3, #24]
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	e000e100 	.word	0xe000e100
 80046a4:	e000ed00 	.word	0xe000ed00

080046a8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80046ac:	4b05      	ldr	r3, [pc, #20]	@ (80046c4 <SysTick_Handler+0x1c>)
 80046ae:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80046b0:	f001 fe9c 	bl	80063ec <xTaskGetSchedulerState>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d001      	beq.n	80046be <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80046ba:	f002 fd3d 	bl	8007138 <xPortSysTickHandler>
  }
}
 80046be:	bf00      	nop
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	e000e010 	.word	0xe000e010

080046c8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80046cc:	2100      	movs	r1, #0
 80046ce:	f06f 0004 	mvn.w	r0, #4
 80046d2:	f7ff ffbf 	bl	8004654 <__NVIC_SetPriority>
#endif
}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
	...

080046dc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046e2:	f3ef 8305 	mrs	r3, IPSR
 80046e6:	603b      	str	r3, [r7, #0]
  return(result);
 80046e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d003      	beq.n	80046f6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80046ee:	f06f 0305 	mvn.w	r3, #5
 80046f2:	607b      	str	r3, [r7, #4]
 80046f4:	e00c      	b.n	8004710 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80046f6:	4b09      	ldr	r3, [pc, #36]	@ (800471c <osKernelInitialize+0x40>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d105      	bne.n	800470a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80046fe:	4b07      	ldr	r3, [pc, #28]	@ (800471c <osKernelInitialize+0x40>)
 8004700:	2201      	movs	r2, #1
 8004702:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004704:	2300      	movs	r3, #0
 8004706:	607b      	str	r3, [r7, #4]
 8004708:	e002      	b.n	8004710 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800470a:	f04f 33ff 	mov.w	r3, #4294967295
 800470e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004710:	687b      	ldr	r3, [r7, #4]
}
 8004712:	4618      	mov	r0, r3
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr
 800471c:	20000480 	.word	0x20000480

08004720 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004726:	f3ef 8305 	mrs	r3, IPSR
 800472a:	603b      	str	r3, [r7, #0]
  return(result);
 800472c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004732:	f06f 0305 	mvn.w	r3, #5
 8004736:	607b      	str	r3, [r7, #4]
 8004738:	e010      	b.n	800475c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800473a:	4b0b      	ldr	r3, [pc, #44]	@ (8004768 <osKernelStart+0x48>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d109      	bne.n	8004756 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004742:	f7ff ffc1 	bl	80046c8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004746:	4b08      	ldr	r3, [pc, #32]	@ (8004768 <osKernelStart+0x48>)
 8004748:	2202      	movs	r2, #2
 800474a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800474c:	f001 f9ee 	bl	8005b2c <vTaskStartScheduler>
      stat = osOK;
 8004750:	2300      	movs	r3, #0
 8004752:	607b      	str	r3, [r7, #4]
 8004754:	e002      	b.n	800475c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004756:	f04f 33ff 	mov.w	r3, #4294967295
 800475a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800475c:	687b      	ldr	r3, [r7, #4]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3708      	adds	r7, #8
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20000480 	.word	0x20000480

0800476c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800476c:	b580      	push	{r7, lr}
 800476e:	b08e      	sub	sp, #56	@ 0x38
 8004770:	af04      	add	r7, sp, #16
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004778:	2300      	movs	r3, #0
 800477a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800477c:	f3ef 8305 	mrs	r3, IPSR
 8004780:	617b      	str	r3, [r7, #20]
  return(result);
 8004782:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004784:	2b00      	cmp	r3, #0
 8004786:	d17e      	bne.n	8004886 <osThreadNew+0x11a>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d07b      	beq.n	8004886 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800478e:	2380      	movs	r3, #128	@ 0x80
 8004790:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004792:	2318      	movs	r3, #24
 8004794:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004796:	2300      	movs	r3, #0
 8004798:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800479a:	f04f 33ff 	mov.w	r3, #4294967295
 800479e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d045      	beq.n	8004832 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d002      	beq.n	80047b4 <osThreadNew+0x48>
        name = attr->name;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d002      	beq.n	80047c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d008      	beq.n	80047da <osThreadNew+0x6e>
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	2b38      	cmp	r3, #56	@ 0x38
 80047cc:	d805      	bhi.n	80047da <osThreadNew+0x6e>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f003 0301 	and.w	r3, r3, #1
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <osThreadNew+0x72>
        return (NULL);
 80047da:	2300      	movs	r3, #0
 80047dc:	e054      	b.n	8004888 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	089b      	lsrs	r3, r3, #2
 80047ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00e      	beq.n	8004814 <osThreadNew+0xa8>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	2ba7      	cmp	r3, #167	@ 0xa7
 80047fc:	d90a      	bls.n	8004814 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004802:	2b00      	cmp	r3, #0
 8004804:	d006      	beq.n	8004814 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <osThreadNew+0xa8>
        mem = 1;
 800480e:	2301      	movs	r3, #1
 8004810:	61bb      	str	r3, [r7, #24]
 8004812:	e010      	b.n	8004836 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10c      	bne.n	8004836 <osThreadNew+0xca>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d108      	bne.n	8004836 <osThreadNew+0xca>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d104      	bne.n	8004836 <osThreadNew+0xca>
          mem = 0;
 800482c:	2300      	movs	r3, #0
 800482e:	61bb      	str	r3, [r7, #24]
 8004830:	e001      	b.n	8004836 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004832:	2300      	movs	r3, #0
 8004834:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d110      	bne.n	800485e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004844:	9202      	str	r2, [sp, #8]
 8004846:	9301      	str	r3, [sp, #4]
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	6a3a      	ldr	r2, [r7, #32]
 8004850:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 ff76 	bl	8005744 <xTaskCreateStatic>
 8004858:	4603      	mov	r3, r0
 800485a:	613b      	str	r3, [r7, #16]
 800485c:	e013      	b.n	8004886 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d110      	bne.n	8004886 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004864:	6a3b      	ldr	r3, [r7, #32]
 8004866:	b29a      	uxth	r2, r3
 8004868:	f107 0310 	add.w	r3, r7, #16
 800486c:	9301      	str	r3, [sp, #4]
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	9300      	str	r3, [sp, #0]
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 ffc4 	bl	8005804 <xTaskCreate>
 800487c:	4603      	mov	r3, r0
 800487e:	2b01      	cmp	r3, #1
 8004880:	d001      	beq.n	8004886 <osThreadNew+0x11a>
            hTask = NULL;
 8004882:	2300      	movs	r3, #0
 8004884:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004886:	693b      	ldr	r3, [r7, #16]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3728      	adds	r7, #40	@ 0x28
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004898:	f3ef 8305 	mrs	r3, IPSR
 800489c:	60bb      	str	r3, [r7, #8]
  return(result);
 800489e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d003      	beq.n	80048ac <osDelay+0x1c>
    stat = osErrorISR;
 80048a4:	f06f 0305 	mvn.w	r3, #5
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	e007      	b.n	80048bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80048ac:	2300      	movs	r3, #0
 80048ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f001 f902 	bl	8005ac0 <vTaskDelay>
    }
  }

  return (stat);
 80048bc:	68fb      	ldr	r3, [r7, #12]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
	...

080048c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	4a06      	ldr	r2, [pc, #24]	@ (80048f0 <vApplicationGetIdleTaskMemory+0x28>)
 80048d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	4a05      	ldr	r2, [pc, #20]	@ (80048f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80048de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2280      	movs	r2, #128	@ 0x80
 80048e4:	601a      	str	r2, [r3, #0]
}
 80048e6:	bf00      	nop
 80048e8:	3714      	adds	r7, #20
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bc80      	pop	{r7}
 80048ee:	4770      	bx	lr
 80048f0:	20000484 	.word	0x20000484
 80048f4:	2000052c 	.word	0x2000052c

080048f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4a07      	ldr	r2, [pc, #28]	@ (8004924 <vApplicationGetTimerTaskMemory+0x2c>)
 8004908:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	4a06      	ldr	r2, [pc, #24]	@ (8004928 <vApplicationGetTimerTaskMemory+0x30>)
 800490e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004916:	601a      	str	r2, [r3, #0]
}
 8004918:	bf00      	nop
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	2000072c 	.word	0x2000072c
 8004928:	200007d4 	.word	0x200007d4

0800492c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f103 0208 	add.w	r2, r3, #8
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f04f 32ff 	mov.w	r2, #4294967295
 8004944:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f103 0208 	add.w	r2, r3, #8
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f103 0208 	add.w	r2, r3, #8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	bc80      	pop	{r7}
 8004968:	4770      	bx	lr

0800496a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800496a:	b480      	push	{r7}
 800496c:	b083      	sub	sp, #12
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr

08004982 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004982:	b480      	push	{r7}
 8004984:	b085      	sub	sp, #20
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
 800498a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	689a      	ldr	r2, [r3, #8]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	1c5a      	adds	r2, r3, #1
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	601a      	str	r2, [r3, #0]
}
 80049be:	bf00      	nop
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bc80      	pop	{r7}
 80049c6:	4770      	bx	lr

080049c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049de:	d103      	bne.n	80049e8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	60fb      	str	r3, [r7, #12]
 80049e6:	e00c      	b.n	8004a02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	3308      	adds	r3, #8
 80049ec:	60fb      	str	r3, [r7, #12]
 80049ee:	e002      	b.n	80049f6 <vListInsert+0x2e>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	60fb      	str	r3, [r7, #12]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d2f6      	bcs.n	80049f0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	685a      	ldr	r2, [r3, #4]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	683a      	ldr	r2, [r7, #0]
 8004a10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	601a      	str	r2, [r3, #0]
}
 8004a2e:	bf00      	nop
 8004a30:	3714      	adds	r7, #20
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bc80      	pop	{r7}
 8004a36:	4770      	bx	lr

08004a38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6892      	ldr	r2, [r2, #8]
 8004a4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6852      	ldr	r2, [r2, #4]
 8004a58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d103      	bne.n	8004a6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	1e5a      	subs	r2, r3, #1
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3714      	adds	r7, #20
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr
	...

08004a8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10b      	bne.n	8004ab8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004ab2:	bf00      	nop
 8004ab4:	bf00      	nop
 8004ab6:	e7fd      	b.n	8004ab4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004ab8:	f002 fac0 	bl	800703c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac4:	68f9      	ldr	r1, [r7, #12]
 8004ac6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ac8:	fb01 f303 	mul.w	r3, r1, r3
 8004acc:	441a      	add	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	68f9      	ldr	r1, [r7, #12]
 8004aec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004aee:	fb01 f303 	mul.w	r3, r1, r3
 8004af2:	441a      	add	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	22ff      	movs	r2, #255	@ 0xff
 8004afc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	22ff      	movs	r2, #255	@ 0xff
 8004b04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d114      	bne.n	8004b38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d01a      	beq.n	8004b4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	3310      	adds	r3, #16
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f001 faa0 	bl	8006060 <xTaskRemoveFromEventList>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d012      	beq.n	8004b4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004b26:	4b0d      	ldr	r3, [pc, #52]	@ (8004b5c <xQueueGenericReset+0xd0>)
 8004b28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	f3bf 8f4f 	dsb	sy
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	e009      	b.n	8004b4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	3310      	adds	r3, #16
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff fef5 	bl	800492c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	3324      	adds	r3, #36	@ 0x24
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff fef0 	bl	800492c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004b4c:	f002 faa6 	bl	800709c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004b50:	2301      	movs	r3, #1
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	e000ed04 	.word	0xe000ed04

08004b60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b08e      	sub	sp, #56	@ 0x38
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10b      	bne.n	8004b8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b78:	f383 8811 	msr	BASEPRI, r3
 8004b7c:	f3bf 8f6f 	isb	sy
 8004b80:	f3bf 8f4f 	dsb	sy
 8004b84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b86:	bf00      	nop
 8004b88:	bf00      	nop
 8004b8a:	e7fd      	b.n	8004b88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10b      	bne.n	8004baa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b96:	f383 8811 	msr	BASEPRI, r3
 8004b9a:	f3bf 8f6f 	isb	sy
 8004b9e:	f3bf 8f4f 	dsb	sy
 8004ba2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ba4:	bf00      	nop
 8004ba6:	bf00      	nop
 8004ba8:	e7fd      	b.n	8004ba6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d002      	beq.n	8004bb6 <xQueueGenericCreateStatic+0x56>
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <xQueueGenericCreateStatic+0x5a>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e000      	b.n	8004bbc <xQueueGenericCreateStatic+0x5c>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10b      	bne.n	8004bd8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc4:	f383 8811 	msr	BASEPRI, r3
 8004bc8:	f3bf 8f6f 	isb	sy
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	623b      	str	r3, [r7, #32]
}
 8004bd2:	bf00      	nop
 8004bd4:	bf00      	nop
 8004bd6:	e7fd      	b.n	8004bd4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d102      	bne.n	8004be4 <xQueueGenericCreateStatic+0x84>
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <xQueueGenericCreateStatic+0x88>
 8004be4:	2301      	movs	r3, #1
 8004be6:	e000      	b.n	8004bea <xQueueGenericCreateStatic+0x8a>
 8004be8:	2300      	movs	r3, #0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d10b      	bne.n	8004c06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf2:	f383 8811 	msr	BASEPRI, r3
 8004bf6:	f3bf 8f6f 	isb	sy
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	61fb      	str	r3, [r7, #28]
}
 8004c00:	bf00      	nop
 8004c02:	bf00      	nop
 8004c04:	e7fd      	b.n	8004c02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004c06:	2350      	movs	r3, #80	@ 0x50
 8004c08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	2b50      	cmp	r3, #80	@ 0x50
 8004c0e:	d00b      	beq.n	8004c28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c14:	f383 8811 	msr	BASEPRI, r3
 8004c18:	f3bf 8f6f 	isb	sy
 8004c1c:	f3bf 8f4f 	dsb	sy
 8004c20:	61bb      	str	r3, [r7, #24]
}
 8004c22:	bf00      	nop
 8004c24:	bf00      	nop
 8004c26:	e7fd      	b.n	8004c24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004c28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00d      	beq.n	8004c50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c42:	9300      	str	r3, [sp, #0]
 8004c44:	4613      	mov	r3, r2
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	68b9      	ldr	r1, [r7, #8]
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f000 f840 	bl	8004cd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3730      	adds	r7, #48	@ 0x30
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b08a      	sub	sp, #40	@ 0x28
 8004c5e:	af02      	add	r7, sp, #8
 8004c60:	60f8      	str	r0, [r7, #12]
 8004c62:	60b9      	str	r1, [r7, #8]
 8004c64:	4613      	mov	r3, r2
 8004c66:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10b      	bne.n	8004c86 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	613b      	str	r3, [r7, #16]
}
 8004c80:	bf00      	nop
 8004c82:	bf00      	nop
 8004c84:	e7fd      	b.n	8004c82 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	3350      	adds	r3, #80	@ 0x50
 8004c94:	4618      	mov	r0, r3
 8004c96:	f002 fad3 	bl	8007240 <pvPortMalloc>
 8004c9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d011      	beq.n	8004cc6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	3350      	adds	r3, #80	@ 0x50
 8004caa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004cb4:	79fa      	ldrb	r2, [r7, #7]
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	68b9      	ldr	r1, [r7, #8]
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 f805 	bl	8004cd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
	}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3720      	adds	r7, #32
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
 8004cdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d103      	bne.n	8004cec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	69ba      	ldr	r2, [r7, #24]
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	e002      	b.n	8004cf2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004cfe:	2101      	movs	r1, #1
 8004d00:	69b8      	ldr	r0, [r7, #24]
 8004d02:	f7ff fec3 	bl	8004a8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	78fa      	ldrb	r2, [r7, #3]
 8004d0a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004d0e:	bf00      	nop
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08e      	sub	sp, #56	@ 0x38
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
 8004d24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004d26:	2300      	movs	r3, #0
 8004d28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10b      	bne.n	8004d4c <xQueueGenericSend+0x34>
	__asm volatile
 8004d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d38:	f383 8811 	msr	BASEPRI, r3
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d46:	bf00      	nop
 8004d48:	bf00      	nop
 8004d4a:	e7fd      	b.n	8004d48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d103      	bne.n	8004d5a <xQueueGenericSend+0x42>
 8004d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <xQueueGenericSend+0x46>
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e000      	b.n	8004d60 <xQueueGenericSend+0x48>
 8004d5e:	2300      	movs	r3, #0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10b      	bne.n	8004d7c <xQueueGenericSend+0x64>
	__asm volatile
 8004d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d68:	f383 8811 	msr	BASEPRI, r3
 8004d6c:	f3bf 8f6f 	isb	sy
 8004d70:	f3bf 8f4f 	dsb	sy
 8004d74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d76:	bf00      	nop
 8004d78:	bf00      	nop
 8004d7a:	e7fd      	b.n	8004d78 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d103      	bne.n	8004d8a <xQueueGenericSend+0x72>
 8004d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d101      	bne.n	8004d8e <xQueueGenericSend+0x76>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e000      	b.n	8004d90 <xQueueGenericSend+0x78>
 8004d8e:	2300      	movs	r3, #0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d10b      	bne.n	8004dac <xQueueGenericSend+0x94>
	__asm volatile
 8004d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d98:	f383 8811 	msr	BASEPRI, r3
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	f3bf 8f4f 	dsb	sy
 8004da4:	623b      	str	r3, [r7, #32]
}
 8004da6:	bf00      	nop
 8004da8:	bf00      	nop
 8004daa:	e7fd      	b.n	8004da8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004dac:	f001 fb1e 	bl	80063ec <xTaskGetSchedulerState>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d102      	bne.n	8004dbc <xQueueGenericSend+0xa4>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <xQueueGenericSend+0xa8>
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e000      	b.n	8004dc2 <xQueueGenericSend+0xaa>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10b      	bne.n	8004dde <xQueueGenericSend+0xc6>
	__asm volatile
 8004dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dca:	f383 8811 	msr	BASEPRI, r3
 8004dce:	f3bf 8f6f 	isb	sy
 8004dd2:	f3bf 8f4f 	dsb	sy
 8004dd6:	61fb      	str	r3, [r7, #28]
}
 8004dd8:	bf00      	nop
 8004dda:	bf00      	nop
 8004ddc:	e7fd      	b.n	8004dda <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004dde:	f002 f92d 	bl	800703c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d302      	bcc.n	8004df4 <xQueueGenericSend+0xdc>
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d129      	bne.n	8004e48 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004df4:	683a      	ldr	r2, [r7, #0]
 8004df6:	68b9      	ldr	r1, [r7, #8]
 8004df8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004dfa:	f000 fb36 	bl	800546a <prvCopyDataToQueue>
 8004dfe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d010      	beq.n	8004e2a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0a:	3324      	adds	r3, #36	@ 0x24
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f001 f927 	bl	8006060 <xTaskRemoveFromEventList>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d013      	beq.n	8004e40 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004e18:	4b3f      	ldr	r3, [pc, #252]	@ (8004f18 <xQueueGenericSend+0x200>)
 8004e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	f3bf 8f4f 	dsb	sy
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	e00a      	b.n	8004e40 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d007      	beq.n	8004e40 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004e30:	4b39      	ldr	r3, [pc, #228]	@ (8004f18 <xQueueGenericSend+0x200>)
 8004e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e36:	601a      	str	r2, [r3, #0]
 8004e38:	f3bf 8f4f 	dsb	sy
 8004e3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004e40:	f002 f92c 	bl	800709c <vPortExitCritical>
				return pdPASS;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e063      	b.n	8004f10 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d103      	bne.n	8004e56 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e4e:	f002 f925 	bl	800709c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004e52:	2300      	movs	r3, #0
 8004e54:	e05c      	b.n	8004f10 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d106      	bne.n	8004e6a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e5c:	f107 0314 	add.w	r3, r7, #20
 8004e60:	4618      	mov	r0, r3
 8004e62:	f001 f961 	bl	8006128 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e66:	2301      	movs	r3, #1
 8004e68:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e6a:	f002 f917 	bl	800709c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e6e:	f000 fecd 	bl	8005c0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e72:	f002 f8e3 	bl	800703c <vPortEnterCritical>
 8004e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e7c:	b25b      	sxtb	r3, r3
 8004e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e82:	d103      	bne.n	8004e8c <xQueueGenericSend+0x174>
 8004e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e92:	b25b      	sxtb	r3, r3
 8004e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e98:	d103      	bne.n	8004ea2 <xQueueGenericSend+0x18a>
 8004e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ea2:	f002 f8fb 	bl	800709c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ea6:	1d3a      	adds	r2, r7, #4
 8004ea8:	f107 0314 	add.w	r3, r7, #20
 8004eac:	4611      	mov	r1, r2
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f001 f950 	bl	8006154 <xTaskCheckForTimeOut>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d124      	bne.n	8004f04 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004eba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ebc:	f000 fbcd 	bl	800565a <prvIsQueueFull>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d018      	beq.n	8004ef8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec8:	3310      	adds	r3, #16
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	4611      	mov	r1, r2
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f001 f874 	bl	8005fbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004ed4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ed6:	f000 fb58 	bl	800558a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004eda:	f000 fea5 	bl	8005c28 <xTaskResumeAll>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f47f af7c 	bne.w	8004dde <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8004f18 <xQueueGenericSend+0x200>)
 8004ee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	f3bf 8f4f 	dsb	sy
 8004ef2:	f3bf 8f6f 	isb	sy
 8004ef6:	e772      	b.n	8004dde <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004ef8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004efa:	f000 fb46 	bl	800558a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004efe:	f000 fe93 	bl	8005c28 <xTaskResumeAll>
 8004f02:	e76c      	b.n	8004dde <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f06:	f000 fb40 	bl	800558a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f0a:	f000 fe8d 	bl	8005c28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3738      	adds	r7, #56	@ 0x38
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	e000ed04 	.word	0xe000ed04

08004f1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b090      	sub	sp, #64	@ 0x40
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
 8004f28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10b      	bne.n	8004f4c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f38:	f383 8811 	msr	BASEPRI, r3
 8004f3c:	f3bf 8f6f 	isb	sy
 8004f40:	f3bf 8f4f 	dsb	sy
 8004f44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f46:	bf00      	nop
 8004f48:	bf00      	nop
 8004f4a:	e7fd      	b.n	8004f48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d103      	bne.n	8004f5a <xQueueGenericSendFromISR+0x3e>
 8004f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <xQueueGenericSendFromISR+0x42>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <xQueueGenericSendFromISR+0x44>
 8004f5e:	2300      	movs	r3, #0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10b      	bne.n	8004f7c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f68:	f383 8811 	msr	BASEPRI, r3
 8004f6c:	f3bf 8f6f 	isb	sy
 8004f70:	f3bf 8f4f 	dsb	sy
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f76:	bf00      	nop
 8004f78:	bf00      	nop
 8004f7a:	e7fd      	b.n	8004f78 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d103      	bne.n	8004f8a <xQueueGenericSendFromISR+0x6e>
 8004f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d101      	bne.n	8004f8e <xQueueGenericSendFromISR+0x72>
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e000      	b.n	8004f90 <xQueueGenericSendFromISR+0x74>
 8004f8e:	2300      	movs	r3, #0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d10b      	bne.n	8004fac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f98:	f383 8811 	msr	BASEPRI, r3
 8004f9c:	f3bf 8f6f 	isb	sy
 8004fa0:	f3bf 8f4f 	dsb	sy
 8004fa4:	623b      	str	r3, [r7, #32]
}
 8004fa6:	bf00      	nop
 8004fa8:	bf00      	nop
 8004faa:	e7fd      	b.n	8004fa8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004fac:	f002 f908 	bl	80071c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004fb0:	f3ef 8211 	mrs	r2, BASEPRI
 8004fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	61fa      	str	r2, [r7, #28]
 8004fc6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004fc8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004fca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d302      	bcc.n	8004fde <xQueueGenericSendFromISR+0xc2>
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d12f      	bne.n	800503e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fe4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	68b9      	ldr	r1, [r7, #8]
 8004ff2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004ff4:	f000 fa39 	bl	800546a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004ff8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005000:	d112      	bne.n	8005028 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	2b00      	cmp	r3, #0
 8005008:	d016      	beq.n	8005038 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800500a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800500c:	3324      	adds	r3, #36	@ 0x24
 800500e:	4618      	mov	r0, r3
 8005010:	f001 f826 	bl	8006060 <xTaskRemoveFromEventList>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00e      	beq.n	8005038 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d00b      	beq.n	8005038 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	e007      	b.n	8005038 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005028:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800502c:	3301      	adds	r3, #1
 800502e:	b2db      	uxtb	r3, r3
 8005030:	b25a      	sxtb	r2, r3
 8005032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005038:	2301      	movs	r3, #1
 800503a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800503c:	e001      	b.n	8005042 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800503e:	2300      	movs	r3, #0
 8005040:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005044:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800504c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800504e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005050:	4618      	mov	r0, r3
 8005052:	3740      	adds	r7, #64	@ 0x40
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b08c      	sub	sp, #48	@ 0x30
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005064:	2300      	movs	r3, #0
 8005066:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800506c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800506e:	2b00      	cmp	r3, #0
 8005070:	d10b      	bne.n	800508a <xQueueReceive+0x32>
	__asm volatile
 8005072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005076:	f383 8811 	msr	BASEPRI, r3
 800507a:	f3bf 8f6f 	isb	sy
 800507e:	f3bf 8f4f 	dsb	sy
 8005082:	623b      	str	r3, [r7, #32]
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop
 8005088:	e7fd      	b.n	8005086 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d103      	bne.n	8005098 <xQueueReceive+0x40>
 8005090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005094:	2b00      	cmp	r3, #0
 8005096:	d101      	bne.n	800509c <xQueueReceive+0x44>
 8005098:	2301      	movs	r3, #1
 800509a:	e000      	b.n	800509e <xQueueReceive+0x46>
 800509c:	2300      	movs	r3, #0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10b      	bne.n	80050ba <xQueueReceive+0x62>
	__asm volatile
 80050a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a6:	f383 8811 	msr	BASEPRI, r3
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
 80050b2:	61fb      	str	r3, [r7, #28]
}
 80050b4:	bf00      	nop
 80050b6:	bf00      	nop
 80050b8:	e7fd      	b.n	80050b6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050ba:	f001 f997 	bl	80063ec <xTaskGetSchedulerState>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d102      	bne.n	80050ca <xQueueReceive+0x72>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <xQueueReceive+0x76>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <xQueueReceive+0x78>
 80050ce:	2300      	movs	r3, #0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10b      	bne.n	80050ec <xQueueReceive+0x94>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	61bb      	str	r3, [r7, #24]
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80050ec:	f001 ffa6 	bl	800703c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d01f      	beq.n	800513c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005100:	f000 fa1d 	bl	800553e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005106:	1e5a      	subs	r2, r3, #1
 8005108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800510c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00f      	beq.n	8005134 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	3310      	adds	r3, #16
 8005118:	4618      	mov	r0, r3
 800511a:	f000 ffa1 	bl	8006060 <xTaskRemoveFromEventList>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d007      	beq.n	8005134 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005124:	4b3c      	ldr	r3, [pc, #240]	@ (8005218 <xQueueReceive+0x1c0>)
 8005126:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800512a:	601a      	str	r2, [r3, #0]
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005134:	f001 ffb2 	bl	800709c <vPortExitCritical>
				return pdPASS;
 8005138:	2301      	movs	r3, #1
 800513a:	e069      	b.n	8005210 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d103      	bne.n	800514a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005142:	f001 ffab 	bl	800709c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005146:	2300      	movs	r3, #0
 8005148:	e062      	b.n	8005210 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800514a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514c:	2b00      	cmp	r3, #0
 800514e:	d106      	bne.n	800515e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005150:	f107 0310 	add.w	r3, r7, #16
 8005154:	4618      	mov	r0, r3
 8005156:	f000 ffe7 	bl	8006128 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800515a:	2301      	movs	r3, #1
 800515c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800515e:	f001 ff9d 	bl	800709c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005162:	f000 fd53 	bl	8005c0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005166:	f001 ff69 	bl	800703c <vPortEnterCritical>
 800516a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005170:	b25b      	sxtb	r3, r3
 8005172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005176:	d103      	bne.n	8005180 <xQueueReceive+0x128>
 8005178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005182:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005186:	b25b      	sxtb	r3, r3
 8005188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518c:	d103      	bne.n	8005196 <xQueueReceive+0x13e>
 800518e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005196:	f001 ff81 	bl	800709c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800519a:	1d3a      	adds	r2, r7, #4
 800519c:	f107 0310 	add.w	r3, r7, #16
 80051a0:	4611      	mov	r1, r2
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 ffd6 	bl	8006154 <xTaskCheckForTimeOut>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d123      	bne.n	80051f6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051b0:	f000 fa3d 	bl	800562e <prvIsQueueEmpty>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d017      	beq.n	80051ea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80051ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051bc:	3324      	adds	r3, #36	@ 0x24
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	4611      	mov	r1, r2
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 fefa 	bl	8005fbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80051c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051ca:	f000 f9de 	bl	800558a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80051ce:	f000 fd2b 	bl	8005c28 <xTaskResumeAll>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d189      	bne.n	80050ec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80051d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005218 <xQueueReceive+0x1c0>)
 80051da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	f3bf 8f4f 	dsb	sy
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	e780      	b.n	80050ec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80051ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051ec:	f000 f9cd 	bl	800558a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051f0:	f000 fd1a 	bl	8005c28 <xTaskResumeAll>
 80051f4:	e77a      	b.n	80050ec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80051f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051f8:	f000 f9c7 	bl	800558a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051fc:	f000 fd14 	bl	8005c28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005200:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005202:	f000 fa14 	bl	800562e <prvIsQueueEmpty>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	f43f af6f 	beq.w	80050ec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800520e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005210:	4618      	mov	r0, r3
 8005212:	3730      	adds	r7, #48	@ 0x30
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	e000ed04 	.word	0xe000ed04

0800521c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b08e      	sub	sp, #56	@ 0x38
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005226:	2300      	movs	r3, #0
 8005228:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800522e:	2300      	movs	r3, #0
 8005230:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005234:	2b00      	cmp	r3, #0
 8005236:	d10b      	bne.n	8005250 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523c:	f383 8811 	msr	BASEPRI, r3
 8005240:	f3bf 8f6f 	isb	sy
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	623b      	str	r3, [r7, #32]
}
 800524a:	bf00      	nop
 800524c:	bf00      	nop
 800524e:	e7fd      	b.n	800524c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00b      	beq.n	8005270 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	61fb      	str	r3, [r7, #28]
}
 800526a:	bf00      	nop
 800526c:	bf00      	nop
 800526e:	e7fd      	b.n	800526c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005270:	f001 f8bc 	bl	80063ec <xTaskGetSchedulerState>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d102      	bne.n	8005280 <xQueueSemaphoreTake+0x64>
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <xQueueSemaphoreTake+0x68>
 8005280:	2301      	movs	r3, #1
 8005282:	e000      	b.n	8005286 <xQueueSemaphoreTake+0x6a>
 8005284:	2300      	movs	r3, #0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10b      	bne.n	80052a2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800528a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	61bb      	str	r3, [r7, #24]
}
 800529c:	bf00      	nop
 800529e:	bf00      	nop
 80052a0:	e7fd      	b.n	800529e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80052a2:	f001 fecb 	bl	800703c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80052a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052aa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80052ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d024      	beq.n	80052fc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80052b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b4:	1e5a      	subs	r2, r3, #1
 80052b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d104      	bne.n	80052cc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80052c2:	f001 fa0d 	bl	80066e0 <pvTaskIncrementMutexHeldCount>
 80052c6:	4602      	mov	r2, r0
 80052c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ca:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00f      	beq.n	80052f4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d6:	3310      	adds	r3, #16
 80052d8:	4618      	mov	r0, r3
 80052da:	f000 fec1 	bl	8006060 <xTaskRemoveFromEventList>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d007      	beq.n	80052f4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80052e4:	4b54      	ldr	r3, [pc, #336]	@ (8005438 <xQueueSemaphoreTake+0x21c>)
 80052e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ea:	601a      	str	r2, [r3, #0]
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052f4:	f001 fed2 	bl	800709c <vPortExitCritical>
				return pdPASS;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e098      	b.n	800542e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d112      	bne.n	8005328 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00b      	beq.n	8005320 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530c:	f383 8811 	msr	BASEPRI, r3
 8005310:	f3bf 8f6f 	isb	sy
 8005314:	f3bf 8f4f 	dsb	sy
 8005318:	617b      	str	r3, [r7, #20]
}
 800531a:	bf00      	nop
 800531c:	bf00      	nop
 800531e:	e7fd      	b.n	800531c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005320:	f001 febc 	bl	800709c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005324:	2300      	movs	r3, #0
 8005326:	e082      	b.n	800542e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800532a:	2b00      	cmp	r3, #0
 800532c:	d106      	bne.n	800533c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800532e:	f107 030c 	add.w	r3, r7, #12
 8005332:	4618      	mov	r0, r3
 8005334:	f000 fef8 	bl	8006128 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005338:	2301      	movs	r3, #1
 800533a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800533c:	f001 feae 	bl	800709c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005340:	f000 fc64 	bl	8005c0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005344:	f001 fe7a 	bl	800703c <vPortEnterCritical>
 8005348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800534e:	b25b      	sxtb	r3, r3
 8005350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005354:	d103      	bne.n	800535e <xQueueSemaphoreTake+0x142>
 8005356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800535e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005360:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005364:	b25b      	sxtb	r3, r3
 8005366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800536a:	d103      	bne.n	8005374 <xQueueSemaphoreTake+0x158>
 800536c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536e:	2200      	movs	r2, #0
 8005370:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005374:	f001 fe92 	bl	800709c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005378:	463a      	mov	r2, r7
 800537a:	f107 030c 	add.w	r3, r7, #12
 800537e:	4611      	mov	r1, r2
 8005380:	4618      	mov	r0, r3
 8005382:	f000 fee7 	bl	8006154 <xTaskCheckForTimeOut>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d132      	bne.n	80053f2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800538c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800538e:	f000 f94e 	bl	800562e <prvIsQueueEmpty>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d026      	beq.n	80053e6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d109      	bne.n	80053b4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80053a0:	f001 fe4c 	bl	800703c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80053a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f001 f83d 	bl	8006428 <xTaskPriorityInherit>
 80053ae:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80053b0:	f001 fe74 	bl	800709c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80053b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b6:	3324      	adds	r3, #36	@ 0x24
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	4611      	mov	r1, r2
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 fdfd 	bl	8005fbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80053c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053c4:	f000 f8e1 	bl	800558a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80053c8:	f000 fc2e 	bl	8005c28 <xTaskResumeAll>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f47f af67 	bne.w	80052a2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80053d4:	4b18      	ldr	r3, [pc, #96]	@ (8005438 <xQueueSemaphoreTake+0x21c>)
 80053d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	f3bf 8f6f 	isb	sy
 80053e4:	e75d      	b.n	80052a2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80053e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053e8:	f000 f8cf 	bl	800558a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80053ec:	f000 fc1c 	bl	8005c28 <xTaskResumeAll>
 80053f0:	e757      	b.n	80052a2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80053f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053f4:	f000 f8c9 	bl	800558a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053f8:	f000 fc16 	bl	8005c28 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053fe:	f000 f916 	bl	800562e <prvIsQueueEmpty>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	f43f af4c 	beq.w	80052a2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800540a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00d      	beq.n	800542c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005410:	f001 fe14 	bl	800703c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005414:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005416:	f000 f811 	bl	800543c <prvGetDisinheritPriorityAfterTimeout>
 800541a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800541c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005422:	4618      	mov	r0, r3
 8005424:	f001 f8d8 	bl	80065d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005428:	f001 fe38 	bl	800709c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800542c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800542e:	4618      	mov	r0, r3
 8005430:	3738      	adds	r7, #56	@ 0x38
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	e000ed04 	.word	0xe000ed04

0800543c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005448:	2b00      	cmp	r3, #0
 800544a:	d006      	beq.n	800545a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005456:	60fb      	str	r3, [r7, #12]
 8005458:	e001      	b.n	800545e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800545a:	2300      	movs	r3, #0
 800545c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800545e:	68fb      	ldr	r3, [r7, #12]
	}
 8005460:	4618      	mov	r0, r3
 8005462:	3714      	adds	r7, #20
 8005464:	46bd      	mov	sp, r7
 8005466:	bc80      	pop	{r7}
 8005468:	4770      	bx	lr

0800546a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b086      	sub	sp, #24
 800546e:	af00      	add	r7, sp, #0
 8005470:	60f8      	str	r0, [r7, #12]
 8005472:	60b9      	str	r1, [r7, #8]
 8005474:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005476:	2300      	movs	r3, #0
 8005478:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800547e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10d      	bne.n	80054a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d14d      	bne.n	800552c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	4618      	mov	r0, r3
 8005496:	f001 f82f 	bl	80064f8 <xTaskPriorityDisinherit>
 800549a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	609a      	str	r2, [r3, #8]
 80054a2:	e043      	b.n	800552c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d119      	bne.n	80054de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6858      	ldr	r0, [r3, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b2:	461a      	mov	r2, r3
 80054b4:	68b9      	ldr	r1, [r7, #8]
 80054b6:	f002 faa3 	bl	8007a00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	441a      	add	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d32b      	bcc.n	800552c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	605a      	str	r2, [r3, #4]
 80054dc:	e026      	b.n	800552c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	68d8      	ldr	r0, [r3, #12]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e6:	461a      	mov	r2, r3
 80054e8:	68b9      	ldr	r1, [r7, #8]
 80054ea:	f002 fa89 	bl	8007a00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	68da      	ldr	r2, [r3, #12]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f6:	425b      	negs	r3, r3
 80054f8:	441a      	add	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	68da      	ldr	r2, [r3, #12]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d207      	bcs.n	800551a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	689a      	ldr	r2, [r3, #8]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005512:	425b      	negs	r3, r3
 8005514:	441a      	add	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2b02      	cmp	r3, #2
 800551e:	d105      	bne.n	800552c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d002      	beq.n	800552c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	3b01      	subs	r3, #1
 800552a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	1c5a      	adds	r2, r3, #1
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005534:	697b      	ldr	r3, [r7, #20]
}
 8005536:	4618      	mov	r0, r3
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b082      	sub	sp, #8
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554c:	2b00      	cmp	r3, #0
 800554e:	d018      	beq.n	8005582 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68da      	ldr	r2, [r3, #12]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005558:	441a      	add	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	68da      	ldr	r2, [r3, #12]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	429a      	cmp	r2, r3
 8005568:	d303      	bcc.n	8005572 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68d9      	ldr	r1, [r3, #12]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	461a      	mov	r2, r3
 800557c:	6838      	ldr	r0, [r7, #0]
 800557e:	f002 fa3f 	bl	8007a00 <memcpy>
	}
}
 8005582:	bf00      	nop
 8005584:	3708      	adds	r7, #8
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b084      	sub	sp, #16
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005592:	f001 fd53 	bl	800703c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800559c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800559e:	e011      	b.n	80055c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d012      	beq.n	80055ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	3324      	adds	r3, #36	@ 0x24
 80055ac:	4618      	mov	r0, r3
 80055ae:	f000 fd57 	bl	8006060 <xTaskRemoveFromEventList>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d001      	beq.n	80055bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80055b8:	f000 fe30 	bl	800621c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	3b01      	subs	r3, #1
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	dce9      	bgt.n	80055a0 <prvUnlockQueue+0x16>
 80055cc:	e000      	b.n	80055d0 <prvUnlockQueue+0x46>
					break;
 80055ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	22ff      	movs	r2, #255	@ 0xff
 80055d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80055d8:	f001 fd60 	bl	800709c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80055dc:	f001 fd2e 	bl	800703c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055e8:	e011      	b.n	800560e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d012      	beq.n	8005618 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	3310      	adds	r3, #16
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 fd32 	bl	8006060 <xTaskRemoveFromEventList>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005602:	f000 fe0b 	bl	800621c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005606:	7bbb      	ldrb	r3, [r7, #14]
 8005608:	3b01      	subs	r3, #1
 800560a:	b2db      	uxtb	r3, r3
 800560c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800560e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005612:	2b00      	cmp	r3, #0
 8005614:	dce9      	bgt.n	80055ea <prvUnlockQueue+0x60>
 8005616:	e000      	b.n	800561a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005618:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	22ff      	movs	r2, #255	@ 0xff
 800561e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005622:	f001 fd3b 	bl	800709c <vPortExitCritical>
}
 8005626:	bf00      	nop
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b084      	sub	sp, #16
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005636:	f001 fd01 	bl	800703c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563e:	2b00      	cmp	r3, #0
 8005640:	d102      	bne.n	8005648 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005642:	2301      	movs	r3, #1
 8005644:	60fb      	str	r3, [r7, #12]
 8005646:	e001      	b.n	800564c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005648:	2300      	movs	r3, #0
 800564a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800564c:	f001 fd26 	bl	800709c <vPortExitCritical>

	return xReturn;
 8005650:	68fb      	ldr	r3, [r7, #12]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005662:	f001 fceb 	bl	800703c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566e:	429a      	cmp	r2, r3
 8005670:	d102      	bne.n	8005678 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005672:	2301      	movs	r3, #1
 8005674:	60fb      	str	r3, [r7, #12]
 8005676:	e001      	b.n	800567c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005678:	2300      	movs	r3, #0
 800567a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800567c:	f001 fd0e 	bl	800709c <vPortExitCritical>

	return xReturn;
 8005680:	68fb      	ldr	r3, [r7, #12]
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
	...

0800568c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005696:	2300      	movs	r3, #0
 8005698:	60fb      	str	r3, [r7, #12]
 800569a:	e014      	b.n	80056c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800569c:	4a0e      	ldr	r2, [pc, #56]	@ (80056d8 <vQueueAddToRegistry+0x4c>)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10b      	bne.n	80056c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80056a8:	490b      	ldr	r1, [pc, #44]	@ (80056d8 <vQueueAddToRegistry+0x4c>)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80056b2:	4a09      	ldr	r2, [pc, #36]	@ (80056d8 <vQueueAddToRegistry+0x4c>)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	00db      	lsls	r3, r3, #3
 80056b8:	4413      	add	r3, r2
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80056be:	e006      	b.n	80056ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	3301      	adds	r3, #1
 80056c4:	60fb      	str	r3, [r7, #12]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2b07      	cmp	r3, #7
 80056ca:	d9e7      	bls.n	800569c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80056cc:	bf00      	nop
 80056ce:	bf00      	nop
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bc80      	pop	{r7}
 80056d6:	4770      	bx	lr
 80056d8:	20000bd4 	.word	0x20000bd4

080056dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80056ec:	f001 fca6 	bl	800703c <vPortEnterCritical>
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056f6:	b25b      	sxtb	r3, r3
 80056f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fc:	d103      	bne.n	8005706 <vQueueWaitForMessageRestricted+0x2a>
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800570c:	b25b      	sxtb	r3, r3
 800570e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005712:	d103      	bne.n	800571c <vQueueWaitForMessageRestricted+0x40>
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800571c:	f001 fcbe 	bl	800709c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005724:	2b00      	cmp	r3, #0
 8005726:	d106      	bne.n	8005736 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	3324      	adds	r3, #36	@ 0x24
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	68b9      	ldr	r1, [r7, #8]
 8005730:	4618      	mov	r0, r3
 8005732:	f000 fc69 	bl	8006008 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005736:	6978      	ldr	r0, [r7, #20]
 8005738:	f7ff ff27 	bl	800558a <prvUnlockQueue>
	}
 800573c:	bf00      	nop
 800573e:	3718      	adds	r7, #24
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005744:	b580      	push	{r7, lr}
 8005746:	b08e      	sub	sp, #56	@ 0x38
 8005748:	af04      	add	r7, sp, #16
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10b      	bne.n	8005770 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	623b      	str	r3, [r7, #32]
}
 800576a:	bf00      	nop
 800576c:	bf00      	nop
 800576e:	e7fd      	b.n	800576c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10b      	bne.n	800578e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577a:	f383 8811 	msr	BASEPRI, r3
 800577e:	f3bf 8f6f 	isb	sy
 8005782:	f3bf 8f4f 	dsb	sy
 8005786:	61fb      	str	r3, [r7, #28]
}
 8005788:	bf00      	nop
 800578a:	bf00      	nop
 800578c:	e7fd      	b.n	800578a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800578e:	23a8      	movs	r3, #168	@ 0xa8
 8005790:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	2ba8      	cmp	r3, #168	@ 0xa8
 8005796:	d00b      	beq.n	80057b0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579c:	f383 8811 	msr	BASEPRI, r3
 80057a0:	f3bf 8f6f 	isb	sy
 80057a4:	f3bf 8f4f 	dsb	sy
 80057a8:	61bb      	str	r3, [r7, #24]
}
 80057aa:	bf00      	nop
 80057ac:	bf00      	nop
 80057ae:	e7fd      	b.n	80057ac <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057b0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d01e      	beq.n	80057f6 <xTaskCreateStatic+0xb2>
 80057b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d01b      	beq.n	80057f6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80057c6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057d0:	2300      	movs	r3, #0
 80057d2:	9303      	str	r3, [sp, #12]
 80057d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d6:	9302      	str	r3, [sp, #8]
 80057d8:	f107 0314 	add.w	r3, r7, #20
 80057dc:	9301      	str	r3, [sp, #4]
 80057de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	68b9      	ldr	r1, [r7, #8]
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 f851 	bl	8005890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057f0:	f000 f8f6 	bl	80059e0 <prvAddNewTaskToReadyList>
 80057f4:	e001      	b.n	80057fa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80057fa:	697b      	ldr	r3, [r7, #20]
	}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3728      	adds	r7, #40	@ 0x28
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08c      	sub	sp, #48	@ 0x30
 8005808:	af04      	add	r7, sp, #16
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	603b      	str	r3, [r7, #0]
 8005810:	4613      	mov	r3, r2
 8005812:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005814:	88fb      	ldrh	r3, [r7, #6]
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4618      	mov	r0, r3
 800581a:	f001 fd11 	bl	8007240 <pvPortMalloc>
 800581e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00e      	beq.n	8005844 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005826:	20a8      	movs	r0, #168	@ 0xa8
 8005828:	f001 fd0a 	bl	8007240 <pvPortMalloc>
 800582c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d003      	beq.n	800583c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	631a      	str	r2, [r3, #48]	@ 0x30
 800583a:	e005      	b.n	8005848 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800583c:	6978      	ldr	r0, [r7, #20]
 800583e:	f001 fdcd 	bl	80073dc <vPortFree>
 8005842:	e001      	b.n	8005848 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005844:	2300      	movs	r3, #0
 8005846:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d017      	beq.n	800587e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005856:	88fa      	ldrh	r2, [r7, #6]
 8005858:	2300      	movs	r3, #0
 800585a:	9303      	str	r3, [sp, #12]
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	9302      	str	r3, [sp, #8]
 8005860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005862:	9301      	str	r3, [sp, #4]
 8005864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	68b9      	ldr	r1, [r7, #8]
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f80f 	bl	8005890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005872:	69f8      	ldr	r0, [r7, #28]
 8005874:	f000 f8b4 	bl	80059e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005878:	2301      	movs	r3, #1
 800587a:	61bb      	str	r3, [r7, #24]
 800587c:	e002      	b.n	8005884 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800587e:	f04f 33ff 	mov.w	r3, #4294967295
 8005882:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005884:	69bb      	ldr	r3, [r7, #24]
	}
 8005886:	4618      	mov	r0, r3
 8005888:	3720      	adds	r7, #32
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
	...

08005890 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800589e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	461a      	mov	r2, r3
 80058a8:	21a5      	movs	r1, #165	@ 0xa5
 80058aa:	f001 ffc3 	bl	8007834 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80058b8:	3b01      	subs	r3, #1
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	4413      	add	r3, r2
 80058be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	f023 0307 	bic.w	r3, r3, #7
 80058c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	f003 0307 	and.w	r3, r3, #7
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00b      	beq.n	80058ea <prvInitialiseNewTask+0x5a>
	__asm volatile
 80058d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d6:	f383 8811 	msr	BASEPRI, r3
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	f3bf 8f4f 	dsb	sy
 80058e2:	617b      	str	r3, [r7, #20]
}
 80058e4:	bf00      	nop
 80058e6:	bf00      	nop
 80058e8:	e7fd      	b.n	80058e6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d01f      	beq.n	8005930 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058f0:	2300      	movs	r3, #0
 80058f2:	61fb      	str	r3, [r7, #28]
 80058f4:	e012      	b.n	800591c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	4413      	add	r3, r2
 80058fc:	7819      	ldrb	r1, [r3, #0]
 80058fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	4413      	add	r3, r2
 8005904:	3334      	adds	r3, #52	@ 0x34
 8005906:	460a      	mov	r2, r1
 8005908:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800590a:	68ba      	ldr	r2, [r7, #8]
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	4413      	add	r3, r2
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d006      	beq.n	8005924 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	3301      	adds	r3, #1
 800591a:	61fb      	str	r3, [r7, #28]
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	2b0f      	cmp	r3, #15
 8005920:	d9e9      	bls.n	80058f6 <prvInitialiseNewTask+0x66>
 8005922:	e000      	b.n	8005926 <prvInitialiseNewTask+0x96>
			{
				break;
 8005924:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800592e:	e003      	b.n	8005938 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	2b37      	cmp	r3, #55	@ 0x37
 800593c:	d901      	bls.n	8005942 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800593e:	2337      	movs	r3, #55	@ 0x37
 8005940:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005946:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800594c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800594e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005950:	2200      	movs	r2, #0
 8005952:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005956:	3304      	adds	r3, #4
 8005958:	4618      	mov	r0, r3
 800595a:	f7ff f806 	bl	800496a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800595e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005960:	3318      	adds	r3, #24
 8005962:	4618      	mov	r0, r3
 8005964:	f7ff f801 	bl	800496a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800596c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800596e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005970:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005976:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800597c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	2200      	movs	r2, #0
 8005982:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005988:	2200      	movs	r2, #0
 800598a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005990:	3354      	adds	r3, #84	@ 0x54
 8005992:	224c      	movs	r2, #76	@ 0x4c
 8005994:	2100      	movs	r1, #0
 8005996:	4618      	mov	r0, r3
 8005998:	f001 ff4c 	bl	8007834 <memset>
 800599c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599e:	4a0d      	ldr	r2, [pc, #52]	@ (80059d4 <prvInitialiseNewTask+0x144>)
 80059a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80059a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a4:	4a0c      	ldr	r2, [pc, #48]	@ (80059d8 <prvInitialiseNewTask+0x148>)
 80059a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059aa:	4a0c      	ldr	r2, [pc, #48]	@ (80059dc <prvInitialiseNewTask+0x14c>)
 80059ac:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059ae:	683a      	ldr	r2, [r7, #0]
 80059b0:	68f9      	ldr	r1, [r7, #12]
 80059b2:	69b8      	ldr	r0, [r7, #24]
 80059b4:	f001 fa54 	bl	8006e60 <pxPortInitialiseStack>
 80059b8:	4602      	mov	r2, r0
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d002      	beq.n	80059ca <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059ca:	bf00      	nop
 80059cc:	3720      	adds	r7, #32
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	20001e74 	.word	0x20001e74
 80059d8:	20001edc 	.word	0x20001edc
 80059dc:	20001f44 	.word	0x20001f44

080059e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059e8:	f001 fb28 	bl	800703c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059ec:	4b2d      	ldr	r3, [pc, #180]	@ (8005aa4 <prvAddNewTaskToReadyList+0xc4>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	3301      	adds	r3, #1
 80059f2:	4a2c      	ldr	r2, [pc, #176]	@ (8005aa4 <prvAddNewTaskToReadyList+0xc4>)
 80059f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80059f6:	4b2c      	ldr	r3, [pc, #176]	@ (8005aa8 <prvAddNewTaskToReadyList+0xc8>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d109      	bne.n	8005a12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80059fe:	4a2a      	ldr	r2, [pc, #168]	@ (8005aa8 <prvAddNewTaskToReadyList+0xc8>)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a04:	4b27      	ldr	r3, [pc, #156]	@ (8005aa4 <prvAddNewTaskToReadyList+0xc4>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d110      	bne.n	8005a2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a0c:	f000 fc2a 	bl	8006264 <prvInitialiseTaskLists>
 8005a10:	e00d      	b.n	8005a2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a12:	4b26      	ldr	r3, [pc, #152]	@ (8005aac <prvAddNewTaskToReadyList+0xcc>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d109      	bne.n	8005a2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a1a:	4b23      	ldr	r3, [pc, #140]	@ (8005aa8 <prvAddNewTaskToReadyList+0xc8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d802      	bhi.n	8005a2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a28:	4a1f      	ldr	r2, [pc, #124]	@ (8005aa8 <prvAddNewTaskToReadyList+0xc8>)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a2e:	4b20      	ldr	r3, [pc, #128]	@ (8005ab0 <prvAddNewTaskToReadyList+0xd0>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3301      	adds	r3, #1
 8005a34:	4a1e      	ldr	r2, [pc, #120]	@ (8005ab0 <prvAddNewTaskToReadyList+0xd0>)
 8005a36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a38:	4b1d      	ldr	r3, [pc, #116]	@ (8005ab0 <prvAddNewTaskToReadyList+0xd0>)
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a44:	4b1b      	ldr	r3, [pc, #108]	@ (8005ab4 <prvAddNewTaskToReadyList+0xd4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d903      	bls.n	8005a54 <prvAddNewTaskToReadyList+0x74>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a50:	4a18      	ldr	r2, [pc, #96]	@ (8005ab4 <prvAddNewTaskToReadyList+0xd4>)
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a58:	4613      	mov	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	4413      	add	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	4a15      	ldr	r2, [pc, #84]	@ (8005ab8 <prvAddNewTaskToReadyList+0xd8>)
 8005a62:	441a      	add	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	3304      	adds	r3, #4
 8005a68:	4619      	mov	r1, r3
 8005a6a:	4610      	mov	r0, r2
 8005a6c:	f7fe ff89 	bl	8004982 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a70:	f001 fb14 	bl	800709c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a74:	4b0d      	ldr	r3, [pc, #52]	@ (8005aac <prvAddNewTaskToReadyList+0xcc>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d00e      	beq.n	8005a9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa8 <prvAddNewTaskToReadyList+0xc8>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d207      	bcs.n	8005a9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8005abc <prvAddNewTaskToReadyList+0xdc>)
 8005a8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a9a:	bf00      	nop
 8005a9c:	3708      	adds	r7, #8
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	200010e8 	.word	0x200010e8
 8005aa8:	20000c14 	.word	0x20000c14
 8005aac:	200010f4 	.word	0x200010f4
 8005ab0:	20001104 	.word	0x20001104
 8005ab4:	200010f0 	.word	0x200010f0
 8005ab8:	20000c18 	.word	0x20000c18
 8005abc:	e000ed04 	.word	0xe000ed04

08005ac0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d018      	beq.n	8005b04 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ad2:	4b14      	ldr	r3, [pc, #80]	@ (8005b24 <vTaskDelay+0x64>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00b      	beq.n	8005af2 <vTaskDelay+0x32>
	__asm volatile
 8005ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	60bb      	str	r3, [r7, #8]
}
 8005aec:	bf00      	nop
 8005aee:	bf00      	nop
 8005af0:	e7fd      	b.n	8005aee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005af2:	f000 f88b 	bl	8005c0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005af6:	2100      	movs	r1, #0
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 fe05 	bl	8006708 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005afe:	f000 f893 	bl	8005c28 <xTaskResumeAll>
 8005b02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d107      	bne.n	8005b1a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005b0a:	4b07      	ldr	r3, [pc, #28]	@ (8005b28 <vTaskDelay+0x68>)
 8005b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	f3bf 8f4f 	dsb	sy
 8005b16:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b1a:	bf00      	nop
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	20001110 	.word	0x20001110
 8005b28:	e000ed04 	.word	0xe000ed04

08005b2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08a      	sub	sp, #40	@ 0x28
 8005b30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b32:	2300      	movs	r3, #0
 8005b34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b3a:	463a      	mov	r2, r7
 8005b3c:	1d39      	adds	r1, r7, #4
 8005b3e:	f107 0308 	add.w	r3, r7, #8
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fe fec0 	bl	80048c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b48:	6839      	ldr	r1, [r7, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	9202      	str	r2, [sp, #8]
 8005b50:	9301      	str	r3, [sp, #4]
 8005b52:	2300      	movs	r3, #0
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	2300      	movs	r3, #0
 8005b58:	460a      	mov	r2, r1
 8005b5a:	4924      	ldr	r1, [pc, #144]	@ (8005bec <vTaskStartScheduler+0xc0>)
 8005b5c:	4824      	ldr	r0, [pc, #144]	@ (8005bf0 <vTaskStartScheduler+0xc4>)
 8005b5e:	f7ff fdf1 	bl	8005744 <xTaskCreateStatic>
 8005b62:	4603      	mov	r3, r0
 8005b64:	4a23      	ldr	r2, [pc, #140]	@ (8005bf4 <vTaskStartScheduler+0xc8>)
 8005b66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b68:	4b22      	ldr	r3, [pc, #136]	@ (8005bf4 <vTaskStartScheduler+0xc8>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d002      	beq.n	8005b76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b70:	2301      	movs	r3, #1
 8005b72:	617b      	str	r3, [r7, #20]
 8005b74:	e001      	b.n	8005b7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d102      	bne.n	8005b86 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005b80:	f000 fe16 	bl	80067b0 <xTimerCreateTimerTask>
 8005b84:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d11b      	bne.n	8005bc4 <vTaskStartScheduler+0x98>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	613b      	str	r3, [r7, #16]
}
 8005b9e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ba0:	4b15      	ldr	r3, [pc, #84]	@ (8005bf8 <vTaskStartScheduler+0xcc>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	3354      	adds	r3, #84	@ 0x54
 8005ba6:	4a15      	ldr	r2, [pc, #84]	@ (8005bfc <vTaskStartScheduler+0xd0>)
 8005ba8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005baa:	4b15      	ldr	r3, [pc, #84]	@ (8005c00 <vTaskStartScheduler+0xd4>)
 8005bac:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005bb2:	4b14      	ldr	r3, [pc, #80]	@ (8005c04 <vTaskStartScheduler+0xd8>)
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005bb8:	4b13      	ldr	r3, [pc, #76]	@ (8005c08 <vTaskStartScheduler+0xdc>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005bbe:	f001 f9cb 	bl	8006f58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bc2:	e00f      	b.n	8005be4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bca:	d10b      	bne.n	8005be4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	60fb      	str	r3, [r7, #12]
}
 8005bde:	bf00      	nop
 8005be0:	bf00      	nop
 8005be2:	e7fd      	b.n	8005be0 <vTaskStartScheduler+0xb4>
}
 8005be4:	bf00      	nop
 8005be6:	3718      	adds	r7, #24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	08008344 	.word	0x08008344
 8005bf0:	08006235 	.word	0x08006235
 8005bf4:	2000110c 	.word	0x2000110c
 8005bf8:	20000c14 	.word	0x20000c14
 8005bfc:	20000018 	.word	0x20000018
 8005c00:	20001108 	.word	0x20001108
 8005c04:	200010f4 	.word	0x200010f4
 8005c08:	200010ec 	.word	0x200010ec

08005c0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c10:	4b04      	ldr	r3, [pc, #16]	@ (8005c24 <vTaskSuspendAll+0x18>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	3301      	adds	r3, #1
 8005c16:	4a03      	ldr	r2, [pc, #12]	@ (8005c24 <vTaskSuspendAll+0x18>)
 8005c18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c1a:	bf00      	nop
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bc80      	pop	{r7}
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	20001110 	.word	0x20001110

08005c28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c32:	2300      	movs	r3, #0
 8005c34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c36:	4b42      	ldr	r3, [pc, #264]	@ (8005d40 <xTaskResumeAll+0x118>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10b      	bne.n	8005c56 <xTaskResumeAll+0x2e>
	__asm volatile
 8005c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c42:	f383 8811 	msr	BASEPRI, r3
 8005c46:	f3bf 8f6f 	isb	sy
 8005c4a:	f3bf 8f4f 	dsb	sy
 8005c4e:	603b      	str	r3, [r7, #0]
}
 8005c50:	bf00      	nop
 8005c52:	bf00      	nop
 8005c54:	e7fd      	b.n	8005c52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c56:	f001 f9f1 	bl	800703c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c5a:	4b39      	ldr	r3, [pc, #228]	@ (8005d40 <xTaskResumeAll+0x118>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	4a37      	ldr	r2, [pc, #220]	@ (8005d40 <xTaskResumeAll+0x118>)
 8005c62:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c64:	4b36      	ldr	r3, [pc, #216]	@ (8005d40 <xTaskResumeAll+0x118>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d162      	bne.n	8005d32 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c6c:	4b35      	ldr	r3, [pc, #212]	@ (8005d44 <xTaskResumeAll+0x11c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d05e      	beq.n	8005d32 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c74:	e02f      	b.n	8005cd6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c76:	4b34      	ldr	r3, [pc, #208]	@ (8005d48 <xTaskResumeAll+0x120>)
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	3318      	adds	r3, #24
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fe fed8 	bl	8004a38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	3304      	adds	r3, #4
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7fe fed3 	bl	8004a38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c96:	4b2d      	ldr	r3, [pc, #180]	@ (8005d4c <xTaskResumeAll+0x124>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d903      	bls.n	8005ca6 <xTaskResumeAll+0x7e>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d4c <xTaskResumeAll+0x124>)
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005caa:	4613      	mov	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4a27      	ldr	r2, [pc, #156]	@ (8005d50 <xTaskResumeAll+0x128>)
 8005cb4:	441a      	add	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	f7fe fe60 	bl	8004982 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc6:	4b23      	ldr	r3, [pc, #140]	@ (8005d54 <xTaskResumeAll+0x12c>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d302      	bcc.n	8005cd6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005cd0:	4b21      	ldr	r3, [pc, #132]	@ (8005d58 <xTaskResumeAll+0x130>)
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8005d48 <xTaskResumeAll+0x120>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1cb      	bne.n	8005c76 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d001      	beq.n	8005ce8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ce4:	f000 fb62 	bl	80063ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8005d5c <xTaskResumeAll+0x134>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d010      	beq.n	8005d16 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005cf4:	f000 f844 	bl	8005d80 <xTaskIncrementTick>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d002      	beq.n	8005d04 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005cfe:	4b16      	ldr	r3, [pc, #88]	@ (8005d58 <xTaskResumeAll+0x130>)
 8005d00:	2201      	movs	r2, #1
 8005d02:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	3b01      	subs	r3, #1
 8005d08:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1f1      	bne.n	8005cf4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005d10:	4b12      	ldr	r3, [pc, #72]	@ (8005d5c <xTaskResumeAll+0x134>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d16:	4b10      	ldr	r3, [pc, #64]	@ (8005d58 <xTaskResumeAll+0x130>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d009      	beq.n	8005d32 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d22:	4b0f      	ldr	r3, [pc, #60]	@ (8005d60 <xTaskResumeAll+0x138>)
 8005d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	f3bf 8f4f 	dsb	sy
 8005d2e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d32:	f001 f9b3 	bl	800709c <vPortExitCritical>

	return xAlreadyYielded;
 8005d36:	68bb      	ldr	r3, [r7, #8]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	20001110 	.word	0x20001110
 8005d44:	200010e8 	.word	0x200010e8
 8005d48:	200010a8 	.word	0x200010a8
 8005d4c:	200010f0 	.word	0x200010f0
 8005d50:	20000c18 	.word	0x20000c18
 8005d54:	20000c14 	.word	0x20000c14
 8005d58:	200010fc 	.word	0x200010fc
 8005d5c:	200010f8 	.word	0x200010f8
 8005d60:	e000ed04 	.word	0xe000ed04

08005d64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005d6a:	4b04      	ldr	r3, [pc, #16]	@ (8005d7c <xTaskGetTickCount+0x18>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005d70:	687b      	ldr	r3, [r7, #4]
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bc80      	pop	{r7}
 8005d7a:	4770      	bx	lr
 8005d7c:	200010ec 	.word	0x200010ec

08005d80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d86:	2300      	movs	r3, #0
 8005d88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d8a:	4b4f      	ldr	r3, [pc, #316]	@ (8005ec8 <xTaskIncrementTick+0x148>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f040 8090 	bne.w	8005eb4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d94:	4b4d      	ldr	r3, [pc, #308]	@ (8005ecc <xTaskIncrementTick+0x14c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3301      	adds	r3, #1
 8005d9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d9c:	4a4b      	ldr	r2, [pc, #300]	@ (8005ecc <xTaskIncrementTick+0x14c>)
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d121      	bne.n	8005dec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005da8:	4b49      	ldr	r3, [pc, #292]	@ (8005ed0 <xTaskIncrementTick+0x150>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <xTaskIncrementTick+0x4a>
	__asm volatile
 8005db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db6:	f383 8811 	msr	BASEPRI, r3
 8005dba:	f3bf 8f6f 	isb	sy
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	603b      	str	r3, [r7, #0]
}
 8005dc4:	bf00      	nop
 8005dc6:	bf00      	nop
 8005dc8:	e7fd      	b.n	8005dc6 <xTaskIncrementTick+0x46>
 8005dca:	4b41      	ldr	r3, [pc, #260]	@ (8005ed0 <xTaskIncrementTick+0x150>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	4b40      	ldr	r3, [pc, #256]	@ (8005ed4 <xTaskIncrementTick+0x154>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a3e      	ldr	r2, [pc, #248]	@ (8005ed0 <xTaskIncrementTick+0x150>)
 8005dd6:	6013      	str	r3, [r2, #0]
 8005dd8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ed4 <xTaskIncrementTick+0x154>)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	4b3e      	ldr	r3, [pc, #248]	@ (8005ed8 <xTaskIncrementTick+0x158>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3301      	adds	r3, #1
 8005de4:	4a3c      	ldr	r2, [pc, #240]	@ (8005ed8 <xTaskIncrementTick+0x158>)
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	f000 fae0 	bl	80063ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005dec:	4b3b      	ldr	r3, [pc, #236]	@ (8005edc <xTaskIncrementTick+0x15c>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d349      	bcc.n	8005e8a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005df6:	4b36      	ldr	r3, [pc, #216]	@ (8005ed0 <xTaskIncrementTick+0x150>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d104      	bne.n	8005e0a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e00:	4b36      	ldr	r3, [pc, #216]	@ (8005edc <xTaskIncrementTick+0x15c>)
 8005e02:	f04f 32ff 	mov.w	r2, #4294967295
 8005e06:	601a      	str	r2, [r3, #0]
					break;
 8005e08:	e03f      	b.n	8005e8a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e0a:	4b31      	ldr	r3, [pc, #196]	@ (8005ed0 <xTaskIncrementTick+0x150>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d203      	bcs.n	8005e2a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e22:	4a2e      	ldr	r2, [pc, #184]	@ (8005edc <xTaskIncrementTick+0x15c>)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e28:	e02f      	b.n	8005e8a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	3304      	adds	r3, #4
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7fe fe02 	bl	8004a38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d004      	beq.n	8005e46 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	3318      	adds	r3, #24
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7fe fdf9 	bl	8004a38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e4a:	4b25      	ldr	r3, [pc, #148]	@ (8005ee0 <xTaskIncrementTick+0x160>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d903      	bls.n	8005e5a <xTaskIncrementTick+0xda>
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e56:	4a22      	ldr	r2, [pc, #136]	@ (8005ee0 <xTaskIncrementTick+0x160>)
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e5e:	4613      	mov	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	4413      	add	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	4a1f      	ldr	r2, [pc, #124]	@ (8005ee4 <xTaskIncrementTick+0x164>)
 8005e68:	441a      	add	r2, r3
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	4619      	mov	r1, r3
 8005e70:	4610      	mov	r0, r2
 8005e72:	f7fe fd86 	bl	8004982 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee8 <xTaskIncrementTick+0x168>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d3b8      	bcc.n	8005df6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e84:	2301      	movs	r3, #1
 8005e86:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e88:	e7b5      	b.n	8005df6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e8a:	4b17      	ldr	r3, [pc, #92]	@ (8005ee8 <xTaskIncrementTick+0x168>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e90:	4914      	ldr	r1, [pc, #80]	@ (8005ee4 <xTaskIncrementTick+0x164>)
 8005e92:	4613      	mov	r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	4413      	add	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	440b      	add	r3, r1
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d901      	bls.n	8005ea6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005ea6:	4b11      	ldr	r3, [pc, #68]	@ (8005eec <xTaskIncrementTick+0x16c>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d007      	beq.n	8005ebe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	617b      	str	r3, [r7, #20]
 8005eb2:	e004      	b.n	8005ebe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8005ef0 <xTaskIncrementTick+0x170>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	4a0d      	ldr	r2, [pc, #52]	@ (8005ef0 <xTaskIncrementTick+0x170>)
 8005ebc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005ebe:	697b      	ldr	r3, [r7, #20]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3718      	adds	r7, #24
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20001110 	.word	0x20001110
 8005ecc:	200010ec 	.word	0x200010ec
 8005ed0:	200010a0 	.word	0x200010a0
 8005ed4:	200010a4 	.word	0x200010a4
 8005ed8:	20001100 	.word	0x20001100
 8005edc:	20001108 	.word	0x20001108
 8005ee0:	200010f0 	.word	0x200010f0
 8005ee4:	20000c18 	.word	0x20000c18
 8005ee8:	20000c14 	.word	0x20000c14
 8005eec:	200010fc 	.word	0x200010fc
 8005ef0:	200010f8 	.word	0x200010f8

08005ef4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b085      	sub	sp, #20
 8005ef8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005efa:	4b2a      	ldr	r3, [pc, #168]	@ (8005fa4 <vTaskSwitchContext+0xb0>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f02:	4b29      	ldr	r3, [pc, #164]	@ (8005fa8 <vTaskSwitchContext+0xb4>)
 8005f04:	2201      	movs	r2, #1
 8005f06:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f08:	e047      	b.n	8005f9a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005f0a:	4b27      	ldr	r3, [pc, #156]	@ (8005fa8 <vTaskSwitchContext+0xb4>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f10:	4b26      	ldr	r3, [pc, #152]	@ (8005fac <vTaskSwitchContext+0xb8>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	e011      	b.n	8005f3c <vTaskSwitchContext+0x48>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d10b      	bne.n	8005f36 <vTaskSwitchContext+0x42>
	__asm volatile
 8005f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f22:	f383 8811 	msr	BASEPRI, r3
 8005f26:	f3bf 8f6f 	isb	sy
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	607b      	str	r3, [r7, #4]
}
 8005f30:	bf00      	nop
 8005f32:	bf00      	nop
 8005f34:	e7fd      	b.n	8005f32 <vTaskSwitchContext+0x3e>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	491c      	ldr	r1, [pc, #112]	@ (8005fb0 <vTaskSwitchContext+0xbc>)
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4613      	mov	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	440b      	add	r3, r1
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0e3      	beq.n	8005f18 <vTaskSwitchContext+0x24>
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	4613      	mov	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4413      	add	r3, r2
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	4a15      	ldr	r2, [pc, #84]	@ (8005fb0 <vTaskSwitchContext+0xbc>)
 8005f5c:	4413      	add	r3, r2
 8005f5e:	60bb      	str	r3, [r7, #8]
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	605a      	str	r2, [r3, #4]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	3308      	adds	r3, #8
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d104      	bne.n	8005f80 <vTaskSwitchContext+0x8c>
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	605a      	str	r2, [r3, #4]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	4a0b      	ldr	r2, [pc, #44]	@ (8005fb4 <vTaskSwitchContext+0xc0>)
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	4a08      	ldr	r2, [pc, #32]	@ (8005fac <vTaskSwitchContext+0xb8>)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f90:	4b08      	ldr	r3, [pc, #32]	@ (8005fb4 <vTaskSwitchContext+0xc0>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	3354      	adds	r3, #84	@ 0x54
 8005f96:	4a08      	ldr	r2, [pc, #32]	@ (8005fb8 <vTaskSwitchContext+0xc4>)
 8005f98:	6013      	str	r3, [r2, #0]
}
 8005f9a:	bf00      	nop
 8005f9c:	3714      	adds	r7, #20
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bc80      	pop	{r7}
 8005fa2:	4770      	bx	lr
 8005fa4:	20001110 	.word	0x20001110
 8005fa8:	200010fc 	.word	0x200010fc
 8005fac:	200010f0 	.word	0x200010f0
 8005fb0:	20000c18 	.word	0x20000c18
 8005fb4:	20000c14 	.word	0x20000c14
 8005fb8:	20000018 	.word	0x20000018

08005fbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10b      	bne.n	8005fe4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd0:	f383 8811 	msr	BASEPRI, r3
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	60fb      	str	r3, [r7, #12]
}
 8005fde:	bf00      	nop
 8005fe0:	bf00      	nop
 8005fe2:	e7fd      	b.n	8005fe0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fe4:	4b07      	ldr	r3, [pc, #28]	@ (8006004 <vTaskPlaceOnEventList+0x48>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	3318      	adds	r3, #24
 8005fea:	4619      	mov	r1, r3
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f7fe fceb 	bl	80049c8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005ff2:	2101      	movs	r1, #1
 8005ff4:	6838      	ldr	r0, [r7, #0]
 8005ff6:	f000 fb87 	bl	8006708 <prvAddCurrentTaskToDelayedList>
}
 8005ffa:	bf00      	nop
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	20000c14 	.word	0x20000c14

08006008 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10b      	bne.n	8006032 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800601a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800601e:	f383 8811 	msr	BASEPRI, r3
 8006022:	f3bf 8f6f 	isb	sy
 8006026:	f3bf 8f4f 	dsb	sy
 800602a:	617b      	str	r3, [r7, #20]
}
 800602c:	bf00      	nop
 800602e:	bf00      	nop
 8006030:	e7fd      	b.n	800602e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006032:	4b0a      	ldr	r3, [pc, #40]	@ (800605c <vTaskPlaceOnEventListRestricted+0x54>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	3318      	adds	r3, #24
 8006038:	4619      	mov	r1, r3
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f7fe fca1 	bl	8004982 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d002      	beq.n	800604c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006046:	f04f 33ff 	mov.w	r3, #4294967295
 800604a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800604c:	6879      	ldr	r1, [r7, #4]
 800604e:	68b8      	ldr	r0, [r7, #8]
 8006050:	f000 fb5a 	bl	8006708 <prvAddCurrentTaskToDelayedList>
	}
 8006054:	bf00      	nop
 8006056:	3718      	adds	r7, #24
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	20000c14 	.word	0x20000c14

08006060 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b086      	sub	sp, #24
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10b      	bne.n	800608e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607a:	f383 8811 	msr	BASEPRI, r3
 800607e:	f3bf 8f6f 	isb	sy
 8006082:	f3bf 8f4f 	dsb	sy
 8006086:	60fb      	str	r3, [r7, #12]
}
 8006088:	bf00      	nop
 800608a:	bf00      	nop
 800608c:	e7fd      	b.n	800608a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	3318      	adds	r3, #24
 8006092:	4618      	mov	r0, r3
 8006094:	f7fe fcd0 	bl	8004a38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006098:	4b1d      	ldr	r3, [pc, #116]	@ (8006110 <xTaskRemoveFromEventList+0xb0>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d11d      	bne.n	80060dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	3304      	adds	r3, #4
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7fe fcc7 	bl	8004a38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ae:	4b19      	ldr	r3, [pc, #100]	@ (8006114 <xTaskRemoveFromEventList+0xb4>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d903      	bls.n	80060be <xTaskRemoveFromEventList+0x5e>
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ba:	4a16      	ldr	r2, [pc, #88]	@ (8006114 <xTaskRemoveFromEventList+0xb4>)
 80060bc:	6013      	str	r3, [r2, #0]
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c2:	4613      	mov	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	4413      	add	r3, r2
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4a13      	ldr	r2, [pc, #76]	@ (8006118 <xTaskRemoveFromEventList+0xb8>)
 80060cc:	441a      	add	r2, r3
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	3304      	adds	r3, #4
 80060d2:	4619      	mov	r1, r3
 80060d4:	4610      	mov	r0, r2
 80060d6:	f7fe fc54 	bl	8004982 <vListInsertEnd>
 80060da:	e005      	b.n	80060e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	3318      	adds	r3, #24
 80060e0:	4619      	mov	r1, r3
 80060e2:	480e      	ldr	r0, [pc, #56]	@ (800611c <xTaskRemoveFromEventList+0xbc>)
 80060e4:	f7fe fc4d 	bl	8004982 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006120 <xTaskRemoveFromEventList+0xc0>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d905      	bls.n	8006102 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060f6:	2301      	movs	r3, #1
 80060f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006124 <xTaskRemoveFromEventList+0xc4>)
 80060fc:	2201      	movs	r2, #1
 80060fe:	601a      	str	r2, [r3, #0]
 8006100:	e001      	b.n	8006106 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006102:	2300      	movs	r3, #0
 8006104:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006106:	697b      	ldr	r3, [r7, #20]
}
 8006108:	4618      	mov	r0, r3
 800610a:	3718      	adds	r7, #24
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	20001110 	.word	0x20001110
 8006114:	200010f0 	.word	0x200010f0
 8006118:	20000c18 	.word	0x20000c18
 800611c:	200010a8 	.word	0x200010a8
 8006120:	20000c14 	.word	0x20000c14
 8006124:	200010fc 	.word	0x200010fc

08006128 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006130:	4b06      	ldr	r3, [pc, #24]	@ (800614c <vTaskInternalSetTimeOutState+0x24>)
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006138:	4b05      	ldr	r3, [pc, #20]	@ (8006150 <vTaskInternalSetTimeOutState+0x28>)
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	605a      	str	r2, [r3, #4]
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	bc80      	pop	{r7}
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	20001100 	.word	0x20001100
 8006150:	200010ec 	.word	0x200010ec

08006154 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b088      	sub	sp, #32
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d10b      	bne.n	800617c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006168:	f383 8811 	msr	BASEPRI, r3
 800616c:	f3bf 8f6f 	isb	sy
 8006170:	f3bf 8f4f 	dsb	sy
 8006174:	613b      	str	r3, [r7, #16]
}
 8006176:	bf00      	nop
 8006178:	bf00      	nop
 800617a:	e7fd      	b.n	8006178 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d10b      	bne.n	800619a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006186:	f383 8811 	msr	BASEPRI, r3
 800618a:	f3bf 8f6f 	isb	sy
 800618e:	f3bf 8f4f 	dsb	sy
 8006192:	60fb      	str	r3, [r7, #12]
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	e7fd      	b.n	8006196 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800619a:	f000 ff4f 	bl	800703c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800619e:	4b1d      	ldr	r3, [pc, #116]	@ (8006214 <xTaskCheckForTimeOut+0xc0>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	69ba      	ldr	r2, [r7, #24]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b6:	d102      	bne.n	80061be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80061b8:	2300      	movs	r3, #0
 80061ba:	61fb      	str	r3, [r7, #28]
 80061bc:	e023      	b.n	8006206 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	4b15      	ldr	r3, [pc, #84]	@ (8006218 <xTaskCheckForTimeOut+0xc4>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d007      	beq.n	80061da <xTaskCheckForTimeOut+0x86>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	69ba      	ldr	r2, [r7, #24]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d302      	bcc.n	80061da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80061d4:	2301      	movs	r3, #1
 80061d6:	61fb      	str	r3, [r7, #28]
 80061d8:	e015      	b.n	8006206 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d20b      	bcs.n	80061fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	1ad2      	subs	r2, r2, r3
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7ff ff99 	bl	8006128 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061f6:	2300      	movs	r3, #0
 80061f8:	61fb      	str	r3, [r7, #28]
 80061fa:	e004      	b.n	8006206 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	2200      	movs	r2, #0
 8006200:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006202:	2301      	movs	r3, #1
 8006204:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006206:	f000 ff49 	bl	800709c <vPortExitCritical>

	return xReturn;
 800620a:	69fb      	ldr	r3, [r7, #28]
}
 800620c:	4618      	mov	r0, r3
 800620e:	3720      	adds	r7, #32
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	200010ec 	.word	0x200010ec
 8006218:	20001100 	.word	0x20001100

0800621c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800621c:	b480      	push	{r7}
 800621e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006220:	4b03      	ldr	r3, [pc, #12]	@ (8006230 <vTaskMissedYield+0x14>)
 8006222:	2201      	movs	r2, #1
 8006224:	601a      	str	r2, [r3, #0]
}
 8006226:	bf00      	nop
 8006228:	46bd      	mov	sp, r7
 800622a:	bc80      	pop	{r7}
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	200010fc 	.word	0x200010fc

08006234 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800623c:	f000 f852 	bl	80062e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006240:	4b06      	ldr	r3, [pc, #24]	@ (800625c <prvIdleTask+0x28>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d9f9      	bls.n	800623c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006248:	4b05      	ldr	r3, [pc, #20]	@ (8006260 <prvIdleTask+0x2c>)
 800624a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006258:	e7f0      	b.n	800623c <prvIdleTask+0x8>
 800625a:	bf00      	nop
 800625c:	20000c18 	.word	0x20000c18
 8006260:	e000ed04 	.word	0xe000ed04

08006264 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800626a:	2300      	movs	r3, #0
 800626c:	607b      	str	r3, [r7, #4]
 800626e:	e00c      	b.n	800628a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	4613      	mov	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4413      	add	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4a12      	ldr	r2, [pc, #72]	@ (80062c4 <prvInitialiseTaskLists+0x60>)
 800627c:	4413      	add	r3, r2
 800627e:	4618      	mov	r0, r3
 8006280:	f7fe fb54 	bl	800492c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	3301      	adds	r3, #1
 8006288:	607b      	str	r3, [r7, #4]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b37      	cmp	r3, #55	@ 0x37
 800628e:	d9ef      	bls.n	8006270 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006290:	480d      	ldr	r0, [pc, #52]	@ (80062c8 <prvInitialiseTaskLists+0x64>)
 8006292:	f7fe fb4b 	bl	800492c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006296:	480d      	ldr	r0, [pc, #52]	@ (80062cc <prvInitialiseTaskLists+0x68>)
 8006298:	f7fe fb48 	bl	800492c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800629c:	480c      	ldr	r0, [pc, #48]	@ (80062d0 <prvInitialiseTaskLists+0x6c>)
 800629e:	f7fe fb45 	bl	800492c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062a2:	480c      	ldr	r0, [pc, #48]	@ (80062d4 <prvInitialiseTaskLists+0x70>)
 80062a4:	f7fe fb42 	bl	800492c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062a8:	480b      	ldr	r0, [pc, #44]	@ (80062d8 <prvInitialiseTaskLists+0x74>)
 80062aa:	f7fe fb3f 	bl	800492c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062ae:	4b0b      	ldr	r3, [pc, #44]	@ (80062dc <prvInitialiseTaskLists+0x78>)
 80062b0:	4a05      	ldr	r2, [pc, #20]	@ (80062c8 <prvInitialiseTaskLists+0x64>)
 80062b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062b4:	4b0a      	ldr	r3, [pc, #40]	@ (80062e0 <prvInitialiseTaskLists+0x7c>)
 80062b6:	4a05      	ldr	r2, [pc, #20]	@ (80062cc <prvInitialiseTaskLists+0x68>)
 80062b8:	601a      	str	r2, [r3, #0]
}
 80062ba:	bf00      	nop
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	20000c18 	.word	0x20000c18
 80062c8:	20001078 	.word	0x20001078
 80062cc:	2000108c 	.word	0x2000108c
 80062d0:	200010a8 	.word	0x200010a8
 80062d4:	200010bc 	.word	0x200010bc
 80062d8:	200010d4 	.word	0x200010d4
 80062dc:	200010a0 	.word	0x200010a0
 80062e0:	200010a4 	.word	0x200010a4

080062e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062ea:	e019      	b.n	8006320 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80062ec:	f000 fea6 	bl	800703c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062f0:	4b10      	ldr	r3, [pc, #64]	@ (8006334 <prvCheckTasksWaitingTermination+0x50>)
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	3304      	adds	r3, #4
 80062fc:	4618      	mov	r0, r3
 80062fe:	f7fe fb9b 	bl	8004a38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006302:	4b0d      	ldr	r3, [pc, #52]	@ (8006338 <prvCheckTasksWaitingTermination+0x54>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	3b01      	subs	r3, #1
 8006308:	4a0b      	ldr	r2, [pc, #44]	@ (8006338 <prvCheckTasksWaitingTermination+0x54>)
 800630a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800630c:	4b0b      	ldr	r3, [pc, #44]	@ (800633c <prvCheckTasksWaitingTermination+0x58>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3b01      	subs	r3, #1
 8006312:	4a0a      	ldr	r2, [pc, #40]	@ (800633c <prvCheckTasksWaitingTermination+0x58>)
 8006314:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006316:	f000 fec1 	bl	800709c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 f810 	bl	8006340 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006320:	4b06      	ldr	r3, [pc, #24]	@ (800633c <prvCheckTasksWaitingTermination+0x58>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1e1      	bne.n	80062ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006328:	bf00      	nop
 800632a:	bf00      	nop
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	200010bc 	.word	0x200010bc
 8006338:	200010e8 	.word	0x200010e8
 800633c:	200010d0 	.word	0x200010d0

08006340 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	3354      	adds	r3, #84	@ 0x54
 800634c:	4618      	mov	r0, r3
 800634e:	f001 faa9 	bl	80078a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006358:	2b00      	cmp	r3, #0
 800635a:	d108      	bne.n	800636e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006360:	4618      	mov	r0, r3
 8006362:	f001 f83b 	bl	80073dc <vPortFree>
				vPortFree( pxTCB );
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f001 f838 	bl	80073dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800636c:	e019      	b.n	80063a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006374:	2b01      	cmp	r3, #1
 8006376:	d103      	bne.n	8006380 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f001 f82f 	bl	80073dc <vPortFree>
	}
 800637e:	e010      	b.n	80063a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006386:	2b02      	cmp	r3, #2
 8006388:	d00b      	beq.n	80063a2 <prvDeleteTCB+0x62>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	60fb      	str	r3, [r7, #12]
}
 800639c:	bf00      	nop
 800639e:	bf00      	nop
 80063a0:	e7fd      	b.n	800639e <prvDeleteTCB+0x5e>
	}
 80063a2:	bf00      	nop
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
	...

080063ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063b2:	4b0c      	ldr	r3, [pc, #48]	@ (80063e4 <prvResetNextTaskUnblockTime+0x38>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d104      	bne.n	80063c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80063bc:	4b0a      	ldr	r3, [pc, #40]	@ (80063e8 <prvResetNextTaskUnblockTime+0x3c>)
 80063be:	f04f 32ff 	mov.w	r2, #4294967295
 80063c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80063c4:	e008      	b.n	80063d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063c6:	4b07      	ldr	r3, [pc, #28]	@ (80063e4 <prvResetNextTaskUnblockTime+0x38>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	4a04      	ldr	r2, [pc, #16]	@ (80063e8 <prvResetNextTaskUnblockTime+0x3c>)
 80063d6:	6013      	str	r3, [r2, #0]
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	bc80      	pop	{r7}
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	200010a0 	.word	0x200010a0
 80063e8:	20001108 	.word	0x20001108

080063ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006420 <xTaskGetSchedulerState+0x34>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d102      	bne.n	8006400 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063fa:	2301      	movs	r3, #1
 80063fc:	607b      	str	r3, [r7, #4]
 80063fe:	e008      	b.n	8006412 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006400:	4b08      	ldr	r3, [pc, #32]	@ (8006424 <xTaskGetSchedulerState+0x38>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d102      	bne.n	800640e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006408:	2302      	movs	r3, #2
 800640a:	607b      	str	r3, [r7, #4]
 800640c:	e001      	b.n	8006412 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800640e:	2300      	movs	r3, #0
 8006410:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006412:	687b      	ldr	r3, [r7, #4]
	}
 8006414:	4618      	mov	r0, r3
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	bc80      	pop	{r7}
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	200010f4 	.word	0x200010f4
 8006424:	20001110 	.word	0x20001110

08006428 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006434:	2300      	movs	r3, #0
 8006436:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d051      	beq.n	80064e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006442:	4b2a      	ldr	r3, [pc, #168]	@ (80064ec <xTaskPriorityInherit+0xc4>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006448:	429a      	cmp	r2, r3
 800644a:	d241      	bcs.n	80064d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	2b00      	cmp	r3, #0
 8006452:	db06      	blt.n	8006462 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006454:	4b25      	ldr	r3, [pc, #148]	@ (80064ec <xTaskPriorityInherit+0xc4>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	6959      	ldr	r1, [r3, #20]
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800646a:	4613      	mov	r3, r2
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	4413      	add	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	4a1f      	ldr	r2, [pc, #124]	@ (80064f0 <xTaskPriorityInherit+0xc8>)
 8006474:	4413      	add	r3, r2
 8006476:	4299      	cmp	r1, r3
 8006478:	d122      	bne.n	80064c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	3304      	adds	r3, #4
 800647e:	4618      	mov	r0, r3
 8006480:	f7fe fada 	bl	8004a38 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006484:	4b19      	ldr	r3, [pc, #100]	@ (80064ec <xTaskPriorityInherit+0xc4>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006492:	4b18      	ldr	r3, [pc, #96]	@ (80064f4 <xTaskPriorityInherit+0xcc>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	429a      	cmp	r2, r3
 8006498:	d903      	bls.n	80064a2 <xTaskPriorityInherit+0x7a>
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649e:	4a15      	ldr	r2, [pc, #84]	@ (80064f4 <xTaskPriorityInherit+0xcc>)
 80064a0:	6013      	str	r3, [r2, #0]
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a6:	4613      	mov	r3, r2
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	4413      	add	r3, r2
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	4a10      	ldr	r2, [pc, #64]	@ (80064f0 <xTaskPriorityInherit+0xc8>)
 80064b0:	441a      	add	r2, r3
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	3304      	adds	r3, #4
 80064b6:	4619      	mov	r1, r3
 80064b8:	4610      	mov	r0, r2
 80064ba:	f7fe fa62 	bl	8004982 <vListInsertEnd>
 80064be:	e004      	b.n	80064ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80064c0:	4b0a      	ldr	r3, [pc, #40]	@ (80064ec <xTaskPriorityInherit+0xc4>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80064ca:	2301      	movs	r3, #1
 80064cc:	60fb      	str	r3, [r7, #12]
 80064ce:	e008      	b.n	80064e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064d4:	4b05      	ldr	r3, [pc, #20]	@ (80064ec <xTaskPriorityInherit+0xc4>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	429a      	cmp	r2, r3
 80064dc:	d201      	bcs.n	80064e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80064de:	2301      	movs	r3, #1
 80064e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80064e2:	68fb      	ldr	r3, [r7, #12]
	}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	20000c14 	.word	0x20000c14
 80064f0:	20000c18 	.word	0x20000c18
 80064f4:	200010f0 	.word	0x200010f0

080064f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006504:	2300      	movs	r3, #0
 8006506:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d058      	beq.n	80065c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800650e:	4b2f      	ldr	r3, [pc, #188]	@ (80065cc <xTaskPriorityDisinherit+0xd4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	429a      	cmp	r2, r3
 8006516:	d00b      	beq.n	8006530 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800651c:	f383 8811 	msr	BASEPRI, r3
 8006520:	f3bf 8f6f 	isb	sy
 8006524:	f3bf 8f4f 	dsb	sy
 8006528:	60fb      	str	r3, [r7, #12]
}
 800652a:	bf00      	nop
 800652c:	bf00      	nop
 800652e:	e7fd      	b.n	800652c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006534:	2b00      	cmp	r3, #0
 8006536:	d10b      	bne.n	8006550 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653c:	f383 8811 	msr	BASEPRI, r3
 8006540:	f3bf 8f6f 	isb	sy
 8006544:	f3bf 8f4f 	dsb	sy
 8006548:	60bb      	str	r3, [r7, #8]
}
 800654a:	bf00      	nop
 800654c:	bf00      	nop
 800654e:	e7fd      	b.n	800654c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006554:	1e5a      	subs	r2, r3, #1
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006562:	429a      	cmp	r2, r3
 8006564:	d02c      	beq.n	80065c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800656a:	2b00      	cmp	r3, #0
 800656c:	d128      	bne.n	80065c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	3304      	adds	r3, #4
 8006572:	4618      	mov	r0, r3
 8006574:	f7fe fa60 	bl	8004a38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006584:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006590:	4b0f      	ldr	r3, [pc, #60]	@ (80065d0 <xTaskPriorityDisinherit+0xd8>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	429a      	cmp	r2, r3
 8006596:	d903      	bls.n	80065a0 <xTaskPriorityDisinherit+0xa8>
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659c:	4a0c      	ldr	r2, [pc, #48]	@ (80065d0 <xTaskPriorityDisinherit+0xd8>)
 800659e:	6013      	str	r3, [r2, #0]
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a4:	4613      	mov	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	4a09      	ldr	r2, [pc, #36]	@ (80065d4 <xTaskPriorityDisinherit+0xdc>)
 80065ae:	441a      	add	r2, r3
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	3304      	adds	r3, #4
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f7fe f9e3 	bl	8004982 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80065bc:	2301      	movs	r3, #1
 80065be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065c0:	697b      	ldr	r3, [r7, #20]
	}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3718      	adds	r7, #24
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	20000c14 	.word	0x20000c14
 80065d0:	200010f0 	.word	0x200010f0
 80065d4:	20000c18 	.word	0x20000c18

080065d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b088      	sub	sp, #32
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80065e6:	2301      	movs	r3, #1
 80065e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d06c      	beq.n	80066ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10b      	bne.n	8006610 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	60fb      	str	r3, [r7, #12]
}
 800660a:	bf00      	nop
 800660c:	bf00      	nop
 800660e:	e7fd      	b.n	800660c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006614:	683a      	ldr	r2, [r7, #0]
 8006616:	429a      	cmp	r2, r3
 8006618:	d902      	bls.n	8006620 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	61fb      	str	r3, [r7, #28]
 800661e:	e002      	b.n	8006626 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006624:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800662a:	69fa      	ldr	r2, [r7, #28]
 800662c:	429a      	cmp	r2, r3
 800662e:	d04c      	beq.n	80066ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	429a      	cmp	r2, r3
 8006638:	d147      	bne.n	80066ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800663a:	4b26      	ldr	r3, [pc, #152]	@ (80066d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	429a      	cmp	r2, r3
 8006642:	d10b      	bne.n	800665c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006648:	f383 8811 	msr	BASEPRI, r3
 800664c:	f3bf 8f6f 	isb	sy
 8006650:	f3bf 8f4f 	dsb	sy
 8006654:	60bb      	str	r3, [r7, #8]
}
 8006656:	bf00      	nop
 8006658:	bf00      	nop
 800665a:	e7fd      	b.n	8006658 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006660:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	69fa      	ldr	r2, [r7, #28]
 8006666:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	2b00      	cmp	r3, #0
 800666e:	db04      	blt.n	800667a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	6959      	ldr	r1, [r3, #20]
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	4613      	mov	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4413      	add	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4a13      	ldr	r2, [pc, #76]	@ (80066d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800668a:	4413      	add	r3, r2
 800668c:	4299      	cmp	r1, r3
 800668e:	d11c      	bne.n	80066ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	3304      	adds	r3, #4
 8006694:	4618      	mov	r0, r3
 8006696:	f7fe f9cf 	bl	8004a38 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800669e:	4b0f      	ldr	r3, [pc, #60]	@ (80066dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d903      	bls.n	80066ae <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066aa:	4a0c      	ldr	r2, [pc, #48]	@ (80066dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80066ac:	6013      	str	r3, [r2, #0]
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066b2:	4613      	mov	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4413      	add	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4a07      	ldr	r2, [pc, #28]	@ (80066d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80066bc:	441a      	add	r2, r3
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	3304      	adds	r3, #4
 80066c2:	4619      	mov	r1, r3
 80066c4:	4610      	mov	r0, r2
 80066c6:	f7fe f95c 	bl	8004982 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80066ca:	bf00      	nop
 80066cc:	3720      	adds	r7, #32
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	20000c14 	.word	0x20000c14
 80066d8:	20000c18 	.word	0x20000c18
 80066dc:	200010f0 	.word	0x200010f0

080066e0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80066e0:	b480      	push	{r7}
 80066e2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80066e4:	4b07      	ldr	r3, [pc, #28]	@ (8006704 <pvTaskIncrementMutexHeldCount+0x24>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d004      	beq.n	80066f6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80066ec:	4b05      	ldr	r3, [pc, #20]	@ (8006704 <pvTaskIncrementMutexHeldCount+0x24>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066f2:	3201      	adds	r2, #1
 80066f4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80066f6:	4b03      	ldr	r3, [pc, #12]	@ (8006704 <pvTaskIncrementMutexHeldCount+0x24>)
 80066f8:	681b      	ldr	r3, [r3, #0]
	}
 80066fa:	4618      	mov	r0, r3
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bc80      	pop	{r7}
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	20000c14 	.word	0x20000c14

08006708 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006712:	4b21      	ldr	r3, [pc, #132]	@ (8006798 <prvAddCurrentTaskToDelayedList+0x90>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006718:	4b20      	ldr	r3, [pc, #128]	@ (800679c <prvAddCurrentTaskToDelayedList+0x94>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	3304      	adds	r3, #4
 800671e:	4618      	mov	r0, r3
 8006720:	f7fe f98a 	bl	8004a38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800672a:	d10a      	bne.n	8006742 <prvAddCurrentTaskToDelayedList+0x3a>
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d007      	beq.n	8006742 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006732:	4b1a      	ldr	r3, [pc, #104]	@ (800679c <prvAddCurrentTaskToDelayedList+0x94>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3304      	adds	r3, #4
 8006738:	4619      	mov	r1, r3
 800673a:	4819      	ldr	r0, [pc, #100]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800673c:	f7fe f921 	bl	8004982 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006740:	e026      	b.n	8006790 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4413      	add	r3, r2
 8006748:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800674a:	4b14      	ldr	r3, [pc, #80]	@ (800679c <prvAddCurrentTaskToDelayedList+0x94>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68ba      	ldr	r2, [r7, #8]
 8006750:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	429a      	cmp	r2, r3
 8006758:	d209      	bcs.n	800676e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800675a:	4b12      	ldr	r3, [pc, #72]	@ (80067a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	4b0f      	ldr	r3, [pc, #60]	@ (800679c <prvAddCurrentTaskToDelayedList+0x94>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3304      	adds	r3, #4
 8006764:	4619      	mov	r1, r3
 8006766:	4610      	mov	r0, r2
 8006768:	f7fe f92e 	bl	80049c8 <vListInsert>
}
 800676c:	e010      	b.n	8006790 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800676e:	4b0e      	ldr	r3, [pc, #56]	@ (80067a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	4b0a      	ldr	r3, [pc, #40]	@ (800679c <prvAddCurrentTaskToDelayedList+0x94>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3304      	adds	r3, #4
 8006778:	4619      	mov	r1, r3
 800677a:	4610      	mov	r0, r2
 800677c:	f7fe f924 	bl	80049c8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006780:	4b0a      	ldr	r3, [pc, #40]	@ (80067ac <prvAddCurrentTaskToDelayedList+0xa4>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	429a      	cmp	r2, r3
 8006788:	d202      	bcs.n	8006790 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800678a:	4a08      	ldr	r2, [pc, #32]	@ (80067ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	6013      	str	r3, [r2, #0]
}
 8006790:	bf00      	nop
 8006792:	3710      	adds	r7, #16
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}
 8006798:	200010ec 	.word	0x200010ec
 800679c:	20000c14 	.word	0x20000c14
 80067a0:	200010d4 	.word	0x200010d4
 80067a4:	200010a4 	.word	0x200010a4
 80067a8:	200010a0 	.word	0x200010a0
 80067ac:	20001108 	.word	0x20001108

080067b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b08a      	sub	sp, #40	@ 0x28
 80067b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80067b6:	2300      	movs	r3, #0
 80067b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80067ba:	f000 fb11 	bl	8006de0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80067be:	4b1d      	ldr	r3, [pc, #116]	@ (8006834 <xTimerCreateTimerTask+0x84>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d021      	beq.n	800680a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80067c6:	2300      	movs	r3, #0
 80067c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80067ca:	2300      	movs	r3, #0
 80067cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80067ce:	1d3a      	adds	r2, r7, #4
 80067d0:	f107 0108 	add.w	r1, r7, #8
 80067d4:	f107 030c 	add.w	r3, r7, #12
 80067d8:	4618      	mov	r0, r3
 80067da:	f7fe f88d 	bl	80048f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80067de:	6879      	ldr	r1, [r7, #4]
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	9202      	str	r2, [sp, #8]
 80067e6:	9301      	str	r3, [sp, #4]
 80067e8:	2302      	movs	r3, #2
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	2300      	movs	r3, #0
 80067ee:	460a      	mov	r2, r1
 80067f0:	4911      	ldr	r1, [pc, #68]	@ (8006838 <xTimerCreateTimerTask+0x88>)
 80067f2:	4812      	ldr	r0, [pc, #72]	@ (800683c <xTimerCreateTimerTask+0x8c>)
 80067f4:	f7fe ffa6 	bl	8005744 <xTaskCreateStatic>
 80067f8:	4603      	mov	r3, r0
 80067fa:	4a11      	ldr	r2, [pc, #68]	@ (8006840 <xTimerCreateTimerTask+0x90>)
 80067fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067fe:	4b10      	ldr	r3, [pc, #64]	@ (8006840 <xTimerCreateTimerTask+0x90>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d001      	beq.n	800680a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006806:	2301      	movs	r3, #1
 8006808:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d10b      	bne.n	8006828 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	613b      	str	r3, [r7, #16]
}
 8006822:	bf00      	nop
 8006824:	bf00      	nop
 8006826:	e7fd      	b.n	8006824 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006828:	697b      	ldr	r3, [r7, #20]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3718      	adds	r7, #24
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	20001144 	.word	0x20001144
 8006838:	0800834c 	.word	0x0800834c
 800683c:	0800697d 	.word	0x0800697d
 8006840:	20001148 	.word	0x20001148

08006844 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08a      	sub	sp, #40	@ 0x28
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
 8006850:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006852:	2300      	movs	r3, #0
 8006854:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10b      	bne.n	8006874 <xTimerGenericCommand+0x30>
	__asm volatile
 800685c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006860:	f383 8811 	msr	BASEPRI, r3
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	623b      	str	r3, [r7, #32]
}
 800686e:	bf00      	nop
 8006870:	bf00      	nop
 8006872:	e7fd      	b.n	8006870 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006874:	4b19      	ldr	r3, [pc, #100]	@ (80068dc <xTimerGenericCommand+0x98>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d02a      	beq.n	80068d2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2b05      	cmp	r3, #5
 800688c:	dc18      	bgt.n	80068c0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800688e:	f7ff fdad 	bl	80063ec <xTaskGetSchedulerState>
 8006892:	4603      	mov	r3, r0
 8006894:	2b02      	cmp	r3, #2
 8006896:	d109      	bne.n	80068ac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006898:	4b10      	ldr	r3, [pc, #64]	@ (80068dc <xTimerGenericCommand+0x98>)
 800689a:	6818      	ldr	r0, [r3, #0]
 800689c:	f107 0110 	add.w	r1, r7, #16
 80068a0:	2300      	movs	r3, #0
 80068a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a4:	f7fe fa38 	bl	8004d18 <xQueueGenericSend>
 80068a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80068aa:	e012      	b.n	80068d2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80068ac:	4b0b      	ldr	r3, [pc, #44]	@ (80068dc <xTimerGenericCommand+0x98>)
 80068ae:	6818      	ldr	r0, [r3, #0]
 80068b0:	f107 0110 	add.w	r1, r7, #16
 80068b4:	2300      	movs	r3, #0
 80068b6:	2200      	movs	r2, #0
 80068b8:	f7fe fa2e 	bl	8004d18 <xQueueGenericSend>
 80068bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80068be:	e008      	b.n	80068d2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80068c0:	4b06      	ldr	r3, [pc, #24]	@ (80068dc <xTimerGenericCommand+0x98>)
 80068c2:	6818      	ldr	r0, [r3, #0]
 80068c4:	f107 0110 	add.w	r1, r7, #16
 80068c8:	2300      	movs	r3, #0
 80068ca:	683a      	ldr	r2, [r7, #0]
 80068cc:	f7fe fb26 	bl	8004f1c <xQueueGenericSendFromISR>
 80068d0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3728      	adds	r7, #40	@ 0x28
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	20001144 	.word	0x20001144

080068e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b088      	sub	sp, #32
 80068e4:	af02      	add	r7, sp, #8
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068ea:	4b23      	ldr	r3, [pc, #140]	@ (8006978 <prvProcessExpiredTimer+0x98>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	3304      	adds	r3, #4
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7fe f89d 	bl	8004a38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006904:	f003 0304 	and.w	r3, r3, #4
 8006908:	2b00      	cmp	r3, #0
 800690a:	d023      	beq.n	8006954 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	699a      	ldr	r2, [r3, #24]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	18d1      	adds	r1, r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	683a      	ldr	r2, [r7, #0]
 8006918:	6978      	ldr	r0, [r7, #20]
 800691a:	f000 f8d3 	bl	8006ac4 <prvInsertTimerInActiveList>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d020      	beq.n	8006966 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006924:	2300      	movs	r3, #0
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	2300      	movs	r3, #0
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	2100      	movs	r1, #0
 800692e:	6978      	ldr	r0, [r7, #20]
 8006930:	f7ff ff88 	bl	8006844 <xTimerGenericCommand>
 8006934:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d114      	bne.n	8006966 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800693c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006940:	f383 8811 	msr	BASEPRI, r3
 8006944:	f3bf 8f6f 	isb	sy
 8006948:	f3bf 8f4f 	dsb	sy
 800694c:	60fb      	str	r3, [r7, #12]
}
 800694e:	bf00      	nop
 8006950:	bf00      	nop
 8006952:	e7fd      	b.n	8006950 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800695a:	f023 0301 	bic.w	r3, r3, #1
 800695e:	b2da      	uxtb	r2, r3
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	6978      	ldr	r0, [r7, #20]
 800696c:	4798      	blx	r3
}
 800696e:	bf00      	nop
 8006970:	3718      	adds	r7, #24
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop
 8006978:	2000113c 	.word	0x2000113c

0800697c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006984:	f107 0308 	add.w	r3, r7, #8
 8006988:	4618      	mov	r0, r3
 800698a:	f000 f859 	bl	8006a40 <prvGetNextExpireTime>
 800698e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	4619      	mov	r1, r3
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 f805 	bl	80069a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800699a:	f000 f8d5 	bl	8006b48 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800699e:	bf00      	nop
 80069a0:	e7f0      	b.n	8006984 <prvTimerTask+0x8>
	...

080069a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80069ae:	f7ff f92d 	bl	8005c0c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069b2:	f107 0308 	add.w	r3, r7, #8
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 f864 	bl	8006a84 <prvSampleTimeNow>
 80069bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d130      	bne.n	8006a26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10a      	bne.n	80069e0 <prvProcessTimerOrBlockTask+0x3c>
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d806      	bhi.n	80069e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80069d2:	f7ff f929 	bl	8005c28 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80069d6:	68f9      	ldr	r1, [r7, #12]
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f7ff ff81 	bl	80068e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80069de:	e024      	b.n	8006a2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d008      	beq.n	80069f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80069e6:	4b13      	ldr	r3, [pc, #76]	@ (8006a34 <prvProcessTimerOrBlockTask+0x90>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d101      	bne.n	80069f4 <prvProcessTimerOrBlockTask+0x50>
 80069f0:	2301      	movs	r3, #1
 80069f2:	e000      	b.n	80069f6 <prvProcessTimerOrBlockTask+0x52>
 80069f4:	2300      	movs	r3, #0
 80069f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006a38 <prvProcessTimerOrBlockTask+0x94>)
 80069fa:	6818      	ldr	r0, [r3, #0]
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	4619      	mov	r1, r3
 8006a06:	f7fe fe69 	bl	80056dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006a0a:	f7ff f90d 	bl	8005c28 <xTaskResumeAll>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10a      	bne.n	8006a2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006a14:	4b09      	ldr	r3, [pc, #36]	@ (8006a3c <prvProcessTimerOrBlockTask+0x98>)
 8006a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a1a:	601a      	str	r2, [r3, #0]
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	f3bf 8f6f 	isb	sy
}
 8006a24:	e001      	b.n	8006a2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006a26:	f7ff f8ff 	bl	8005c28 <xTaskResumeAll>
}
 8006a2a:	bf00      	nop
 8006a2c:	3710      	adds	r7, #16
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	20001140 	.word	0x20001140
 8006a38:	20001144 	.word	0x20001144
 8006a3c:	e000ed04 	.word	0xe000ed04

08006a40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006a40:	b480      	push	{r7}
 8006a42:	b085      	sub	sp, #20
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006a48:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <prvGetNextExpireTime+0x40>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <prvGetNextExpireTime+0x16>
 8006a52:	2201      	movs	r2, #1
 8006a54:	e000      	b.n	8006a58 <prvGetNextExpireTime+0x18>
 8006a56:	2200      	movs	r2, #0
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d105      	bne.n	8006a70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a64:	4b06      	ldr	r3, [pc, #24]	@ (8006a80 <prvGetNextExpireTime+0x40>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	60fb      	str	r3, [r7, #12]
 8006a6e:	e001      	b.n	8006a74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a70:	2300      	movs	r3, #0
 8006a72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a74:	68fb      	ldr	r3, [r7, #12]
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bc80      	pop	{r7}
 8006a7e:	4770      	bx	lr
 8006a80:	2000113c 	.word	0x2000113c

08006a84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a8c:	f7ff f96a 	bl	8005d64 <xTaskGetTickCount>
 8006a90:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a92:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac0 <prvSampleTimeNow+0x3c>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d205      	bcs.n	8006aa8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a9c:	f000 f93a 	bl	8006d14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	e002      	b.n	8006aae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006aae:	4a04      	ldr	r2, [pc, #16]	@ (8006ac0 <prvSampleTimeNow+0x3c>)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3710      	adds	r7, #16
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	2000114c 	.word	0x2000114c

08006ac4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b086      	sub	sp, #24
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
 8006ad0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ae2:	68ba      	ldr	r2, [r7, #8]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d812      	bhi.n	8006b10 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	1ad2      	subs	r2, r2, r3
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d302      	bcc.n	8006afe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006af8:	2301      	movs	r3, #1
 8006afa:	617b      	str	r3, [r7, #20]
 8006afc:	e01b      	b.n	8006b36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006afe:	4b10      	ldr	r3, [pc, #64]	@ (8006b40 <prvInsertTimerInActiveList+0x7c>)
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	3304      	adds	r3, #4
 8006b06:	4619      	mov	r1, r3
 8006b08:	4610      	mov	r0, r2
 8006b0a:	f7fd ff5d 	bl	80049c8 <vListInsert>
 8006b0e:	e012      	b.n	8006b36 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d206      	bcs.n	8006b26 <prvInsertTimerInActiveList+0x62>
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d302      	bcc.n	8006b26 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006b20:	2301      	movs	r3, #1
 8006b22:	617b      	str	r3, [r7, #20]
 8006b24:	e007      	b.n	8006b36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b26:	4b07      	ldr	r3, [pc, #28]	@ (8006b44 <prvInsertTimerInActiveList+0x80>)
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	4619      	mov	r1, r3
 8006b30:	4610      	mov	r0, r2
 8006b32:	f7fd ff49 	bl	80049c8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006b36:	697b      	ldr	r3, [r7, #20]
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3718      	adds	r7, #24
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	20001140 	.word	0x20001140
 8006b44:	2000113c 	.word	0x2000113c

08006b48 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b08e      	sub	sp, #56	@ 0x38
 8006b4c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b4e:	e0ce      	b.n	8006cee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	da19      	bge.n	8006b8a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006b56:	1d3b      	adds	r3, r7, #4
 8006b58:	3304      	adds	r3, #4
 8006b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d10b      	bne.n	8006b7a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	61fb      	str	r3, [r7, #28]
}
 8006b74:	bf00      	nop
 8006b76:	bf00      	nop
 8006b78:	e7fd      	b.n	8006b76 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b80:	6850      	ldr	r0, [r2, #4]
 8006b82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b84:	6892      	ldr	r2, [r2, #8]
 8006b86:	4611      	mov	r1, r2
 8006b88:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f2c0 80ae 	blt.w	8006cee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d004      	beq.n	8006ba8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba0:	3304      	adds	r3, #4
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7fd ff48 	bl	8004a38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ba8:	463b      	mov	r3, r7
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7ff ff6a 	bl	8006a84 <prvSampleTimeNow>
 8006bb0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b09      	cmp	r3, #9
 8006bb6:	f200 8097 	bhi.w	8006ce8 <prvProcessReceivedCommands+0x1a0>
 8006bba:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc0 <prvProcessReceivedCommands+0x78>)
 8006bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc0:	08006be9 	.word	0x08006be9
 8006bc4:	08006be9 	.word	0x08006be9
 8006bc8:	08006be9 	.word	0x08006be9
 8006bcc:	08006c5f 	.word	0x08006c5f
 8006bd0:	08006c73 	.word	0x08006c73
 8006bd4:	08006cbf 	.word	0x08006cbf
 8006bd8:	08006be9 	.word	0x08006be9
 8006bdc:	08006be9 	.word	0x08006be9
 8006be0:	08006c5f 	.word	0x08006c5f
 8006be4:	08006c73 	.word	0x08006c73
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bee:	f043 0301 	orr.w	r3, r3, #1
 8006bf2:	b2da      	uxtb	r2, r3
 8006bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006bfa:	68ba      	ldr	r2, [r7, #8]
 8006bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	18d1      	adds	r1, r2, r3
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c08:	f7ff ff5c 	bl	8006ac4 <prvInsertTimerInActiveList>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d06c      	beq.n	8006cec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c20:	f003 0304 	and.w	r3, r3, #4
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d061      	beq.n	8006cec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	441a      	add	r2, r3
 8006c30:	2300      	movs	r3, #0
 8006c32:	9300      	str	r3, [sp, #0]
 8006c34:	2300      	movs	r3, #0
 8006c36:	2100      	movs	r1, #0
 8006c38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c3a:	f7ff fe03 	bl	8006844 <xTimerGenericCommand>
 8006c3e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006c40:	6a3b      	ldr	r3, [r7, #32]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d152      	bne.n	8006cec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	61bb      	str	r3, [r7, #24]
}
 8006c58:	bf00      	nop
 8006c5a:	bf00      	nop
 8006c5c:	e7fd      	b.n	8006c5a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c64:	f023 0301 	bic.w	r3, r3, #1
 8006c68:	b2da      	uxtb	r2, r3
 8006c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006c70:	e03d      	b.n	8006cee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c78:	f043 0301 	orr.w	r3, r3, #1
 8006c7c:	b2da      	uxtb	r2, r3
 8006c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006c84:	68ba      	ldr	r2, [r7, #8]
 8006c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c88:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c8c:	699b      	ldr	r3, [r3, #24]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d10b      	bne.n	8006caa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c96:	f383 8811 	msr	BASEPRI, r3
 8006c9a:	f3bf 8f6f 	isb	sy
 8006c9e:	f3bf 8f4f 	dsb	sy
 8006ca2:	617b      	str	r3, [r7, #20]
}
 8006ca4:	bf00      	nop
 8006ca6:	bf00      	nop
 8006ca8:	e7fd      	b.n	8006ca6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cac:	699a      	ldr	r2, [r3, #24]
 8006cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb0:	18d1      	adds	r1, r2, r3
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cb8:	f7ff ff04 	bl	8006ac4 <prvInsertTimerInActiveList>
					break;
 8006cbc:	e017      	b.n	8006cee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cc4:	f003 0302 	and.w	r3, r3, #2
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d103      	bne.n	8006cd4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006ccc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cce:	f000 fb85 	bl	80073dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006cd2:	e00c      	b.n	8006cee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cda:	f023 0301 	bic.w	r3, r3, #1
 8006cde:	b2da      	uxtb	r2, r3
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ce6:	e002      	b.n	8006cee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ce8:	bf00      	nop
 8006cea:	e000      	b.n	8006cee <prvProcessReceivedCommands+0x1a6>
					break;
 8006cec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006cee:	4b08      	ldr	r3, [pc, #32]	@ (8006d10 <prvProcessReceivedCommands+0x1c8>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	1d39      	adds	r1, r7, #4
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7fe f9ae 	bl	8005058 <xQueueReceive>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f47f af26 	bne.w	8006b50 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop
 8006d08:	3730      	adds	r7, #48	@ 0x30
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	20001144 	.word	0x20001144

08006d14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b088      	sub	sp, #32
 8006d18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d1a:	e049      	b.n	8006db0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006d1c:	4b2e      	ldr	r3, [pc, #184]	@ (8006dd8 <prvSwitchTimerLists+0xc4>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d26:	4b2c      	ldr	r3, [pc, #176]	@ (8006dd8 <prvSwitchTimerLists+0xc4>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	3304      	adds	r3, #4
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7fd fe7f 	bl	8004a38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6a1b      	ldr	r3, [r3, #32]
 8006d3e:	68f8      	ldr	r0, [r7, #12]
 8006d40:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d48:	f003 0304 	and.w	r3, r3, #4
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d02f      	beq.n	8006db0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	4413      	add	r3, r2
 8006d58:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d90e      	bls.n	8006d80 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	68ba      	ldr	r2, [r7, #8]
 8006d66:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8006dd8 <prvSwitchTimerLists+0xc4>)
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	3304      	adds	r3, #4
 8006d76:	4619      	mov	r1, r3
 8006d78:	4610      	mov	r0, r2
 8006d7a:	f7fd fe25 	bl	80049c8 <vListInsert>
 8006d7e:	e017      	b.n	8006db0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d80:	2300      	movs	r3, #0
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	2300      	movs	r3, #0
 8006d86:	693a      	ldr	r2, [r7, #16]
 8006d88:	2100      	movs	r1, #0
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f7ff fd5a 	bl	8006844 <xTimerGenericCommand>
 8006d90:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10b      	bne.n	8006db0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d9c:	f383 8811 	msr	BASEPRI, r3
 8006da0:	f3bf 8f6f 	isb	sy
 8006da4:	f3bf 8f4f 	dsb	sy
 8006da8:	603b      	str	r3, [r7, #0]
}
 8006daa:	bf00      	nop
 8006dac:	bf00      	nop
 8006dae:	e7fd      	b.n	8006dac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006db0:	4b09      	ldr	r3, [pc, #36]	@ (8006dd8 <prvSwitchTimerLists+0xc4>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1b0      	bne.n	8006d1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006dba:	4b07      	ldr	r3, [pc, #28]	@ (8006dd8 <prvSwitchTimerLists+0xc4>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006dc0:	4b06      	ldr	r3, [pc, #24]	@ (8006ddc <prvSwitchTimerLists+0xc8>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a04      	ldr	r2, [pc, #16]	@ (8006dd8 <prvSwitchTimerLists+0xc4>)
 8006dc6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006dc8:	4a04      	ldr	r2, [pc, #16]	@ (8006ddc <prvSwitchTimerLists+0xc8>)
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	6013      	str	r3, [r2, #0]
}
 8006dce:	bf00      	nop
 8006dd0:	3718      	adds	r7, #24
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	2000113c 	.word	0x2000113c
 8006ddc:	20001140 	.word	0x20001140

08006de0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b082      	sub	sp, #8
 8006de4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006de6:	f000 f929 	bl	800703c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006dea:	4b15      	ldr	r3, [pc, #84]	@ (8006e40 <prvCheckForValidListAndQueue+0x60>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d120      	bne.n	8006e34 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006df2:	4814      	ldr	r0, [pc, #80]	@ (8006e44 <prvCheckForValidListAndQueue+0x64>)
 8006df4:	f7fd fd9a 	bl	800492c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006df8:	4813      	ldr	r0, [pc, #76]	@ (8006e48 <prvCheckForValidListAndQueue+0x68>)
 8006dfa:	f7fd fd97 	bl	800492c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006dfe:	4b13      	ldr	r3, [pc, #76]	@ (8006e4c <prvCheckForValidListAndQueue+0x6c>)
 8006e00:	4a10      	ldr	r2, [pc, #64]	@ (8006e44 <prvCheckForValidListAndQueue+0x64>)
 8006e02:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006e04:	4b12      	ldr	r3, [pc, #72]	@ (8006e50 <prvCheckForValidListAndQueue+0x70>)
 8006e06:	4a10      	ldr	r2, [pc, #64]	@ (8006e48 <prvCheckForValidListAndQueue+0x68>)
 8006e08:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	4b11      	ldr	r3, [pc, #68]	@ (8006e54 <prvCheckForValidListAndQueue+0x74>)
 8006e10:	4a11      	ldr	r2, [pc, #68]	@ (8006e58 <prvCheckForValidListAndQueue+0x78>)
 8006e12:	2110      	movs	r1, #16
 8006e14:	200a      	movs	r0, #10
 8006e16:	f7fd fea3 	bl	8004b60 <xQueueGenericCreateStatic>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	4a08      	ldr	r2, [pc, #32]	@ (8006e40 <prvCheckForValidListAndQueue+0x60>)
 8006e1e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006e20:	4b07      	ldr	r3, [pc, #28]	@ (8006e40 <prvCheckForValidListAndQueue+0x60>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d005      	beq.n	8006e34 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006e28:	4b05      	ldr	r3, [pc, #20]	@ (8006e40 <prvCheckForValidListAndQueue+0x60>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	490b      	ldr	r1, [pc, #44]	@ (8006e5c <prvCheckForValidListAndQueue+0x7c>)
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fe fc2c 	bl	800568c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e34:	f000 f932 	bl	800709c <vPortExitCritical>
}
 8006e38:	bf00      	nop
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	20001144 	.word	0x20001144
 8006e44:	20001114 	.word	0x20001114
 8006e48:	20001128 	.word	0x20001128
 8006e4c:	2000113c 	.word	0x2000113c
 8006e50:	20001140 	.word	0x20001140
 8006e54:	200011f0 	.word	0x200011f0
 8006e58:	20001150 	.word	0x20001150
 8006e5c:	08008354 	.word	0x08008354

08006e60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	3b04      	subs	r3, #4
 8006e70:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006e78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	3b04      	subs	r3, #4
 8006e7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f023 0201 	bic.w	r2, r3, #1
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	3b04      	subs	r3, #4
 8006e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e90:	4a08      	ldr	r2, [pc, #32]	@ (8006eb4 <pxPortInitialiseStack+0x54>)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3b14      	subs	r3, #20
 8006e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3b20      	subs	r3, #32
 8006ea6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3714      	adds	r7, #20
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bc80      	pop	{r7}
 8006eb2:	4770      	bx	lr
 8006eb4:	08006eb9 	.word	0x08006eb9

08006eb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006ec2:	4b12      	ldr	r3, [pc, #72]	@ (8006f0c <prvTaskExitError+0x54>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eca:	d00b      	beq.n	8006ee4 <prvTaskExitError+0x2c>
	__asm volatile
 8006ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed0:	f383 8811 	msr	BASEPRI, r3
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	f3bf 8f4f 	dsb	sy
 8006edc:	60fb      	str	r3, [r7, #12]
}
 8006ede:	bf00      	nop
 8006ee0:	bf00      	nop
 8006ee2:	e7fd      	b.n	8006ee0 <prvTaskExitError+0x28>
	__asm volatile
 8006ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	60bb      	str	r3, [r7, #8]
}
 8006ef6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006ef8:	bf00      	nop
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d0fc      	beq.n	8006efa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006f00:	bf00      	nop
 8006f02:	bf00      	nop
 8006f04:	3714      	adds	r7, #20
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bc80      	pop	{r7}
 8006f0a:	4770      	bx	lr
 8006f0c:	20000014 	.word	0x20000014

08006f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006f10:	4b07      	ldr	r3, [pc, #28]	@ (8006f30 <pxCurrentTCBConst2>)
 8006f12:	6819      	ldr	r1, [r3, #0]
 8006f14:	6808      	ldr	r0, [r1, #0]
 8006f16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f1a:	f380 8809 	msr	PSP, r0
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f04f 0000 	mov.w	r0, #0
 8006f26:	f380 8811 	msr	BASEPRI, r0
 8006f2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006f2e:	4770      	bx	lr

08006f30 <pxCurrentTCBConst2>:
 8006f30:	20000c14 	.word	0x20000c14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006f34:	bf00      	nop
 8006f36:	bf00      	nop

08006f38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006f38:	4806      	ldr	r0, [pc, #24]	@ (8006f54 <prvPortStartFirstTask+0x1c>)
 8006f3a:	6800      	ldr	r0, [r0, #0]
 8006f3c:	6800      	ldr	r0, [r0, #0]
 8006f3e:	f380 8808 	msr	MSP, r0
 8006f42:	b662      	cpsie	i
 8006f44:	b661      	cpsie	f
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	f3bf 8f6f 	isb	sy
 8006f4e:	df00      	svc	0
 8006f50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f52:	bf00      	nop
 8006f54:	e000ed08 	.word	0xe000ed08

08006f58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f5e:	4b32      	ldr	r3, [pc, #200]	@ (8007028 <xPortStartScheduler+0xd0>)
 8006f60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	22ff      	movs	r2, #255	@ 0xff
 8006f6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f78:	78fb      	ldrb	r3, [r7, #3]
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	4b2a      	ldr	r3, [pc, #168]	@ (800702c <xPortStartScheduler+0xd4>)
 8006f84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f86:	4b2a      	ldr	r3, [pc, #168]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006f88:	2207      	movs	r2, #7
 8006f8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f8c:	e009      	b.n	8006fa2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006f8e:	4b28      	ldr	r3, [pc, #160]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3b01      	subs	r3, #1
 8006f94:	4a26      	ldr	r2, [pc, #152]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006f96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f98:	78fb      	ldrb	r3, [r7, #3]
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fa2:	78fb      	ldrb	r3, [r7, #3]
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006faa:	2b80      	cmp	r3, #128	@ 0x80
 8006fac:	d0ef      	beq.n	8006f8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006fae:	4b20      	ldr	r3, [pc, #128]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f1c3 0307 	rsb	r3, r3, #7
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d00b      	beq.n	8006fd2 <xPortStartScheduler+0x7a>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	60bb      	str	r3, [r7, #8]
}
 8006fcc:	bf00      	nop
 8006fce:	bf00      	nop
 8006fd0:	e7fd      	b.n	8006fce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006fd2:	4b17      	ldr	r3, [pc, #92]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	021b      	lsls	r3, r3, #8
 8006fd8:	4a15      	ldr	r2, [pc, #84]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006fda:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006fdc:	4b14      	ldr	r3, [pc, #80]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006fe4:	4a12      	ldr	r2, [pc, #72]	@ (8007030 <xPortStartScheduler+0xd8>)
 8006fe6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	b2da      	uxtb	r2, r3
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ff0:	4b10      	ldr	r3, [pc, #64]	@ (8007034 <xPortStartScheduler+0xdc>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a0f      	ldr	r2, [pc, #60]	@ (8007034 <xPortStartScheduler+0xdc>)
 8006ff6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006ffa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8007034 <xPortStartScheduler+0xdc>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a0c      	ldr	r2, [pc, #48]	@ (8007034 <xPortStartScheduler+0xdc>)
 8007002:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007006:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007008:	f000 f8b8 	bl	800717c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800700c:	4b0a      	ldr	r3, [pc, #40]	@ (8007038 <xPortStartScheduler+0xe0>)
 800700e:	2200      	movs	r2, #0
 8007010:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007012:	f7ff ff91 	bl	8006f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007016:	f7fe ff6d 	bl	8005ef4 <vTaskSwitchContext>
	prvTaskExitError();
 800701a:	f7ff ff4d 	bl	8006eb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	e000e400 	.word	0xe000e400
 800702c:	20001240 	.word	0x20001240
 8007030:	20001244 	.word	0x20001244
 8007034:	e000ed20 	.word	0xe000ed20
 8007038:	20000014 	.word	0x20000014

0800703c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
	__asm volatile
 8007042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007046:	f383 8811 	msr	BASEPRI, r3
 800704a:	f3bf 8f6f 	isb	sy
 800704e:	f3bf 8f4f 	dsb	sy
 8007052:	607b      	str	r3, [r7, #4]
}
 8007054:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007056:	4b0f      	ldr	r3, [pc, #60]	@ (8007094 <vPortEnterCritical+0x58>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	3301      	adds	r3, #1
 800705c:	4a0d      	ldr	r2, [pc, #52]	@ (8007094 <vPortEnterCritical+0x58>)
 800705e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007060:	4b0c      	ldr	r3, [pc, #48]	@ (8007094 <vPortEnterCritical+0x58>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d110      	bne.n	800708a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007068:	4b0b      	ldr	r3, [pc, #44]	@ (8007098 <vPortEnterCritical+0x5c>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00b      	beq.n	800708a <vPortEnterCritical+0x4e>
	__asm volatile
 8007072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	603b      	str	r3, [r7, #0]
}
 8007084:	bf00      	nop
 8007086:	bf00      	nop
 8007088:	e7fd      	b.n	8007086 <vPortEnterCritical+0x4a>
	}
}
 800708a:	bf00      	nop
 800708c:	370c      	adds	r7, #12
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr
 8007094:	20000014 	.word	0x20000014
 8007098:	e000ed04 	.word	0xe000ed04

0800709c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80070a2:	4b12      	ldr	r3, [pc, #72]	@ (80070ec <vPortExitCritical+0x50>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10b      	bne.n	80070c2 <vPortExitCritical+0x26>
	__asm volatile
 80070aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ae:	f383 8811 	msr	BASEPRI, r3
 80070b2:	f3bf 8f6f 	isb	sy
 80070b6:	f3bf 8f4f 	dsb	sy
 80070ba:	607b      	str	r3, [r7, #4]
}
 80070bc:	bf00      	nop
 80070be:	bf00      	nop
 80070c0:	e7fd      	b.n	80070be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80070c2:	4b0a      	ldr	r3, [pc, #40]	@ (80070ec <vPortExitCritical+0x50>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	3b01      	subs	r3, #1
 80070c8:	4a08      	ldr	r2, [pc, #32]	@ (80070ec <vPortExitCritical+0x50>)
 80070ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80070cc:	4b07      	ldr	r3, [pc, #28]	@ (80070ec <vPortExitCritical+0x50>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d105      	bne.n	80070e0 <vPortExitCritical+0x44>
 80070d4:	2300      	movs	r3, #0
 80070d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	f383 8811 	msr	BASEPRI, r3
}
 80070de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bc80      	pop	{r7}
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop
 80070ec:	20000014 	.word	0x20000014

080070f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80070f0:	f3ef 8009 	mrs	r0, PSP
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	4b0d      	ldr	r3, [pc, #52]	@ (8007130 <pxCurrentTCBConst>)
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007100:	6010      	str	r0, [r2, #0]
 8007102:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007106:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800710a:	f380 8811 	msr	BASEPRI, r0
 800710e:	f7fe fef1 	bl	8005ef4 <vTaskSwitchContext>
 8007112:	f04f 0000 	mov.w	r0, #0
 8007116:	f380 8811 	msr	BASEPRI, r0
 800711a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800711e:	6819      	ldr	r1, [r3, #0]
 8007120:	6808      	ldr	r0, [r1, #0]
 8007122:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007126:	f380 8809 	msr	PSP, r0
 800712a:	f3bf 8f6f 	isb	sy
 800712e:	4770      	bx	lr

08007130 <pxCurrentTCBConst>:
 8007130:	20000c14 	.word	0x20000c14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007134:	bf00      	nop
 8007136:	bf00      	nop

08007138 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
	__asm volatile
 800713e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007142:	f383 8811 	msr	BASEPRI, r3
 8007146:	f3bf 8f6f 	isb	sy
 800714a:	f3bf 8f4f 	dsb	sy
 800714e:	607b      	str	r3, [r7, #4]
}
 8007150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007152:	f7fe fe15 	bl	8005d80 <xTaskIncrementTick>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d003      	beq.n	8007164 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800715c:	4b06      	ldr	r3, [pc, #24]	@ (8007178 <xPortSysTickHandler+0x40>)
 800715e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	2300      	movs	r3, #0
 8007166:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	f383 8811 	msr	BASEPRI, r3
}
 800716e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007170:	bf00      	nop
 8007172:	3708      	adds	r7, #8
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	e000ed04 	.word	0xe000ed04

0800717c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800717c:	b480      	push	{r7}
 800717e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007180:	4b0a      	ldr	r3, [pc, #40]	@ (80071ac <vPortSetupTimerInterrupt+0x30>)
 8007182:	2200      	movs	r2, #0
 8007184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007186:	4b0a      	ldr	r3, [pc, #40]	@ (80071b0 <vPortSetupTimerInterrupt+0x34>)
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800718c:	4b09      	ldr	r3, [pc, #36]	@ (80071b4 <vPortSetupTimerInterrupt+0x38>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a09      	ldr	r2, [pc, #36]	@ (80071b8 <vPortSetupTimerInterrupt+0x3c>)
 8007192:	fba2 2303 	umull	r2, r3, r2, r3
 8007196:	099b      	lsrs	r3, r3, #6
 8007198:	4a08      	ldr	r2, [pc, #32]	@ (80071bc <vPortSetupTimerInterrupt+0x40>)
 800719a:	3b01      	subs	r3, #1
 800719c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800719e:	4b03      	ldr	r3, [pc, #12]	@ (80071ac <vPortSetupTimerInterrupt+0x30>)
 80071a0:	2207      	movs	r2, #7
 80071a2:	601a      	str	r2, [r3, #0]
}
 80071a4:	bf00      	nop
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bc80      	pop	{r7}
 80071aa:	4770      	bx	lr
 80071ac:	e000e010 	.word	0xe000e010
 80071b0:	e000e018 	.word	0xe000e018
 80071b4:	20000008 	.word	0x20000008
 80071b8:	10624dd3 	.word	0x10624dd3
 80071bc:	e000e014 	.word	0xe000e014

080071c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80071c0:	b480      	push	{r7}
 80071c2:	b085      	sub	sp, #20
 80071c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80071c6:	f3ef 8305 	mrs	r3, IPSR
 80071ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2b0f      	cmp	r3, #15
 80071d0:	d915      	bls.n	80071fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80071d2:	4a17      	ldr	r2, [pc, #92]	@ (8007230 <vPortValidateInterruptPriority+0x70>)
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	4413      	add	r3, r2
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071dc:	4b15      	ldr	r3, [pc, #84]	@ (8007234 <vPortValidateInterruptPriority+0x74>)
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	7afa      	ldrb	r2, [r7, #11]
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d20b      	bcs.n	80071fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80071e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ea:	f383 8811 	msr	BASEPRI, r3
 80071ee:	f3bf 8f6f 	isb	sy
 80071f2:	f3bf 8f4f 	dsb	sy
 80071f6:	607b      	str	r3, [r7, #4]
}
 80071f8:	bf00      	nop
 80071fa:	bf00      	nop
 80071fc:	e7fd      	b.n	80071fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007238 <vPortValidateInterruptPriority+0x78>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007206:	4b0d      	ldr	r3, [pc, #52]	@ (800723c <vPortValidateInterruptPriority+0x7c>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	429a      	cmp	r2, r3
 800720c:	d90b      	bls.n	8007226 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800720e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007212:	f383 8811 	msr	BASEPRI, r3
 8007216:	f3bf 8f6f 	isb	sy
 800721a:	f3bf 8f4f 	dsb	sy
 800721e:	603b      	str	r3, [r7, #0]
}
 8007220:	bf00      	nop
 8007222:	bf00      	nop
 8007224:	e7fd      	b.n	8007222 <vPortValidateInterruptPriority+0x62>
	}
 8007226:	bf00      	nop
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	bc80      	pop	{r7}
 800722e:	4770      	bx	lr
 8007230:	e000e3f0 	.word	0xe000e3f0
 8007234:	20001240 	.word	0x20001240
 8007238:	e000ed0c 	.word	0xe000ed0c
 800723c:	20001244 	.word	0x20001244

08007240 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b08a      	sub	sp, #40	@ 0x28
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007248:	2300      	movs	r3, #0
 800724a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800724c:	f7fe fcde 	bl	8005c0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007250:	4b5c      	ldr	r3, [pc, #368]	@ (80073c4 <pvPortMalloc+0x184>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d101      	bne.n	800725c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007258:	f000 f924 	bl	80074a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800725c:	4b5a      	ldr	r3, [pc, #360]	@ (80073c8 <pvPortMalloc+0x188>)
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4013      	ands	r3, r2
 8007264:	2b00      	cmp	r3, #0
 8007266:	f040 8095 	bne.w	8007394 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d01e      	beq.n	80072ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007270:	2208      	movs	r2, #8
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4413      	add	r3, r2
 8007276:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f003 0307 	and.w	r3, r3, #7
 800727e:	2b00      	cmp	r3, #0
 8007280:	d015      	beq.n	80072ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f023 0307 	bic.w	r3, r3, #7
 8007288:	3308      	adds	r3, #8
 800728a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f003 0307 	and.w	r3, r3, #7
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00b      	beq.n	80072ae <pvPortMalloc+0x6e>
	__asm volatile
 8007296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729a:	f383 8811 	msr	BASEPRI, r3
 800729e:	f3bf 8f6f 	isb	sy
 80072a2:	f3bf 8f4f 	dsb	sy
 80072a6:	617b      	str	r3, [r7, #20]
}
 80072a8:	bf00      	nop
 80072aa:	bf00      	nop
 80072ac:	e7fd      	b.n	80072aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d06f      	beq.n	8007394 <pvPortMalloc+0x154>
 80072b4:	4b45      	ldr	r3, [pc, #276]	@ (80073cc <pvPortMalloc+0x18c>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d86a      	bhi.n	8007394 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80072be:	4b44      	ldr	r3, [pc, #272]	@ (80073d0 <pvPortMalloc+0x190>)
 80072c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80072c2:	4b43      	ldr	r3, [pc, #268]	@ (80073d0 <pvPortMalloc+0x190>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072c8:	e004      	b.n	80072d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80072ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80072ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d903      	bls.n	80072e6 <pvPortMalloc+0xa6>
 80072de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1f1      	bne.n	80072ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072e6:	4b37      	ldr	r3, [pc, #220]	@ (80073c4 <pvPortMalloc+0x184>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d051      	beq.n	8007394 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072f0:	6a3b      	ldr	r3, [r7, #32]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2208      	movs	r2, #8
 80072f6:	4413      	add	r3, r2
 80072f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007304:	685a      	ldr	r2, [r3, #4]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	1ad2      	subs	r2, r2, r3
 800730a:	2308      	movs	r3, #8
 800730c:	005b      	lsls	r3, r3, #1
 800730e:	429a      	cmp	r2, r3
 8007310:	d920      	bls.n	8007354 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4413      	add	r3, r2
 8007318:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800731a:	69bb      	ldr	r3, [r7, #24]
 800731c:	f003 0307 	and.w	r3, r3, #7
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00b      	beq.n	800733c <pvPortMalloc+0xfc>
	__asm volatile
 8007324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007328:	f383 8811 	msr	BASEPRI, r3
 800732c:	f3bf 8f6f 	isb	sy
 8007330:	f3bf 8f4f 	dsb	sy
 8007334:	613b      	str	r3, [r7, #16]
}
 8007336:	bf00      	nop
 8007338:	bf00      	nop
 800733a:	e7fd      	b.n	8007338 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800733c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	1ad2      	subs	r2, r2, r3
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800734e:	69b8      	ldr	r0, [r7, #24]
 8007350:	f000 f90a 	bl	8007568 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007354:	4b1d      	ldr	r3, [pc, #116]	@ (80073cc <pvPortMalloc+0x18c>)
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	4a1b      	ldr	r2, [pc, #108]	@ (80073cc <pvPortMalloc+0x18c>)
 8007360:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007362:	4b1a      	ldr	r3, [pc, #104]	@ (80073cc <pvPortMalloc+0x18c>)
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	4b1b      	ldr	r3, [pc, #108]	@ (80073d4 <pvPortMalloc+0x194>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	429a      	cmp	r2, r3
 800736c:	d203      	bcs.n	8007376 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800736e:	4b17      	ldr	r3, [pc, #92]	@ (80073cc <pvPortMalloc+0x18c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a18      	ldr	r2, [pc, #96]	@ (80073d4 <pvPortMalloc+0x194>)
 8007374:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	685a      	ldr	r2, [r3, #4]
 800737a:	4b13      	ldr	r3, [pc, #76]	@ (80073c8 <pvPortMalloc+0x188>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	431a      	orrs	r2, r3
 8007380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007382:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007386:	2200      	movs	r2, #0
 8007388:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800738a:	4b13      	ldr	r3, [pc, #76]	@ (80073d8 <pvPortMalloc+0x198>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3301      	adds	r3, #1
 8007390:	4a11      	ldr	r2, [pc, #68]	@ (80073d8 <pvPortMalloc+0x198>)
 8007392:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007394:	f7fe fc48 	bl	8005c28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	f003 0307 	and.w	r3, r3, #7
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00b      	beq.n	80073ba <pvPortMalloc+0x17a>
	__asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	60fb      	str	r3, [r7, #12]
}
 80073b4:	bf00      	nop
 80073b6:	bf00      	nop
 80073b8:	e7fd      	b.n	80073b6 <pvPortMalloc+0x176>
	return pvReturn;
 80073ba:	69fb      	ldr	r3, [r7, #28]
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3728      	adds	r7, #40	@ 0x28
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	20001e50 	.word	0x20001e50
 80073c8:	20001e64 	.word	0x20001e64
 80073cc:	20001e54 	.word	0x20001e54
 80073d0:	20001e48 	.word	0x20001e48
 80073d4:	20001e58 	.word	0x20001e58
 80073d8:	20001e5c 	.word	0x20001e5c

080073dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d04f      	beq.n	800748e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073ee:	2308      	movs	r3, #8
 80073f0:	425b      	negs	r3, r3
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	4413      	add	r3, r2
 80073f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	4b25      	ldr	r3, [pc, #148]	@ (8007498 <vPortFree+0xbc>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4013      	ands	r3, r2
 8007406:	2b00      	cmp	r3, #0
 8007408:	d10b      	bne.n	8007422 <vPortFree+0x46>
	__asm volatile
 800740a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740e:	f383 8811 	msr	BASEPRI, r3
 8007412:	f3bf 8f6f 	isb	sy
 8007416:	f3bf 8f4f 	dsb	sy
 800741a:	60fb      	str	r3, [r7, #12]
}
 800741c:	bf00      	nop
 800741e:	bf00      	nop
 8007420:	e7fd      	b.n	800741e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00b      	beq.n	8007442 <vPortFree+0x66>
	__asm volatile
 800742a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800742e:	f383 8811 	msr	BASEPRI, r3
 8007432:	f3bf 8f6f 	isb	sy
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	60bb      	str	r3, [r7, #8]
}
 800743c:	bf00      	nop
 800743e:	bf00      	nop
 8007440:	e7fd      	b.n	800743e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	685a      	ldr	r2, [r3, #4]
 8007446:	4b14      	ldr	r3, [pc, #80]	@ (8007498 <vPortFree+0xbc>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4013      	ands	r3, r2
 800744c:	2b00      	cmp	r3, #0
 800744e:	d01e      	beq.n	800748e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d11a      	bne.n	800748e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	4b0e      	ldr	r3, [pc, #56]	@ (8007498 <vPortFree+0xbc>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	43db      	mvns	r3, r3
 8007462:	401a      	ands	r2, r3
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007468:	f7fe fbd0 	bl	8005c0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	685a      	ldr	r2, [r3, #4]
 8007470:	4b0a      	ldr	r3, [pc, #40]	@ (800749c <vPortFree+0xc0>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4413      	add	r3, r2
 8007476:	4a09      	ldr	r2, [pc, #36]	@ (800749c <vPortFree+0xc0>)
 8007478:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800747a:	6938      	ldr	r0, [r7, #16]
 800747c:	f000 f874 	bl	8007568 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007480:	4b07      	ldr	r3, [pc, #28]	@ (80074a0 <vPortFree+0xc4>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	3301      	adds	r3, #1
 8007486:	4a06      	ldr	r2, [pc, #24]	@ (80074a0 <vPortFree+0xc4>)
 8007488:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800748a:	f7fe fbcd 	bl	8005c28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800748e:	bf00      	nop
 8007490:	3718      	adds	r7, #24
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
 8007496:	bf00      	nop
 8007498:	20001e64 	.word	0x20001e64
 800749c:	20001e54 	.word	0x20001e54
 80074a0:	20001e60 	.word	0x20001e60

080074a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80074a4:	b480      	push	{r7}
 80074a6:	b085      	sub	sp, #20
 80074a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80074aa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80074ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80074b0:	4b27      	ldr	r3, [pc, #156]	@ (8007550 <prvHeapInit+0xac>)
 80074b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f003 0307 	and.w	r3, r3, #7
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00c      	beq.n	80074d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	3307      	adds	r3, #7
 80074c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f023 0307 	bic.w	r3, r3, #7
 80074ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80074cc:	68ba      	ldr	r2, [r7, #8]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	4a1f      	ldr	r2, [pc, #124]	@ (8007550 <prvHeapInit+0xac>)
 80074d4:	4413      	add	r3, r2
 80074d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80074dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007554 <prvHeapInit+0xb0>)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80074e2:	4b1c      	ldr	r3, [pc, #112]	@ (8007554 <prvHeapInit+0xb0>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	68ba      	ldr	r2, [r7, #8]
 80074ec:	4413      	add	r3, r2
 80074ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074f0:	2208      	movs	r2, #8
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	1a9b      	subs	r3, r3, r2
 80074f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f023 0307 	bic.w	r3, r3, #7
 80074fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4a15      	ldr	r2, [pc, #84]	@ (8007558 <prvHeapInit+0xb4>)
 8007504:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007506:	4b14      	ldr	r3, [pc, #80]	@ (8007558 <prvHeapInit+0xb4>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2200      	movs	r2, #0
 800750c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800750e:	4b12      	ldr	r3, [pc, #72]	@ (8007558 <prvHeapInit+0xb4>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2200      	movs	r2, #0
 8007514:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	1ad2      	subs	r2, r2, r3
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007524:	4b0c      	ldr	r3, [pc, #48]	@ (8007558 <prvHeapInit+0xb4>)
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	4a0a      	ldr	r2, [pc, #40]	@ (800755c <prvHeapInit+0xb8>)
 8007532:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	4a09      	ldr	r2, [pc, #36]	@ (8007560 <prvHeapInit+0xbc>)
 800753a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800753c:	4b09      	ldr	r3, [pc, #36]	@ (8007564 <prvHeapInit+0xc0>)
 800753e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007542:	601a      	str	r2, [r3, #0]
}
 8007544:	bf00      	nop
 8007546:	3714      	adds	r7, #20
 8007548:	46bd      	mov	sp, r7
 800754a:	bc80      	pop	{r7}
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	20001248 	.word	0x20001248
 8007554:	20001e48 	.word	0x20001e48
 8007558:	20001e50 	.word	0x20001e50
 800755c:	20001e58 	.word	0x20001e58
 8007560:	20001e54 	.word	0x20001e54
 8007564:	20001e64 	.word	0x20001e64

08007568 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007570:	4b27      	ldr	r3, [pc, #156]	@ (8007610 <prvInsertBlockIntoFreeList+0xa8>)
 8007572:	60fb      	str	r3, [r7, #12]
 8007574:	e002      	b.n	800757c <prvInsertBlockIntoFreeList+0x14>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	429a      	cmp	r2, r3
 8007584:	d8f7      	bhi.n	8007576 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	68ba      	ldr	r2, [r7, #8]
 8007590:	4413      	add	r3, r2
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	429a      	cmp	r2, r3
 8007596:	d108      	bne.n	80075aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	685a      	ldr	r2, [r3, #4]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	441a      	add	r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	68ba      	ldr	r2, [r7, #8]
 80075b4:	441a      	add	r2, r3
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d118      	bne.n	80075f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	4b14      	ldr	r3, [pc, #80]	@ (8007614 <prvInsertBlockIntoFreeList+0xac>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d00d      	beq.n	80075e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	441a      	add	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	601a      	str	r2, [r3, #0]
 80075e4:	e008      	b.n	80075f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80075e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007614 <prvInsertBlockIntoFreeList+0xac>)
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	601a      	str	r2, [r3, #0]
 80075ee:	e003      	b.n	80075f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075f8:	68fa      	ldr	r2, [r7, #12]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d002      	beq.n	8007606 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007606:	bf00      	nop
 8007608:	3714      	adds	r7, #20
 800760a:	46bd      	mov	sp, r7
 800760c:	bc80      	pop	{r7}
 800760e:	4770      	bx	lr
 8007610:	20001e48 	.word	0x20001e48
 8007614:	20001e50 	.word	0x20001e50

08007618 <_Znwj>:
 8007618:	2801      	cmp	r0, #1
 800761a:	bf38      	it	cc
 800761c:	2001      	movcc	r0, #1
 800761e:	b510      	push	{r4, lr}
 8007620:	4604      	mov	r4, r0
 8007622:	4620      	mov	r0, r4
 8007624:	f000 f81a 	bl	800765c <malloc>
 8007628:	b100      	cbz	r0, 800762c <_Znwj+0x14>
 800762a:	bd10      	pop	{r4, pc}
 800762c:	f000 f806 	bl	800763c <_ZSt15get_new_handlerv>
 8007630:	b908      	cbnz	r0, 8007636 <_Znwj+0x1e>
 8007632:	f000 f80b 	bl	800764c <abort>
 8007636:	4780      	blx	r0
 8007638:	e7f3      	b.n	8007622 <_Znwj+0xa>
	...

0800763c <_ZSt15get_new_handlerv>:
 800763c:	4b02      	ldr	r3, [pc, #8]	@ (8007648 <_ZSt15get_new_handlerv+0xc>)
 800763e:	6818      	ldr	r0, [r3, #0]
 8007640:	f3bf 8f5b 	dmb	ish
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	20001e68 	.word	0x20001e68

0800764c <abort>:
 800764c:	2006      	movs	r0, #6
 800764e:	b508      	push	{r3, lr}
 8007650:	f000 f920 	bl	8007894 <raise>
 8007654:	2001      	movs	r0, #1
 8007656:	f7f9 fc9a 	bl	8000f8e <_exit>
	...

0800765c <malloc>:
 800765c:	4b02      	ldr	r3, [pc, #8]	@ (8007668 <malloc+0xc>)
 800765e:	4601      	mov	r1, r0
 8007660:	6818      	ldr	r0, [r3, #0]
 8007662:	f000 b825 	b.w	80076b0 <_malloc_r>
 8007666:	bf00      	nop
 8007668:	20000018 	.word	0x20000018

0800766c <sbrk_aligned>:
 800766c:	b570      	push	{r4, r5, r6, lr}
 800766e:	4e0f      	ldr	r6, [pc, #60]	@ (80076ac <sbrk_aligned+0x40>)
 8007670:	460c      	mov	r4, r1
 8007672:	6831      	ldr	r1, [r6, #0]
 8007674:	4605      	mov	r5, r0
 8007676:	b911      	cbnz	r1, 800767e <sbrk_aligned+0x12>
 8007678:	f000 f986 	bl	8007988 <_sbrk_r>
 800767c:	6030      	str	r0, [r6, #0]
 800767e:	4621      	mov	r1, r4
 8007680:	4628      	mov	r0, r5
 8007682:	f000 f981 	bl	8007988 <_sbrk_r>
 8007686:	1c43      	adds	r3, r0, #1
 8007688:	d103      	bne.n	8007692 <sbrk_aligned+0x26>
 800768a:	f04f 34ff 	mov.w	r4, #4294967295
 800768e:	4620      	mov	r0, r4
 8007690:	bd70      	pop	{r4, r5, r6, pc}
 8007692:	1cc4      	adds	r4, r0, #3
 8007694:	f024 0403 	bic.w	r4, r4, #3
 8007698:	42a0      	cmp	r0, r4
 800769a:	d0f8      	beq.n	800768e <sbrk_aligned+0x22>
 800769c:	1a21      	subs	r1, r4, r0
 800769e:	4628      	mov	r0, r5
 80076a0:	f000 f972 	bl	8007988 <_sbrk_r>
 80076a4:	3001      	adds	r0, #1
 80076a6:	d1f2      	bne.n	800768e <sbrk_aligned+0x22>
 80076a8:	e7ef      	b.n	800768a <sbrk_aligned+0x1e>
 80076aa:	bf00      	nop
 80076ac:	20001e6c 	.word	0x20001e6c

080076b0 <_malloc_r>:
 80076b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076b4:	1ccd      	adds	r5, r1, #3
 80076b6:	f025 0503 	bic.w	r5, r5, #3
 80076ba:	3508      	adds	r5, #8
 80076bc:	2d0c      	cmp	r5, #12
 80076be:	bf38      	it	cc
 80076c0:	250c      	movcc	r5, #12
 80076c2:	2d00      	cmp	r5, #0
 80076c4:	4606      	mov	r6, r0
 80076c6:	db01      	blt.n	80076cc <_malloc_r+0x1c>
 80076c8:	42a9      	cmp	r1, r5
 80076ca:	d904      	bls.n	80076d6 <_malloc_r+0x26>
 80076cc:	230c      	movs	r3, #12
 80076ce:	6033      	str	r3, [r6, #0]
 80076d0:	2000      	movs	r0, #0
 80076d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80077ac <_malloc_r+0xfc>
 80076da:	f000 f869 	bl	80077b0 <__malloc_lock>
 80076de:	f8d8 3000 	ldr.w	r3, [r8]
 80076e2:	461c      	mov	r4, r3
 80076e4:	bb44      	cbnz	r4, 8007738 <_malloc_r+0x88>
 80076e6:	4629      	mov	r1, r5
 80076e8:	4630      	mov	r0, r6
 80076ea:	f7ff ffbf 	bl	800766c <sbrk_aligned>
 80076ee:	1c43      	adds	r3, r0, #1
 80076f0:	4604      	mov	r4, r0
 80076f2:	d158      	bne.n	80077a6 <_malloc_r+0xf6>
 80076f4:	f8d8 4000 	ldr.w	r4, [r8]
 80076f8:	4627      	mov	r7, r4
 80076fa:	2f00      	cmp	r7, #0
 80076fc:	d143      	bne.n	8007786 <_malloc_r+0xd6>
 80076fe:	2c00      	cmp	r4, #0
 8007700:	d04b      	beq.n	800779a <_malloc_r+0xea>
 8007702:	6823      	ldr	r3, [r4, #0]
 8007704:	4639      	mov	r1, r7
 8007706:	4630      	mov	r0, r6
 8007708:	eb04 0903 	add.w	r9, r4, r3
 800770c:	f000 f93c 	bl	8007988 <_sbrk_r>
 8007710:	4581      	cmp	r9, r0
 8007712:	d142      	bne.n	800779a <_malloc_r+0xea>
 8007714:	6821      	ldr	r1, [r4, #0]
 8007716:	4630      	mov	r0, r6
 8007718:	1a6d      	subs	r5, r5, r1
 800771a:	4629      	mov	r1, r5
 800771c:	f7ff ffa6 	bl	800766c <sbrk_aligned>
 8007720:	3001      	adds	r0, #1
 8007722:	d03a      	beq.n	800779a <_malloc_r+0xea>
 8007724:	6823      	ldr	r3, [r4, #0]
 8007726:	442b      	add	r3, r5
 8007728:	6023      	str	r3, [r4, #0]
 800772a:	f8d8 3000 	ldr.w	r3, [r8]
 800772e:	685a      	ldr	r2, [r3, #4]
 8007730:	bb62      	cbnz	r2, 800778c <_malloc_r+0xdc>
 8007732:	f8c8 7000 	str.w	r7, [r8]
 8007736:	e00f      	b.n	8007758 <_malloc_r+0xa8>
 8007738:	6822      	ldr	r2, [r4, #0]
 800773a:	1b52      	subs	r2, r2, r5
 800773c:	d420      	bmi.n	8007780 <_malloc_r+0xd0>
 800773e:	2a0b      	cmp	r2, #11
 8007740:	d917      	bls.n	8007772 <_malloc_r+0xc2>
 8007742:	1961      	adds	r1, r4, r5
 8007744:	42a3      	cmp	r3, r4
 8007746:	6025      	str	r5, [r4, #0]
 8007748:	bf18      	it	ne
 800774a:	6059      	strne	r1, [r3, #4]
 800774c:	6863      	ldr	r3, [r4, #4]
 800774e:	bf08      	it	eq
 8007750:	f8c8 1000 	streq.w	r1, [r8]
 8007754:	5162      	str	r2, [r4, r5]
 8007756:	604b      	str	r3, [r1, #4]
 8007758:	4630      	mov	r0, r6
 800775a:	f000 f82f 	bl	80077bc <__malloc_unlock>
 800775e:	f104 000b 	add.w	r0, r4, #11
 8007762:	1d23      	adds	r3, r4, #4
 8007764:	f020 0007 	bic.w	r0, r0, #7
 8007768:	1ac2      	subs	r2, r0, r3
 800776a:	bf1c      	itt	ne
 800776c:	1a1b      	subne	r3, r3, r0
 800776e:	50a3      	strne	r3, [r4, r2]
 8007770:	e7af      	b.n	80076d2 <_malloc_r+0x22>
 8007772:	6862      	ldr	r2, [r4, #4]
 8007774:	42a3      	cmp	r3, r4
 8007776:	bf0c      	ite	eq
 8007778:	f8c8 2000 	streq.w	r2, [r8]
 800777c:	605a      	strne	r2, [r3, #4]
 800777e:	e7eb      	b.n	8007758 <_malloc_r+0xa8>
 8007780:	4623      	mov	r3, r4
 8007782:	6864      	ldr	r4, [r4, #4]
 8007784:	e7ae      	b.n	80076e4 <_malloc_r+0x34>
 8007786:	463c      	mov	r4, r7
 8007788:	687f      	ldr	r7, [r7, #4]
 800778a:	e7b6      	b.n	80076fa <_malloc_r+0x4a>
 800778c:	461a      	mov	r2, r3
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	42a3      	cmp	r3, r4
 8007792:	d1fb      	bne.n	800778c <_malloc_r+0xdc>
 8007794:	2300      	movs	r3, #0
 8007796:	6053      	str	r3, [r2, #4]
 8007798:	e7de      	b.n	8007758 <_malloc_r+0xa8>
 800779a:	230c      	movs	r3, #12
 800779c:	4630      	mov	r0, r6
 800779e:	6033      	str	r3, [r6, #0]
 80077a0:	f000 f80c 	bl	80077bc <__malloc_unlock>
 80077a4:	e794      	b.n	80076d0 <_malloc_r+0x20>
 80077a6:	6005      	str	r5, [r0, #0]
 80077a8:	e7d6      	b.n	8007758 <_malloc_r+0xa8>
 80077aa:	bf00      	nop
 80077ac:	20001e70 	.word	0x20001e70

080077b0 <__malloc_lock>:
 80077b0:	4801      	ldr	r0, [pc, #4]	@ (80077b8 <__malloc_lock+0x8>)
 80077b2:	f000 b923 	b.w	80079fc <__retarget_lock_acquire_recursive>
 80077b6:	bf00      	nop
 80077b8:	20001fb0 	.word	0x20001fb0

080077bc <__malloc_unlock>:
 80077bc:	4801      	ldr	r0, [pc, #4]	@ (80077c4 <__malloc_unlock+0x8>)
 80077be:	f000 b91e 	b.w	80079fe <__retarget_lock_release_recursive>
 80077c2:	bf00      	nop
 80077c4:	20001fb0 	.word	0x20001fb0

080077c8 <sniprintf>:
 80077c8:	b40c      	push	{r2, r3}
 80077ca:	b530      	push	{r4, r5, lr}
 80077cc:	4b18      	ldr	r3, [pc, #96]	@ (8007830 <sniprintf+0x68>)
 80077ce:	1e0c      	subs	r4, r1, #0
 80077d0:	681d      	ldr	r5, [r3, #0]
 80077d2:	b09d      	sub	sp, #116	@ 0x74
 80077d4:	da08      	bge.n	80077e8 <sniprintf+0x20>
 80077d6:	238b      	movs	r3, #139	@ 0x8b
 80077d8:	f04f 30ff 	mov.w	r0, #4294967295
 80077dc:	602b      	str	r3, [r5, #0]
 80077de:	b01d      	add	sp, #116	@ 0x74
 80077e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077e4:	b002      	add	sp, #8
 80077e6:	4770      	bx	lr
 80077e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80077ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80077f6:	bf0c      	ite	eq
 80077f8:	4623      	moveq	r3, r4
 80077fa:	f104 33ff 	addne.w	r3, r4, #4294967295
 80077fe:	9304      	str	r3, [sp, #16]
 8007800:	9307      	str	r3, [sp, #28]
 8007802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007806:	9002      	str	r0, [sp, #8]
 8007808:	9006      	str	r0, [sp, #24]
 800780a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800780e:	4628      	mov	r0, r5
 8007810:	ab21      	add	r3, sp, #132	@ 0x84
 8007812:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007814:	a902      	add	r1, sp, #8
 8007816:	9301      	str	r3, [sp, #4]
 8007818:	f000 f9a4 	bl	8007b64 <_svfiprintf_r>
 800781c:	1c43      	adds	r3, r0, #1
 800781e:	bfbc      	itt	lt
 8007820:	238b      	movlt	r3, #139	@ 0x8b
 8007822:	602b      	strlt	r3, [r5, #0]
 8007824:	2c00      	cmp	r4, #0
 8007826:	d0da      	beq.n	80077de <sniprintf+0x16>
 8007828:	2200      	movs	r2, #0
 800782a:	9b02      	ldr	r3, [sp, #8]
 800782c:	701a      	strb	r2, [r3, #0]
 800782e:	e7d6      	b.n	80077de <sniprintf+0x16>
 8007830:	20000018 	.word	0x20000018

08007834 <memset>:
 8007834:	4603      	mov	r3, r0
 8007836:	4402      	add	r2, r0
 8007838:	4293      	cmp	r3, r2
 800783a:	d100      	bne.n	800783e <memset+0xa>
 800783c:	4770      	bx	lr
 800783e:	f803 1b01 	strb.w	r1, [r3], #1
 8007842:	e7f9      	b.n	8007838 <memset+0x4>

08007844 <_raise_r>:
 8007844:	291f      	cmp	r1, #31
 8007846:	b538      	push	{r3, r4, r5, lr}
 8007848:	4605      	mov	r5, r0
 800784a:	460c      	mov	r4, r1
 800784c:	d904      	bls.n	8007858 <_raise_r+0x14>
 800784e:	2316      	movs	r3, #22
 8007850:	6003      	str	r3, [r0, #0]
 8007852:	f04f 30ff 	mov.w	r0, #4294967295
 8007856:	bd38      	pop	{r3, r4, r5, pc}
 8007858:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800785a:	b112      	cbz	r2, 8007862 <_raise_r+0x1e>
 800785c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007860:	b94b      	cbnz	r3, 8007876 <_raise_r+0x32>
 8007862:	4628      	mov	r0, r5
 8007864:	f000 f88e 	bl	8007984 <_getpid_r>
 8007868:	4622      	mov	r2, r4
 800786a:	4601      	mov	r1, r0
 800786c:	4628      	mov	r0, r5
 800786e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007872:	f000 b875 	b.w	8007960 <_kill_r>
 8007876:	2b01      	cmp	r3, #1
 8007878:	d00a      	beq.n	8007890 <_raise_r+0x4c>
 800787a:	1c59      	adds	r1, r3, #1
 800787c:	d103      	bne.n	8007886 <_raise_r+0x42>
 800787e:	2316      	movs	r3, #22
 8007880:	6003      	str	r3, [r0, #0]
 8007882:	2001      	movs	r0, #1
 8007884:	e7e7      	b.n	8007856 <_raise_r+0x12>
 8007886:	2100      	movs	r1, #0
 8007888:	4620      	mov	r0, r4
 800788a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800788e:	4798      	blx	r3
 8007890:	2000      	movs	r0, #0
 8007892:	e7e0      	b.n	8007856 <_raise_r+0x12>

08007894 <raise>:
 8007894:	4b02      	ldr	r3, [pc, #8]	@ (80078a0 <raise+0xc>)
 8007896:	4601      	mov	r1, r0
 8007898:	6818      	ldr	r0, [r3, #0]
 800789a:	f7ff bfd3 	b.w	8007844 <_raise_r>
 800789e:	bf00      	nop
 80078a0:	20000018 	.word	0x20000018

080078a4 <_reclaim_reent>:
 80078a4:	4b2d      	ldr	r3, [pc, #180]	@ (800795c <_reclaim_reent+0xb8>)
 80078a6:	b570      	push	{r4, r5, r6, lr}
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4604      	mov	r4, r0
 80078ac:	4283      	cmp	r3, r0
 80078ae:	d053      	beq.n	8007958 <_reclaim_reent+0xb4>
 80078b0:	69c3      	ldr	r3, [r0, #28]
 80078b2:	b31b      	cbz	r3, 80078fc <_reclaim_reent+0x58>
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	b163      	cbz	r3, 80078d2 <_reclaim_reent+0x2e>
 80078b8:	2500      	movs	r5, #0
 80078ba:	69e3      	ldr	r3, [r4, #28]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	5959      	ldr	r1, [r3, r5]
 80078c0:	b9b1      	cbnz	r1, 80078f0 <_reclaim_reent+0x4c>
 80078c2:	3504      	adds	r5, #4
 80078c4:	2d80      	cmp	r5, #128	@ 0x80
 80078c6:	d1f8      	bne.n	80078ba <_reclaim_reent+0x16>
 80078c8:	69e3      	ldr	r3, [r4, #28]
 80078ca:	4620      	mov	r0, r4
 80078cc:	68d9      	ldr	r1, [r3, #12]
 80078ce:	f000 f8a5 	bl	8007a1c <_free_r>
 80078d2:	69e3      	ldr	r3, [r4, #28]
 80078d4:	6819      	ldr	r1, [r3, #0]
 80078d6:	b111      	cbz	r1, 80078de <_reclaim_reent+0x3a>
 80078d8:	4620      	mov	r0, r4
 80078da:	f000 f89f 	bl	8007a1c <_free_r>
 80078de:	69e3      	ldr	r3, [r4, #28]
 80078e0:	689d      	ldr	r5, [r3, #8]
 80078e2:	b15d      	cbz	r5, 80078fc <_reclaim_reent+0x58>
 80078e4:	4629      	mov	r1, r5
 80078e6:	4620      	mov	r0, r4
 80078e8:	682d      	ldr	r5, [r5, #0]
 80078ea:	f000 f897 	bl	8007a1c <_free_r>
 80078ee:	e7f8      	b.n	80078e2 <_reclaim_reent+0x3e>
 80078f0:	680e      	ldr	r6, [r1, #0]
 80078f2:	4620      	mov	r0, r4
 80078f4:	f000 f892 	bl	8007a1c <_free_r>
 80078f8:	4631      	mov	r1, r6
 80078fa:	e7e1      	b.n	80078c0 <_reclaim_reent+0x1c>
 80078fc:	6961      	ldr	r1, [r4, #20]
 80078fe:	b111      	cbz	r1, 8007906 <_reclaim_reent+0x62>
 8007900:	4620      	mov	r0, r4
 8007902:	f000 f88b 	bl	8007a1c <_free_r>
 8007906:	69e1      	ldr	r1, [r4, #28]
 8007908:	b111      	cbz	r1, 8007910 <_reclaim_reent+0x6c>
 800790a:	4620      	mov	r0, r4
 800790c:	f000 f886 	bl	8007a1c <_free_r>
 8007910:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007912:	b111      	cbz	r1, 800791a <_reclaim_reent+0x76>
 8007914:	4620      	mov	r0, r4
 8007916:	f000 f881 	bl	8007a1c <_free_r>
 800791a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800791c:	b111      	cbz	r1, 8007924 <_reclaim_reent+0x80>
 800791e:	4620      	mov	r0, r4
 8007920:	f000 f87c 	bl	8007a1c <_free_r>
 8007924:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007926:	b111      	cbz	r1, 800792e <_reclaim_reent+0x8a>
 8007928:	4620      	mov	r0, r4
 800792a:	f000 f877 	bl	8007a1c <_free_r>
 800792e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007930:	b111      	cbz	r1, 8007938 <_reclaim_reent+0x94>
 8007932:	4620      	mov	r0, r4
 8007934:	f000 f872 	bl	8007a1c <_free_r>
 8007938:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800793a:	b111      	cbz	r1, 8007942 <_reclaim_reent+0x9e>
 800793c:	4620      	mov	r0, r4
 800793e:	f000 f86d 	bl	8007a1c <_free_r>
 8007942:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007944:	b111      	cbz	r1, 800794c <_reclaim_reent+0xa8>
 8007946:	4620      	mov	r0, r4
 8007948:	f000 f868 	bl	8007a1c <_free_r>
 800794c:	6a23      	ldr	r3, [r4, #32]
 800794e:	b11b      	cbz	r3, 8007958 <_reclaim_reent+0xb4>
 8007950:	4620      	mov	r0, r4
 8007952:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007956:	4718      	bx	r3
 8007958:	bd70      	pop	{r4, r5, r6, pc}
 800795a:	bf00      	nop
 800795c:	20000018 	.word	0x20000018

08007960 <_kill_r>:
 8007960:	b538      	push	{r3, r4, r5, lr}
 8007962:	2300      	movs	r3, #0
 8007964:	4d06      	ldr	r5, [pc, #24]	@ (8007980 <_kill_r+0x20>)
 8007966:	4604      	mov	r4, r0
 8007968:	4608      	mov	r0, r1
 800796a:	4611      	mov	r1, r2
 800796c:	602b      	str	r3, [r5, #0]
 800796e:	f7f9 fafe 	bl	8000f6e <_kill>
 8007972:	1c43      	adds	r3, r0, #1
 8007974:	d102      	bne.n	800797c <_kill_r+0x1c>
 8007976:	682b      	ldr	r3, [r5, #0]
 8007978:	b103      	cbz	r3, 800797c <_kill_r+0x1c>
 800797a:	6023      	str	r3, [r4, #0]
 800797c:	bd38      	pop	{r3, r4, r5, pc}
 800797e:	bf00      	nop
 8007980:	20001fac 	.word	0x20001fac

08007984 <_getpid_r>:
 8007984:	f7f9 baec 	b.w	8000f60 <_getpid>

08007988 <_sbrk_r>:
 8007988:	b538      	push	{r3, r4, r5, lr}
 800798a:	2300      	movs	r3, #0
 800798c:	4d05      	ldr	r5, [pc, #20]	@ (80079a4 <_sbrk_r+0x1c>)
 800798e:	4604      	mov	r4, r0
 8007990:	4608      	mov	r0, r1
 8007992:	602b      	str	r3, [r5, #0]
 8007994:	f7f9 fb06 	bl	8000fa4 <_sbrk>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d102      	bne.n	80079a2 <_sbrk_r+0x1a>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	b103      	cbz	r3, 80079a2 <_sbrk_r+0x1a>
 80079a0:	6023      	str	r3, [r4, #0]
 80079a2:	bd38      	pop	{r3, r4, r5, pc}
 80079a4:	20001fac 	.word	0x20001fac

080079a8 <__errno>:
 80079a8:	4b01      	ldr	r3, [pc, #4]	@ (80079b0 <__errno+0x8>)
 80079aa:	6818      	ldr	r0, [r3, #0]
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	20000018 	.word	0x20000018

080079b4 <__libc_init_array>:
 80079b4:	b570      	push	{r4, r5, r6, lr}
 80079b6:	2600      	movs	r6, #0
 80079b8:	4d0c      	ldr	r5, [pc, #48]	@ (80079ec <__libc_init_array+0x38>)
 80079ba:	4c0d      	ldr	r4, [pc, #52]	@ (80079f0 <__libc_init_array+0x3c>)
 80079bc:	1b64      	subs	r4, r4, r5
 80079be:	10a4      	asrs	r4, r4, #2
 80079c0:	42a6      	cmp	r6, r4
 80079c2:	d109      	bne.n	80079d8 <__libc_init_array+0x24>
 80079c4:	f000 fbb8 	bl	8008138 <_init>
 80079c8:	2600      	movs	r6, #0
 80079ca:	4d0a      	ldr	r5, [pc, #40]	@ (80079f4 <__libc_init_array+0x40>)
 80079cc:	4c0a      	ldr	r4, [pc, #40]	@ (80079f8 <__libc_init_array+0x44>)
 80079ce:	1b64      	subs	r4, r4, r5
 80079d0:	10a4      	asrs	r4, r4, #2
 80079d2:	42a6      	cmp	r6, r4
 80079d4:	d105      	bne.n	80079e2 <__libc_init_array+0x2e>
 80079d6:	bd70      	pop	{r4, r5, r6, pc}
 80079d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80079dc:	4798      	blx	r3
 80079de:	3601      	adds	r6, #1
 80079e0:	e7ee      	b.n	80079c0 <__libc_init_array+0xc>
 80079e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80079e6:	4798      	blx	r3
 80079e8:	3601      	adds	r6, #1
 80079ea:	e7f2      	b.n	80079d2 <__libc_init_array+0x1e>
 80079ec:	0800861c 	.word	0x0800861c
 80079f0:	0800861c 	.word	0x0800861c
 80079f4:	0800861c 	.word	0x0800861c
 80079f8:	08008624 	.word	0x08008624

080079fc <__retarget_lock_acquire_recursive>:
 80079fc:	4770      	bx	lr

080079fe <__retarget_lock_release_recursive>:
 80079fe:	4770      	bx	lr

08007a00 <memcpy>:
 8007a00:	440a      	add	r2, r1
 8007a02:	4291      	cmp	r1, r2
 8007a04:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a08:	d100      	bne.n	8007a0c <memcpy+0xc>
 8007a0a:	4770      	bx	lr
 8007a0c:	b510      	push	{r4, lr}
 8007a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a12:	4291      	cmp	r1, r2
 8007a14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a18:	d1f9      	bne.n	8007a0e <memcpy+0xe>
 8007a1a:	bd10      	pop	{r4, pc}

08007a1c <_free_r>:
 8007a1c:	b538      	push	{r3, r4, r5, lr}
 8007a1e:	4605      	mov	r5, r0
 8007a20:	2900      	cmp	r1, #0
 8007a22:	d040      	beq.n	8007aa6 <_free_r+0x8a>
 8007a24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a28:	1f0c      	subs	r4, r1, #4
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	bfb8      	it	lt
 8007a2e:	18e4      	addlt	r4, r4, r3
 8007a30:	f7ff febe 	bl	80077b0 <__malloc_lock>
 8007a34:	4a1c      	ldr	r2, [pc, #112]	@ (8007aa8 <_free_r+0x8c>)
 8007a36:	6813      	ldr	r3, [r2, #0]
 8007a38:	b933      	cbnz	r3, 8007a48 <_free_r+0x2c>
 8007a3a:	6063      	str	r3, [r4, #4]
 8007a3c:	6014      	str	r4, [r2, #0]
 8007a3e:	4628      	mov	r0, r5
 8007a40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a44:	f7ff beba 	b.w	80077bc <__malloc_unlock>
 8007a48:	42a3      	cmp	r3, r4
 8007a4a:	d908      	bls.n	8007a5e <_free_r+0x42>
 8007a4c:	6820      	ldr	r0, [r4, #0]
 8007a4e:	1821      	adds	r1, r4, r0
 8007a50:	428b      	cmp	r3, r1
 8007a52:	bf01      	itttt	eq
 8007a54:	6819      	ldreq	r1, [r3, #0]
 8007a56:	685b      	ldreq	r3, [r3, #4]
 8007a58:	1809      	addeq	r1, r1, r0
 8007a5a:	6021      	streq	r1, [r4, #0]
 8007a5c:	e7ed      	b.n	8007a3a <_free_r+0x1e>
 8007a5e:	461a      	mov	r2, r3
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	b10b      	cbz	r3, 8007a68 <_free_r+0x4c>
 8007a64:	42a3      	cmp	r3, r4
 8007a66:	d9fa      	bls.n	8007a5e <_free_r+0x42>
 8007a68:	6811      	ldr	r1, [r2, #0]
 8007a6a:	1850      	adds	r0, r2, r1
 8007a6c:	42a0      	cmp	r0, r4
 8007a6e:	d10b      	bne.n	8007a88 <_free_r+0x6c>
 8007a70:	6820      	ldr	r0, [r4, #0]
 8007a72:	4401      	add	r1, r0
 8007a74:	1850      	adds	r0, r2, r1
 8007a76:	4283      	cmp	r3, r0
 8007a78:	6011      	str	r1, [r2, #0]
 8007a7a:	d1e0      	bne.n	8007a3e <_free_r+0x22>
 8007a7c:	6818      	ldr	r0, [r3, #0]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	4408      	add	r0, r1
 8007a82:	6010      	str	r0, [r2, #0]
 8007a84:	6053      	str	r3, [r2, #4]
 8007a86:	e7da      	b.n	8007a3e <_free_r+0x22>
 8007a88:	d902      	bls.n	8007a90 <_free_r+0x74>
 8007a8a:	230c      	movs	r3, #12
 8007a8c:	602b      	str	r3, [r5, #0]
 8007a8e:	e7d6      	b.n	8007a3e <_free_r+0x22>
 8007a90:	6820      	ldr	r0, [r4, #0]
 8007a92:	1821      	adds	r1, r4, r0
 8007a94:	428b      	cmp	r3, r1
 8007a96:	bf01      	itttt	eq
 8007a98:	6819      	ldreq	r1, [r3, #0]
 8007a9a:	685b      	ldreq	r3, [r3, #4]
 8007a9c:	1809      	addeq	r1, r1, r0
 8007a9e:	6021      	streq	r1, [r4, #0]
 8007aa0:	6063      	str	r3, [r4, #4]
 8007aa2:	6054      	str	r4, [r2, #4]
 8007aa4:	e7cb      	b.n	8007a3e <_free_r+0x22>
 8007aa6:	bd38      	pop	{r3, r4, r5, pc}
 8007aa8:	20001e70 	.word	0x20001e70

08007aac <__ssputs_r>:
 8007aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ab0:	461f      	mov	r7, r3
 8007ab2:	688e      	ldr	r6, [r1, #8]
 8007ab4:	4682      	mov	sl, r0
 8007ab6:	42be      	cmp	r6, r7
 8007ab8:	460c      	mov	r4, r1
 8007aba:	4690      	mov	r8, r2
 8007abc:	680b      	ldr	r3, [r1, #0]
 8007abe:	d82d      	bhi.n	8007b1c <__ssputs_r+0x70>
 8007ac0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ac4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ac8:	d026      	beq.n	8007b18 <__ssputs_r+0x6c>
 8007aca:	6965      	ldr	r5, [r4, #20]
 8007acc:	6909      	ldr	r1, [r1, #16]
 8007ace:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ad2:	eba3 0901 	sub.w	r9, r3, r1
 8007ad6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ada:	1c7b      	adds	r3, r7, #1
 8007adc:	444b      	add	r3, r9
 8007ade:	106d      	asrs	r5, r5, #1
 8007ae0:	429d      	cmp	r5, r3
 8007ae2:	bf38      	it	cc
 8007ae4:	461d      	movcc	r5, r3
 8007ae6:	0553      	lsls	r3, r2, #21
 8007ae8:	d527      	bpl.n	8007b3a <__ssputs_r+0x8e>
 8007aea:	4629      	mov	r1, r5
 8007aec:	f7ff fde0 	bl	80076b0 <_malloc_r>
 8007af0:	4606      	mov	r6, r0
 8007af2:	b360      	cbz	r0, 8007b4e <__ssputs_r+0xa2>
 8007af4:	464a      	mov	r2, r9
 8007af6:	6921      	ldr	r1, [r4, #16]
 8007af8:	f7ff ff82 	bl	8007a00 <memcpy>
 8007afc:	89a3      	ldrh	r3, [r4, #12]
 8007afe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b06:	81a3      	strh	r3, [r4, #12]
 8007b08:	6126      	str	r6, [r4, #16]
 8007b0a:	444e      	add	r6, r9
 8007b0c:	6026      	str	r6, [r4, #0]
 8007b0e:	463e      	mov	r6, r7
 8007b10:	6165      	str	r5, [r4, #20]
 8007b12:	eba5 0509 	sub.w	r5, r5, r9
 8007b16:	60a5      	str	r5, [r4, #8]
 8007b18:	42be      	cmp	r6, r7
 8007b1a:	d900      	bls.n	8007b1e <__ssputs_r+0x72>
 8007b1c:	463e      	mov	r6, r7
 8007b1e:	4632      	mov	r2, r6
 8007b20:	4641      	mov	r1, r8
 8007b22:	6820      	ldr	r0, [r4, #0]
 8007b24:	f000 faaa 	bl	800807c <memmove>
 8007b28:	2000      	movs	r0, #0
 8007b2a:	68a3      	ldr	r3, [r4, #8]
 8007b2c:	1b9b      	subs	r3, r3, r6
 8007b2e:	60a3      	str	r3, [r4, #8]
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	4433      	add	r3, r6
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b3a:	462a      	mov	r2, r5
 8007b3c:	f000 fac6 	bl	80080cc <_realloc_r>
 8007b40:	4606      	mov	r6, r0
 8007b42:	2800      	cmp	r0, #0
 8007b44:	d1e0      	bne.n	8007b08 <__ssputs_r+0x5c>
 8007b46:	4650      	mov	r0, sl
 8007b48:	6921      	ldr	r1, [r4, #16]
 8007b4a:	f7ff ff67 	bl	8007a1c <_free_r>
 8007b4e:	230c      	movs	r3, #12
 8007b50:	f8ca 3000 	str.w	r3, [sl]
 8007b54:	89a3      	ldrh	r3, [r4, #12]
 8007b56:	f04f 30ff 	mov.w	r0, #4294967295
 8007b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b5e:	81a3      	strh	r3, [r4, #12]
 8007b60:	e7e9      	b.n	8007b36 <__ssputs_r+0x8a>
	...

08007b64 <_svfiprintf_r>:
 8007b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b68:	4698      	mov	r8, r3
 8007b6a:	898b      	ldrh	r3, [r1, #12]
 8007b6c:	4607      	mov	r7, r0
 8007b6e:	061b      	lsls	r3, r3, #24
 8007b70:	460d      	mov	r5, r1
 8007b72:	4614      	mov	r4, r2
 8007b74:	b09d      	sub	sp, #116	@ 0x74
 8007b76:	d510      	bpl.n	8007b9a <_svfiprintf_r+0x36>
 8007b78:	690b      	ldr	r3, [r1, #16]
 8007b7a:	b973      	cbnz	r3, 8007b9a <_svfiprintf_r+0x36>
 8007b7c:	2140      	movs	r1, #64	@ 0x40
 8007b7e:	f7ff fd97 	bl	80076b0 <_malloc_r>
 8007b82:	6028      	str	r0, [r5, #0]
 8007b84:	6128      	str	r0, [r5, #16]
 8007b86:	b930      	cbnz	r0, 8007b96 <_svfiprintf_r+0x32>
 8007b88:	230c      	movs	r3, #12
 8007b8a:	603b      	str	r3, [r7, #0]
 8007b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b90:	b01d      	add	sp, #116	@ 0x74
 8007b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b96:	2340      	movs	r3, #64	@ 0x40
 8007b98:	616b      	str	r3, [r5, #20]
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b9e:	2320      	movs	r3, #32
 8007ba0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ba4:	2330      	movs	r3, #48	@ 0x30
 8007ba6:	f04f 0901 	mov.w	r9, #1
 8007baa:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007d48 <_svfiprintf_r+0x1e4>
 8007bb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007bb6:	4623      	mov	r3, r4
 8007bb8:	469a      	mov	sl, r3
 8007bba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bbe:	b10a      	cbz	r2, 8007bc4 <_svfiprintf_r+0x60>
 8007bc0:	2a25      	cmp	r2, #37	@ 0x25
 8007bc2:	d1f9      	bne.n	8007bb8 <_svfiprintf_r+0x54>
 8007bc4:	ebba 0b04 	subs.w	fp, sl, r4
 8007bc8:	d00b      	beq.n	8007be2 <_svfiprintf_r+0x7e>
 8007bca:	465b      	mov	r3, fp
 8007bcc:	4622      	mov	r2, r4
 8007bce:	4629      	mov	r1, r5
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7ff ff6b 	bl	8007aac <__ssputs_r>
 8007bd6:	3001      	adds	r0, #1
 8007bd8:	f000 80a7 	beq.w	8007d2a <_svfiprintf_r+0x1c6>
 8007bdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bde:	445a      	add	r2, fp
 8007be0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007be2:	f89a 3000 	ldrb.w	r3, [sl]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 809f 	beq.w	8007d2a <_svfiprintf_r+0x1c6>
 8007bec:	2300      	movs	r3, #0
 8007bee:	f04f 32ff 	mov.w	r2, #4294967295
 8007bf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007bf6:	f10a 0a01 	add.w	sl, sl, #1
 8007bfa:	9304      	str	r3, [sp, #16]
 8007bfc:	9307      	str	r3, [sp, #28]
 8007bfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c02:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c04:	4654      	mov	r4, sl
 8007c06:	2205      	movs	r2, #5
 8007c08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c0c:	484e      	ldr	r0, [pc, #312]	@ (8007d48 <_svfiprintf_r+0x1e4>)
 8007c0e:	f000 fa4f 	bl	80080b0 <memchr>
 8007c12:	9a04      	ldr	r2, [sp, #16]
 8007c14:	b9d8      	cbnz	r0, 8007c4e <_svfiprintf_r+0xea>
 8007c16:	06d0      	lsls	r0, r2, #27
 8007c18:	bf44      	itt	mi
 8007c1a:	2320      	movmi	r3, #32
 8007c1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c20:	0711      	lsls	r1, r2, #28
 8007c22:	bf44      	itt	mi
 8007c24:	232b      	movmi	r3, #43	@ 0x2b
 8007c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c2a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c30:	d015      	beq.n	8007c5e <_svfiprintf_r+0xfa>
 8007c32:	4654      	mov	r4, sl
 8007c34:	2000      	movs	r0, #0
 8007c36:	f04f 0c0a 	mov.w	ip, #10
 8007c3a:	9a07      	ldr	r2, [sp, #28]
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c42:	3b30      	subs	r3, #48	@ 0x30
 8007c44:	2b09      	cmp	r3, #9
 8007c46:	d94b      	bls.n	8007ce0 <_svfiprintf_r+0x17c>
 8007c48:	b1b0      	cbz	r0, 8007c78 <_svfiprintf_r+0x114>
 8007c4a:	9207      	str	r2, [sp, #28]
 8007c4c:	e014      	b.n	8007c78 <_svfiprintf_r+0x114>
 8007c4e:	eba0 0308 	sub.w	r3, r0, r8
 8007c52:	fa09 f303 	lsl.w	r3, r9, r3
 8007c56:	4313      	orrs	r3, r2
 8007c58:	46a2      	mov	sl, r4
 8007c5a:	9304      	str	r3, [sp, #16]
 8007c5c:	e7d2      	b.n	8007c04 <_svfiprintf_r+0xa0>
 8007c5e:	9b03      	ldr	r3, [sp, #12]
 8007c60:	1d19      	adds	r1, r3, #4
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	9103      	str	r1, [sp, #12]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	bfbb      	ittet	lt
 8007c6a:	425b      	neglt	r3, r3
 8007c6c:	f042 0202 	orrlt.w	r2, r2, #2
 8007c70:	9307      	strge	r3, [sp, #28]
 8007c72:	9307      	strlt	r3, [sp, #28]
 8007c74:	bfb8      	it	lt
 8007c76:	9204      	strlt	r2, [sp, #16]
 8007c78:	7823      	ldrb	r3, [r4, #0]
 8007c7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c7c:	d10a      	bne.n	8007c94 <_svfiprintf_r+0x130>
 8007c7e:	7863      	ldrb	r3, [r4, #1]
 8007c80:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c82:	d132      	bne.n	8007cea <_svfiprintf_r+0x186>
 8007c84:	9b03      	ldr	r3, [sp, #12]
 8007c86:	3402      	adds	r4, #2
 8007c88:	1d1a      	adds	r2, r3, #4
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	9203      	str	r2, [sp, #12]
 8007c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c92:	9305      	str	r3, [sp, #20]
 8007c94:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007d4c <_svfiprintf_r+0x1e8>
 8007c98:	2203      	movs	r2, #3
 8007c9a:	4650      	mov	r0, sl
 8007c9c:	7821      	ldrb	r1, [r4, #0]
 8007c9e:	f000 fa07 	bl	80080b0 <memchr>
 8007ca2:	b138      	cbz	r0, 8007cb4 <_svfiprintf_r+0x150>
 8007ca4:	2240      	movs	r2, #64	@ 0x40
 8007ca6:	9b04      	ldr	r3, [sp, #16]
 8007ca8:	eba0 000a 	sub.w	r0, r0, sl
 8007cac:	4082      	lsls	r2, r0
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	3401      	adds	r4, #1
 8007cb2:	9304      	str	r3, [sp, #16]
 8007cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cb8:	2206      	movs	r2, #6
 8007cba:	4825      	ldr	r0, [pc, #148]	@ (8007d50 <_svfiprintf_r+0x1ec>)
 8007cbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007cc0:	f000 f9f6 	bl	80080b0 <memchr>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d036      	beq.n	8007d36 <_svfiprintf_r+0x1d2>
 8007cc8:	4b22      	ldr	r3, [pc, #136]	@ (8007d54 <_svfiprintf_r+0x1f0>)
 8007cca:	bb1b      	cbnz	r3, 8007d14 <_svfiprintf_r+0x1b0>
 8007ccc:	9b03      	ldr	r3, [sp, #12]
 8007cce:	3307      	adds	r3, #7
 8007cd0:	f023 0307 	bic.w	r3, r3, #7
 8007cd4:	3308      	adds	r3, #8
 8007cd6:	9303      	str	r3, [sp, #12]
 8007cd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cda:	4433      	add	r3, r6
 8007cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cde:	e76a      	b.n	8007bb6 <_svfiprintf_r+0x52>
 8007ce0:	460c      	mov	r4, r1
 8007ce2:	2001      	movs	r0, #1
 8007ce4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ce8:	e7a8      	b.n	8007c3c <_svfiprintf_r+0xd8>
 8007cea:	2300      	movs	r3, #0
 8007cec:	f04f 0c0a 	mov.w	ip, #10
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	3401      	adds	r4, #1
 8007cf4:	9305      	str	r3, [sp, #20]
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cfc:	3a30      	subs	r2, #48	@ 0x30
 8007cfe:	2a09      	cmp	r2, #9
 8007d00:	d903      	bls.n	8007d0a <_svfiprintf_r+0x1a6>
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d0c6      	beq.n	8007c94 <_svfiprintf_r+0x130>
 8007d06:	9105      	str	r1, [sp, #20]
 8007d08:	e7c4      	b.n	8007c94 <_svfiprintf_r+0x130>
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d12:	e7f0      	b.n	8007cf6 <_svfiprintf_r+0x192>
 8007d14:	ab03      	add	r3, sp, #12
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	462a      	mov	r2, r5
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d58 <_svfiprintf_r+0x1f4>)
 8007d1e:	a904      	add	r1, sp, #16
 8007d20:	f3af 8000 	nop.w
 8007d24:	1c42      	adds	r2, r0, #1
 8007d26:	4606      	mov	r6, r0
 8007d28:	d1d6      	bne.n	8007cd8 <_svfiprintf_r+0x174>
 8007d2a:	89ab      	ldrh	r3, [r5, #12]
 8007d2c:	065b      	lsls	r3, r3, #25
 8007d2e:	f53f af2d 	bmi.w	8007b8c <_svfiprintf_r+0x28>
 8007d32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d34:	e72c      	b.n	8007b90 <_svfiprintf_r+0x2c>
 8007d36:	ab03      	add	r3, sp, #12
 8007d38:	9300      	str	r3, [sp, #0]
 8007d3a:	462a      	mov	r2, r5
 8007d3c:	4638      	mov	r0, r7
 8007d3e:	4b06      	ldr	r3, [pc, #24]	@ (8007d58 <_svfiprintf_r+0x1f4>)
 8007d40:	a904      	add	r1, sp, #16
 8007d42:	f000 f87d 	bl	8007e40 <_printf_i>
 8007d46:	e7ed      	b.n	8007d24 <_svfiprintf_r+0x1c0>
 8007d48:	080085e6 	.word	0x080085e6
 8007d4c:	080085ec 	.word	0x080085ec
 8007d50:	080085f0 	.word	0x080085f0
 8007d54:	00000000 	.word	0x00000000
 8007d58:	08007aad 	.word	0x08007aad

08007d5c <_printf_common>:
 8007d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d60:	4616      	mov	r6, r2
 8007d62:	4698      	mov	r8, r3
 8007d64:	688a      	ldr	r2, [r1, #8]
 8007d66:	690b      	ldr	r3, [r1, #16]
 8007d68:	4607      	mov	r7, r0
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	bfb8      	it	lt
 8007d6e:	4613      	movlt	r3, r2
 8007d70:	6033      	str	r3, [r6, #0]
 8007d72:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d76:	460c      	mov	r4, r1
 8007d78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d7c:	b10a      	cbz	r2, 8007d82 <_printf_common+0x26>
 8007d7e:	3301      	adds	r3, #1
 8007d80:	6033      	str	r3, [r6, #0]
 8007d82:	6823      	ldr	r3, [r4, #0]
 8007d84:	0699      	lsls	r1, r3, #26
 8007d86:	bf42      	ittt	mi
 8007d88:	6833      	ldrmi	r3, [r6, #0]
 8007d8a:	3302      	addmi	r3, #2
 8007d8c:	6033      	strmi	r3, [r6, #0]
 8007d8e:	6825      	ldr	r5, [r4, #0]
 8007d90:	f015 0506 	ands.w	r5, r5, #6
 8007d94:	d106      	bne.n	8007da4 <_printf_common+0x48>
 8007d96:	f104 0a19 	add.w	sl, r4, #25
 8007d9a:	68e3      	ldr	r3, [r4, #12]
 8007d9c:	6832      	ldr	r2, [r6, #0]
 8007d9e:	1a9b      	subs	r3, r3, r2
 8007da0:	42ab      	cmp	r3, r5
 8007da2:	dc2b      	bgt.n	8007dfc <_printf_common+0xa0>
 8007da4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007da8:	6822      	ldr	r2, [r4, #0]
 8007daa:	3b00      	subs	r3, #0
 8007dac:	bf18      	it	ne
 8007dae:	2301      	movne	r3, #1
 8007db0:	0692      	lsls	r2, r2, #26
 8007db2:	d430      	bmi.n	8007e16 <_printf_common+0xba>
 8007db4:	4641      	mov	r1, r8
 8007db6:	4638      	mov	r0, r7
 8007db8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007dbc:	47c8      	blx	r9
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	d023      	beq.n	8007e0a <_printf_common+0xae>
 8007dc2:	6823      	ldr	r3, [r4, #0]
 8007dc4:	6922      	ldr	r2, [r4, #16]
 8007dc6:	f003 0306 	and.w	r3, r3, #6
 8007dca:	2b04      	cmp	r3, #4
 8007dcc:	bf14      	ite	ne
 8007dce:	2500      	movne	r5, #0
 8007dd0:	6833      	ldreq	r3, [r6, #0]
 8007dd2:	f04f 0600 	mov.w	r6, #0
 8007dd6:	bf08      	it	eq
 8007dd8:	68e5      	ldreq	r5, [r4, #12]
 8007dda:	f104 041a 	add.w	r4, r4, #26
 8007dde:	bf08      	it	eq
 8007de0:	1aed      	subeq	r5, r5, r3
 8007de2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007de6:	bf08      	it	eq
 8007de8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dec:	4293      	cmp	r3, r2
 8007dee:	bfc4      	itt	gt
 8007df0:	1a9b      	subgt	r3, r3, r2
 8007df2:	18ed      	addgt	r5, r5, r3
 8007df4:	42b5      	cmp	r5, r6
 8007df6:	d11a      	bne.n	8007e2e <_printf_common+0xd2>
 8007df8:	2000      	movs	r0, #0
 8007dfa:	e008      	b.n	8007e0e <_printf_common+0xb2>
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	4652      	mov	r2, sl
 8007e00:	4641      	mov	r1, r8
 8007e02:	4638      	mov	r0, r7
 8007e04:	47c8      	blx	r9
 8007e06:	3001      	adds	r0, #1
 8007e08:	d103      	bne.n	8007e12 <_printf_common+0xb6>
 8007e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e12:	3501      	adds	r5, #1
 8007e14:	e7c1      	b.n	8007d9a <_printf_common+0x3e>
 8007e16:	2030      	movs	r0, #48	@ 0x30
 8007e18:	18e1      	adds	r1, r4, r3
 8007e1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e1e:	1c5a      	adds	r2, r3, #1
 8007e20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e24:	4422      	add	r2, r4
 8007e26:	3302      	adds	r3, #2
 8007e28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e2c:	e7c2      	b.n	8007db4 <_printf_common+0x58>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	4622      	mov	r2, r4
 8007e32:	4641      	mov	r1, r8
 8007e34:	4638      	mov	r0, r7
 8007e36:	47c8      	blx	r9
 8007e38:	3001      	adds	r0, #1
 8007e3a:	d0e6      	beq.n	8007e0a <_printf_common+0xae>
 8007e3c:	3601      	adds	r6, #1
 8007e3e:	e7d9      	b.n	8007df4 <_printf_common+0x98>

08007e40 <_printf_i>:
 8007e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e44:	7e0f      	ldrb	r7, [r1, #24]
 8007e46:	4691      	mov	r9, r2
 8007e48:	2f78      	cmp	r7, #120	@ 0x78
 8007e4a:	4680      	mov	r8, r0
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	469a      	mov	sl, r3
 8007e50:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e56:	d807      	bhi.n	8007e68 <_printf_i+0x28>
 8007e58:	2f62      	cmp	r7, #98	@ 0x62
 8007e5a:	d80a      	bhi.n	8007e72 <_printf_i+0x32>
 8007e5c:	2f00      	cmp	r7, #0
 8007e5e:	f000 80d1 	beq.w	8008004 <_printf_i+0x1c4>
 8007e62:	2f58      	cmp	r7, #88	@ 0x58
 8007e64:	f000 80b8 	beq.w	8007fd8 <_printf_i+0x198>
 8007e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e70:	e03a      	b.n	8007ee8 <_printf_i+0xa8>
 8007e72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e76:	2b15      	cmp	r3, #21
 8007e78:	d8f6      	bhi.n	8007e68 <_printf_i+0x28>
 8007e7a:	a101      	add	r1, pc, #4	@ (adr r1, 8007e80 <_printf_i+0x40>)
 8007e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e80:	08007ed9 	.word	0x08007ed9
 8007e84:	08007eed 	.word	0x08007eed
 8007e88:	08007e69 	.word	0x08007e69
 8007e8c:	08007e69 	.word	0x08007e69
 8007e90:	08007e69 	.word	0x08007e69
 8007e94:	08007e69 	.word	0x08007e69
 8007e98:	08007eed 	.word	0x08007eed
 8007e9c:	08007e69 	.word	0x08007e69
 8007ea0:	08007e69 	.word	0x08007e69
 8007ea4:	08007e69 	.word	0x08007e69
 8007ea8:	08007e69 	.word	0x08007e69
 8007eac:	08007feb 	.word	0x08007feb
 8007eb0:	08007f17 	.word	0x08007f17
 8007eb4:	08007fa5 	.word	0x08007fa5
 8007eb8:	08007e69 	.word	0x08007e69
 8007ebc:	08007e69 	.word	0x08007e69
 8007ec0:	0800800d 	.word	0x0800800d
 8007ec4:	08007e69 	.word	0x08007e69
 8007ec8:	08007f17 	.word	0x08007f17
 8007ecc:	08007e69 	.word	0x08007e69
 8007ed0:	08007e69 	.word	0x08007e69
 8007ed4:	08007fad 	.word	0x08007fad
 8007ed8:	6833      	ldr	r3, [r6, #0]
 8007eda:	1d1a      	adds	r2, r3, #4
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6032      	str	r2, [r6, #0]
 8007ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e09c      	b.n	8008026 <_printf_i+0x1e6>
 8007eec:	6833      	ldr	r3, [r6, #0]
 8007eee:	6820      	ldr	r0, [r4, #0]
 8007ef0:	1d19      	adds	r1, r3, #4
 8007ef2:	6031      	str	r1, [r6, #0]
 8007ef4:	0606      	lsls	r6, r0, #24
 8007ef6:	d501      	bpl.n	8007efc <_printf_i+0xbc>
 8007ef8:	681d      	ldr	r5, [r3, #0]
 8007efa:	e003      	b.n	8007f04 <_printf_i+0xc4>
 8007efc:	0645      	lsls	r5, r0, #25
 8007efe:	d5fb      	bpl.n	8007ef8 <_printf_i+0xb8>
 8007f00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f04:	2d00      	cmp	r5, #0
 8007f06:	da03      	bge.n	8007f10 <_printf_i+0xd0>
 8007f08:	232d      	movs	r3, #45	@ 0x2d
 8007f0a:	426d      	negs	r5, r5
 8007f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f10:	230a      	movs	r3, #10
 8007f12:	4858      	ldr	r0, [pc, #352]	@ (8008074 <_printf_i+0x234>)
 8007f14:	e011      	b.n	8007f3a <_printf_i+0xfa>
 8007f16:	6821      	ldr	r1, [r4, #0]
 8007f18:	6833      	ldr	r3, [r6, #0]
 8007f1a:	0608      	lsls	r0, r1, #24
 8007f1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f20:	d402      	bmi.n	8007f28 <_printf_i+0xe8>
 8007f22:	0649      	lsls	r1, r1, #25
 8007f24:	bf48      	it	mi
 8007f26:	b2ad      	uxthmi	r5, r5
 8007f28:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f2a:	6033      	str	r3, [r6, #0]
 8007f2c:	bf14      	ite	ne
 8007f2e:	230a      	movne	r3, #10
 8007f30:	2308      	moveq	r3, #8
 8007f32:	4850      	ldr	r0, [pc, #320]	@ (8008074 <_printf_i+0x234>)
 8007f34:	2100      	movs	r1, #0
 8007f36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f3a:	6866      	ldr	r6, [r4, #4]
 8007f3c:	2e00      	cmp	r6, #0
 8007f3e:	60a6      	str	r6, [r4, #8]
 8007f40:	db05      	blt.n	8007f4e <_printf_i+0x10e>
 8007f42:	6821      	ldr	r1, [r4, #0]
 8007f44:	432e      	orrs	r6, r5
 8007f46:	f021 0104 	bic.w	r1, r1, #4
 8007f4a:	6021      	str	r1, [r4, #0]
 8007f4c:	d04b      	beq.n	8007fe6 <_printf_i+0x1a6>
 8007f4e:	4616      	mov	r6, r2
 8007f50:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f54:	fb03 5711 	mls	r7, r3, r1, r5
 8007f58:	5dc7      	ldrb	r7, [r0, r7]
 8007f5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f5e:	462f      	mov	r7, r5
 8007f60:	42bb      	cmp	r3, r7
 8007f62:	460d      	mov	r5, r1
 8007f64:	d9f4      	bls.n	8007f50 <_printf_i+0x110>
 8007f66:	2b08      	cmp	r3, #8
 8007f68:	d10b      	bne.n	8007f82 <_printf_i+0x142>
 8007f6a:	6823      	ldr	r3, [r4, #0]
 8007f6c:	07df      	lsls	r7, r3, #31
 8007f6e:	d508      	bpl.n	8007f82 <_printf_i+0x142>
 8007f70:	6923      	ldr	r3, [r4, #16]
 8007f72:	6861      	ldr	r1, [r4, #4]
 8007f74:	4299      	cmp	r1, r3
 8007f76:	bfde      	ittt	le
 8007f78:	2330      	movle	r3, #48	@ 0x30
 8007f7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f82:	1b92      	subs	r2, r2, r6
 8007f84:	6122      	str	r2, [r4, #16]
 8007f86:	464b      	mov	r3, r9
 8007f88:	4621      	mov	r1, r4
 8007f8a:	4640      	mov	r0, r8
 8007f8c:	f8cd a000 	str.w	sl, [sp]
 8007f90:	aa03      	add	r2, sp, #12
 8007f92:	f7ff fee3 	bl	8007d5c <_printf_common>
 8007f96:	3001      	adds	r0, #1
 8007f98:	d14a      	bne.n	8008030 <_printf_i+0x1f0>
 8007f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9e:	b004      	add	sp, #16
 8007fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fa4:	6823      	ldr	r3, [r4, #0]
 8007fa6:	f043 0320 	orr.w	r3, r3, #32
 8007faa:	6023      	str	r3, [r4, #0]
 8007fac:	2778      	movs	r7, #120	@ 0x78
 8007fae:	4832      	ldr	r0, [pc, #200]	@ (8008078 <_printf_i+0x238>)
 8007fb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007fb4:	6823      	ldr	r3, [r4, #0]
 8007fb6:	6831      	ldr	r1, [r6, #0]
 8007fb8:	061f      	lsls	r7, r3, #24
 8007fba:	f851 5b04 	ldr.w	r5, [r1], #4
 8007fbe:	d402      	bmi.n	8007fc6 <_printf_i+0x186>
 8007fc0:	065f      	lsls	r7, r3, #25
 8007fc2:	bf48      	it	mi
 8007fc4:	b2ad      	uxthmi	r5, r5
 8007fc6:	6031      	str	r1, [r6, #0]
 8007fc8:	07d9      	lsls	r1, r3, #31
 8007fca:	bf44      	itt	mi
 8007fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8007fd0:	6023      	strmi	r3, [r4, #0]
 8007fd2:	b11d      	cbz	r5, 8007fdc <_printf_i+0x19c>
 8007fd4:	2310      	movs	r3, #16
 8007fd6:	e7ad      	b.n	8007f34 <_printf_i+0xf4>
 8007fd8:	4826      	ldr	r0, [pc, #152]	@ (8008074 <_printf_i+0x234>)
 8007fda:	e7e9      	b.n	8007fb0 <_printf_i+0x170>
 8007fdc:	6823      	ldr	r3, [r4, #0]
 8007fde:	f023 0320 	bic.w	r3, r3, #32
 8007fe2:	6023      	str	r3, [r4, #0]
 8007fe4:	e7f6      	b.n	8007fd4 <_printf_i+0x194>
 8007fe6:	4616      	mov	r6, r2
 8007fe8:	e7bd      	b.n	8007f66 <_printf_i+0x126>
 8007fea:	6833      	ldr	r3, [r6, #0]
 8007fec:	6825      	ldr	r5, [r4, #0]
 8007fee:	1d18      	adds	r0, r3, #4
 8007ff0:	6961      	ldr	r1, [r4, #20]
 8007ff2:	6030      	str	r0, [r6, #0]
 8007ff4:	062e      	lsls	r6, r5, #24
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	d501      	bpl.n	8007ffe <_printf_i+0x1be>
 8007ffa:	6019      	str	r1, [r3, #0]
 8007ffc:	e002      	b.n	8008004 <_printf_i+0x1c4>
 8007ffe:	0668      	lsls	r0, r5, #25
 8008000:	d5fb      	bpl.n	8007ffa <_printf_i+0x1ba>
 8008002:	8019      	strh	r1, [r3, #0]
 8008004:	2300      	movs	r3, #0
 8008006:	4616      	mov	r6, r2
 8008008:	6123      	str	r3, [r4, #16]
 800800a:	e7bc      	b.n	8007f86 <_printf_i+0x146>
 800800c:	6833      	ldr	r3, [r6, #0]
 800800e:	2100      	movs	r1, #0
 8008010:	1d1a      	adds	r2, r3, #4
 8008012:	6032      	str	r2, [r6, #0]
 8008014:	681e      	ldr	r6, [r3, #0]
 8008016:	6862      	ldr	r2, [r4, #4]
 8008018:	4630      	mov	r0, r6
 800801a:	f000 f849 	bl	80080b0 <memchr>
 800801e:	b108      	cbz	r0, 8008024 <_printf_i+0x1e4>
 8008020:	1b80      	subs	r0, r0, r6
 8008022:	6060      	str	r0, [r4, #4]
 8008024:	6863      	ldr	r3, [r4, #4]
 8008026:	6123      	str	r3, [r4, #16]
 8008028:	2300      	movs	r3, #0
 800802a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800802e:	e7aa      	b.n	8007f86 <_printf_i+0x146>
 8008030:	4632      	mov	r2, r6
 8008032:	4649      	mov	r1, r9
 8008034:	4640      	mov	r0, r8
 8008036:	6923      	ldr	r3, [r4, #16]
 8008038:	47d0      	blx	sl
 800803a:	3001      	adds	r0, #1
 800803c:	d0ad      	beq.n	8007f9a <_printf_i+0x15a>
 800803e:	6823      	ldr	r3, [r4, #0]
 8008040:	079b      	lsls	r3, r3, #30
 8008042:	d413      	bmi.n	800806c <_printf_i+0x22c>
 8008044:	68e0      	ldr	r0, [r4, #12]
 8008046:	9b03      	ldr	r3, [sp, #12]
 8008048:	4298      	cmp	r0, r3
 800804a:	bfb8      	it	lt
 800804c:	4618      	movlt	r0, r3
 800804e:	e7a6      	b.n	8007f9e <_printf_i+0x15e>
 8008050:	2301      	movs	r3, #1
 8008052:	4632      	mov	r2, r6
 8008054:	4649      	mov	r1, r9
 8008056:	4640      	mov	r0, r8
 8008058:	47d0      	blx	sl
 800805a:	3001      	adds	r0, #1
 800805c:	d09d      	beq.n	8007f9a <_printf_i+0x15a>
 800805e:	3501      	adds	r5, #1
 8008060:	68e3      	ldr	r3, [r4, #12]
 8008062:	9903      	ldr	r1, [sp, #12]
 8008064:	1a5b      	subs	r3, r3, r1
 8008066:	42ab      	cmp	r3, r5
 8008068:	dcf2      	bgt.n	8008050 <_printf_i+0x210>
 800806a:	e7eb      	b.n	8008044 <_printf_i+0x204>
 800806c:	2500      	movs	r5, #0
 800806e:	f104 0619 	add.w	r6, r4, #25
 8008072:	e7f5      	b.n	8008060 <_printf_i+0x220>
 8008074:	080085f7 	.word	0x080085f7
 8008078:	08008608 	.word	0x08008608

0800807c <memmove>:
 800807c:	4288      	cmp	r0, r1
 800807e:	b510      	push	{r4, lr}
 8008080:	eb01 0402 	add.w	r4, r1, r2
 8008084:	d902      	bls.n	800808c <memmove+0x10>
 8008086:	4284      	cmp	r4, r0
 8008088:	4623      	mov	r3, r4
 800808a:	d807      	bhi.n	800809c <memmove+0x20>
 800808c:	1e43      	subs	r3, r0, #1
 800808e:	42a1      	cmp	r1, r4
 8008090:	d008      	beq.n	80080a4 <memmove+0x28>
 8008092:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008096:	f803 2f01 	strb.w	r2, [r3, #1]!
 800809a:	e7f8      	b.n	800808e <memmove+0x12>
 800809c:	4601      	mov	r1, r0
 800809e:	4402      	add	r2, r0
 80080a0:	428a      	cmp	r2, r1
 80080a2:	d100      	bne.n	80080a6 <memmove+0x2a>
 80080a4:	bd10      	pop	{r4, pc}
 80080a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080ae:	e7f7      	b.n	80080a0 <memmove+0x24>

080080b0 <memchr>:
 80080b0:	4603      	mov	r3, r0
 80080b2:	b510      	push	{r4, lr}
 80080b4:	b2c9      	uxtb	r1, r1
 80080b6:	4402      	add	r2, r0
 80080b8:	4293      	cmp	r3, r2
 80080ba:	4618      	mov	r0, r3
 80080bc:	d101      	bne.n	80080c2 <memchr+0x12>
 80080be:	2000      	movs	r0, #0
 80080c0:	e003      	b.n	80080ca <memchr+0x1a>
 80080c2:	7804      	ldrb	r4, [r0, #0]
 80080c4:	3301      	adds	r3, #1
 80080c6:	428c      	cmp	r4, r1
 80080c8:	d1f6      	bne.n	80080b8 <memchr+0x8>
 80080ca:	bd10      	pop	{r4, pc}

080080cc <_realloc_r>:
 80080cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080d0:	4607      	mov	r7, r0
 80080d2:	4614      	mov	r4, r2
 80080d4:	460d      	mov	r5, r1
 80080d6:	b921      	cbnz	r1, 80080e2 <_realloc_r+0x16>
 80080d8:	4611      	mov	r1, r2
 80080da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080de:	f7ff bae7 	b.w	80076b0 <_malloc_r>
 80080e2:	b92a      	cbnz	r2, 80080f0 <_realloc_r+0x24>
 80080e4:	f7ff fc9a 	bl	8007a1c <_free_r>
 80080e8:	4625      	mov	r5, r4
 80080ea:	4628      	mov	r0, r5
 80080ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080f0:	f000 f81a 	bl	8008128 <_malloc_usable_size_r>
 80080f4:	4284      	cmp	r4, r0
 80080f6:	4606      	mov	r6, r0
 80080f8:	d802      	bhi.n	8008100 <_realloc_r+0x34>
 80080fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80080fe:	d8f4      	bhi.n	80080ea <_realloc_r+0x1e>
 8008100:	4621      	mov	r1, r4
 8008102:	4638      	mov	r0, r7
 8008104:	f7ff fad4 	bl	80076b0 <_malloc_r>
 8008108:	4680      	mov	r8, r0
 800810a:	b908      	cbnz	r0, 8008110 <_realloc_r+0x44>
 800810c:	4645      	mov	r5, r8
 800810e:	e7ec      	b.n	80080ea <_realloc_r+0x1e>
 8008110:	42b4      	cmp	r4, r6
 8008112:	4622      	mov	r2, r4
 8008114:	4629      	mov	r1, r5
 8008116:	bf28      	it	cs
 8008118:	4632      	movcs	r2, r6
 800811a:	f7ff fc71 	bl	8007a00 <memcpy>
 800811e:	4629      	mov	r1, r5
 8008120:	4638      	mov	r0, r7
 8008122:	f7ff fc7b 	bl	8007a1c <_free_r>
 8008126:	e7f1      	b.n	800810c <_realloc_r+0x40>

08008128 <_malloc_usable_size_r>:
 8008128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800812c:	1f18      	subs	r0, r3, #4
 800812e:	2b00      	cmp	r3, #0
 8008130:	bfbc      	itt	lt
 8008132:	580b      	ldrlt	r3, [r1, r0]
 8008134:	18c0      	addlt	r0, r0, r3
 8008136:	4770      	bx	lr

08008138 <_init>:
 8008138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800813a:	bf00      	nop
 800813c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800813e:	bc08      	pop	{r3}
 8008140:	469e      	mov	lr, r3
 8008142:	4770      	bx	lr

08008144 <_fini>:
 8008144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008146:	bf00      	nop
 8008148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800814a:	bc08      	pop	{r3}
 800814c:	469e      	mov	lr, r3
 800814e:	4770      	bx	lr
