==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7k325tffg900-2'
@I [HLS-10] Analyzing design file 'FFT4v4.c' ... 
@W [HLS-40] Skipped source file 'FFT_DIT4_out.gold.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Analyzing design file 'calc_index.c' ... 
@I [HLS-10] Analyzing design file 'div_floor.c' ... 
@I [HLS-10] Analyzing design file 'four_raised_to_x.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'four_raised_to_x' into 'calc_index' (calc_index.c:9) automatically.
@I [XFORM-602] Inlining function 'four_raised_to_x' into 'FFT_DIT4_FUNC' (FFT4v4.c:51) automatically.
@I [XFORM-602] Inlining function 'div_floor' into 'FFT_DIT4_FUNC' (FFT4v4.c:54) automatically.
@I [XFORM-602] Inlining function 'calc_index' into 'FFT_DIT4_FUNC' (FFT4v4.c:63) automatically.
@I [XFORM-602] Inlining function 'four_raised_to_x' into 'calc_index' (calc_index.c:9) automatically.
@I [XFORM-602] Inlining function 'four_raised_to_x' into 'FFT_DIT4_FUNC' (FFT4v4.c:51) automatically.
@I [XFORM-602] Inlining function 'div_floor' into 'FFT_DIT4_FUNC' (FFT4v4.c:54) automatically.
@I [XFORM-602] Inlining function 'calc_index' into 'FFT_DIT4_FUNC' (FFT4v4.c:63) automatically.
@I [HLS-111] Elapsed time: 27.121 seconds; current memory usage: 72.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'FFT_DIT4_FUNC' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'FFT_DIT4_FUNC' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.916 seconds; current memory usage: 75.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'FFT_DIT4_FUNC' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.3 seconds; current memory usage: 75.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'FFT_DIT4_FUNC' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'FFT_DIT4_FUNC/xcr' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'FFT_DIT4_FUNC/xci' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'FFT_DIT4_FUNC' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'FFT_DIT4_FUNC_fadd_32ns_32ns_32_4_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp': 6 instance(s).
@I [RTGEN-100] Generating core module 'FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'FFT_DIT4_FUNC_fsub_32ns_32ns_32_4_full_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'FFT_DIT4_FUNC'.
@I [HLS-111] Elapsed time: 0.528 seconds; current memory usage: 75.4 MB.
@I [RTMG-279] Implementing memory 'FFT_DIT4_FUNC_wnr_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'FFT_DIT4_FUNC_wni_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for FFT_DIT4_FUNC.
@I [VHDL-304] Generating VHDL RTL for FFT_DIT4_FUNC.
@I [VLOG-307] Generating Verilog RTL for FFT_DIT4_FUNC.
@I [HLS-112] Total elapsed time: 31.714 seconds; peak memory usage: 75.7 MB.
