VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/des_area_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: des_area_dup

# Loading Architecture Description
# Loading Architecture Description took 0.38 seconds (max_rss 79.8 MiB, delta_rss +65.0 MiB)

Timing analysis: ON
Circuit netlist file: des_area_dup.net
Circuit placement file: des_area_dup.place
Circuit routing file: des_area_dup.route
Circuit SDC file: des_area_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 4.96 seconds (max_rss 953.4 MiB, delta_rss +873.6 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/des_area_dup.blif
# Load circuit
Found constant-zero generator 'new_n578'
Found constant-zero generator 'new_n587'
Found constant-zero generator 'new_n591'
Found constant-zero generator 'new_n597'
Found constant-zero generator 'new_n607'
Found constant-zero generator 'new_n615'
Found constant-zero generator 'new_n622'
Found constant-zero generator 'new_n628'
Found constant-zero generator 'new_n630'
Found constant-zero generator 'new_n632'
Found constant-zero generator 'new_n637'
Found constant-zero generator 'new_n640'
Found constant-zero generator 'new_n648'
Found constant-zero generator 'new_n650'
Found constant-zero generator 'new_n662'
Found constant-zero generator 'new_n663'
Found constant-zero generator 'new_n668'
Found constant-zero generator 'new_n673'
Found constant-zero generator 'new_n675'
Found constant-zero generator 'new_n678'
Found constant-zero generator 'new_n685'
Found constant-zero generator 'new_n688'
Found constant-zero generator 'new_n691'
Found constant-zero generator 'new_n693'
Found constant-zero generator 'new_n707'
Found constant-zero generator 'new_n710'
Found constant-zero generator 'new_n711'
Found constant-zero generator 'new_n726'
Found constant-zero generator 'new_n727'
Found constant-zero generator 'new_n734'
Found constant-zero generator 'new_n739'
Found constant-zero generator 'new_n765'
Found constant-zero generator 'new_n835'
Found constant-zero generator 'new_n856'
Found constant-zero generator 'new_n876'
Found constant-zero generator 'new_n900'
Found constant-zero generator 'new_n918'
Found constant-zero generator 'new_n950'
Found constant-zero generator 'new_n982'
Found constant-zero generator 'new_n997'
Found constant-zero generator 'new_n1010'
Found constant-zero generator 'new_n1011'
Found constant-zero generator 'new_n1013'
Found constant-zero generator 'new_n1016'
Found constant-zero generator 'new_n1040'
Found constant-zero generator 'new_n1056'
Found constant-zero generator 'new_n1095'
Found constant-zero generator 'new_n1106'
Found constant-zero generator 'new_n1121'
Found constant-zero generator 'new_n1123'
Found constant-zero generator 'new_n1135'
Found constant-zero generator 'new_n1152'
Found constant-zero generator 'new_n1214'
Found constant-zero generator 'new_n1243'
Found constant-zero generator 'new_n1244'
Found constant-zero generator 'new_n1251'
Found constant-zero generator 'new_n1258'
Found constant-zero generator 'new_n1260'
Found constant-zero generator 'new_n1282'
Found constant-zero generator 'new_n1289'
Found constant-zero generator 'new_n1297'
Found constant-zero generator 'new_n1321'
Found constant-zero generator 'new_n1332'
Found constant-zero generator 'new_n1342'
Found constant-zero generator 'new_n1354'
Found constant-zero generator 'new_n1355'
Found constant-zero generator 'new_n1367'
Found constant-zero generator 'new_n1457'
Found constant-zero generator 'new_n1478'
Found constant-zero generator 'new_n1489'
Found constant-zero generator 'new_n1502'
Found constant-zero generator 'new_n1503'
Found constant-zero generator 'new_n1533'
Found constant-zero generator 'new_n1635'
Found constant-zero generator 'new_n1657'
Found constant-zero generator 'new_n1669'
Found constant-zero generator 'new_n1670'
Found constant-zero generator 'new_n1682'
Found constant-zero generator 'new_n1696'
Found constant-one generator 'po65'
# Load circuit took 0.01 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 1 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    6 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 128
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 128
Swept block(s)      : 0
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1737
    .input :     368
    .output:      72
    0-LUT  :      80
    6-LUT  :    1217
  Nets  : 1665
    Avg Fanout:     3.7
    Max Fanout:   144.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 7780
  Timing Graph Edges: 12158
  Timing Graph Levels: 18
# Build Timing Graph took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'des_area_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/des_area_dup.blif'.

After removing unused inputs...
	total blocks: 1737, total nets: 1665, total inputs: 368, total outputs: 72
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    69/1737      3%                            4     8 x 6     
   138/1737      7%                            9     9 x 7     
   207/1737     11%                           13    11 x 8     
   276/1737     15%                           17    11 x 8     
   345/1737     19%                           21    12 x 9     
   414/1737     23%                           25    12 x 9     
   483/1737     27%                           30    12 x 9     
   552/1737     31%                           34    13 x 10    
   621/1737     35%                           38    13 x 10    
   690/1737     39%                           42    13 x 10    
   759/1737     43%                           47    14 x 10    
   828/1737     47%                           52    15 x 11    
   897/1737     51%                           58    15 x 11    
   966/1737     55%                           63    15 x 11    
  1035/1737     59%                           67    16 x 12    
  1104/1737     63%                           71    16 x 12    
  1173/1737     67%                           75    16 x 12    
  1242/1737     71%                           79    16 x 12    
  1311/1737     75%                          101    17 x 13    
  1380/1737     79%                          170    20 x 15    
  1449/1737     83%                          239    30 x 22    
  1518/1737     87%                          308    40 x 30    
  1587/1737     91%                          377    50 x 37    
  1656/1737     95%                          446    60 x 44    
  1725/1737     99%                          515    70 x 52    
Incr Slack updates 1 in 6.7676e-05 sec
Full Max Req/Worst Slack updates 1 in 2.394e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000191698 sec
FPGA sized to 71 x 53 (auto)
Device Utilization: 0.08 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.03 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        440                               0.163636                     0.836364   
       PLL          0                                      0                            0   
       LAB         88                                36.4205                      8.67045   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 534 out of 1665 nets, 1131 nets not absorbed.

Netlist conversion complete.

# Packing took 1.78 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'des_area_dup.net'.
Detected 80 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.096475 seconds).
Warning 3: Treated 82 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.10 seconds (max_rss 991.3 MiB, delta_rss +37.9 MiB)
Warning 4: Netlist contains 381 global net to non-global architecture pin connections
Warning 5: Logic block #86 (new_n1013) has only 1 output pin 'new_n1013.data_out[6]'. It may be a constant generator.
Warning 6: Logic block #87 (po65) has only 1 output pin 'po65.data_out[6]'. It may be a constant generator.

Pb types usage...
  io         : 440
   pad       : 440
    inpad    : 368
    outpad   : 72
  LAB        : 88
   alm       : 839
    lut      : 1297
     lut6    : 1297
      lut    : 1297

# Create Device
## Build Device Grid
FPGA sized to 71 x 53: 3763 grid tiles (auto)

Resource usage...
	Netlist
		440	blocks of type: io
	Architecture
		440	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		88	blocks of type: LAB
	Architecture
		2989	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		24	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		147	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		6	blocks of type: M144K

Device Utilization: 0.08 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.03 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 991.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:478562
OPIN->CHANX/CHANY edge count before creating direct connections: 2445128
OPIN->CHANX/CHANY edge count after creating direct connections: 2582086
CHAN->CHAN type edge count:6986426
## Build routing resource graph took 6.20 seconds (max_rss 1300.6 MiB, delta_rss +309.0 MiB)
  RR Graph Nodes: 1011880
  RR Graph Edges: 10047074
# Create Device took 6.36 seconds (max_rss 1300.6 MiB, delta_rss +309.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 54.52 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 54.52 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 17.17 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 17.18 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)

There are 2977 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 48906

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 195.623 td_cost: 1.49123e-06
Initial placement estimated Critical Path Delay (CPD): 16.0096 ns
Initial placement estimated setup Total Negative Slack (sTNS): -806.781 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -16.0096 ns

Initial placement estimated setup slack histogram:
[ -1.6e-08: -1.5e-08)  9 ( 12.7%) |*****************
[ -1.5e-08: -1.4e-08) 14 ( 19.7%) |**************************
[ -1.4e-08: -1.3e-08) 13 ( 18.3%) |************************
[ -1.3e-08: -1.2e-08)  2 (  2.8%) |****
[ -1.2e-08: -1.1e-08)  0 (  0.0%) |
[ -1.1e-08: -9.5e-09)  0 (  0.0%) |
[ -9.5e-09: -8.5e-09)  6 (  8.5%) |***********
[ -8.5e-09: -7.4e-09) 26 ( 36.6%) |************************************************
[ -7.4e-09: -6.3e-09)  0 (  0.0%) |
[ -6.3e-09: -5.2e-09)  1 (  1.4%) |**
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 2133
Warning 7: Starting t: 213 of 528 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.3e-04   0.822     140.22 1.0854e-06  15.450       -777  -15.450   0.694  0.0755   70.0     1.00      2133  0.200
   2    0.0 5.1e-04   0.944     119.03 1.0384e-06  13.787       -757  -13.787   0.679  0.0241   70.0     1.00      4266  0.950
   3    0.0 4.8e-04   0.973     112.01 1.004e-06   13.075       -742  -13.075   0.661  0.0119   70.0     1.00      6399  0.950
   4    0.0 4.6e-04   0.966     107.23 9.7609e-07  12.744       -719  -12.744   0.609  0.0167   70.0     1.00      8532  0.950
   5    0.0 4.3e-04   0.985     102.64 9.1942e-07  13.116       -743  -13.116   0.558  0.0100   70.0     1.00     10665  0.950
   6    0.0 4.1e-04   0.991     100.65 9.0546e-07  12.877       -721  -12.877   0.568  0.0027   70.0     1.00     12798  0.950
   7    0.0 3.9e-04   0.982      99.08 8.9052e-07  12.673       -708  -12.673   0.537  0.0081   70.0     1.00     14931  0.950
   8    0.0 3.7e-04   0.996      98.71 8.6537e-07  12.999       -722  -12.999   0.501  0.0022   70.0     1.00     17064  0.950
   9    0.0 3.5e-04   0.992      98.60 8.5564e-07  12.941       -722  -12.941   0.500  0.0039   70.0     1.00     19197  0.950
  10    0.0 3.4e-04   0.997      98.64 8.4193e-07  13.141       -732  -13.141   0.482  0.0014   70.0     1.00     21330  0.950
  11    0.0 3.2e-04   0.991      97.64 8.6378e-07  12.541       -708  -12.541   0.479  0.0040   70.0     1.00     23463  0.950
  12    0.0 3.0e-04   0.996      96.43 8.2031e-07  13.215       -720  -13.215   0.461  0.0041   70.0     1.00     25596  0.950
  13    0.0 2.9e-04   0.997      96.05 8.1292e-07  13.378       -746  -13.378   0.460  0.0024   70.0     1.00     27729  0.950
  14    0.0 2.7e-04   0.993      95.61 8.1109e-07  13.029       -736  -13.029   0.454  0.0031   70.0     1.00     29862  0.950
  15    0.0 2.6e-04   0.998      95.04 8.1924e-07  13.011       -727  -13.011   0.432  0.0020   70.0     1.00     31995  0.950
  16    0.0 2.5e-04   0.997      94.98 8.0787e-07  13.115       -710  -13.115   0.414  0.0027   69.4     1.06     34128  0.950
  17    0.0 2.3e-04   0.990      93.87 7.8445e-07  12.817       -722  -12.817   0.382  0.0049   67.6     1.24     36261  0.950
  18    0.0 2.2e-04   0.994      93.63 7.153e-07   12.809       -707  -12.809   0.391  0.0020   63.7     1.64     38394  0.950
  19    0.0 2.1e-04   0.996      93.71 6.1509e-07  13.351       -720  -13.351   0.374  0.0029   60.6     1.96     40527  0.950
  20    0.0 2.0e-04   0.996      93.30 6.4712e-07  12.411       -704  -12.411   0.383  0.0025   56.6     2.36     42660  0.950
  21    0.0 1.9e-04   0.993      93.05 5.2437e-07  13.370       -737  -13.370   0.356  0.0041   53.4     2.69     44793  0.950
  22    0.0 1.8e-04   0.997      92.69 4.9836e-07  12.921       -706  -12.921   0.347  0.0021   48.9     3.14     46926  0.950
  23    0.0 1.7e-04   0.996      92.81 4.7734e-07  12.963       -734  -12.963   0.376  0.0015   44.3     3.60     49059  0.950
  24    0.0 1.6e-04   0.990      92.29 4.6807e-07  12.602       -700  -12.602   0.331  0.0050   41.5     3.89     51192  0.950
  25    0.0 1.6e-04   0.993      91.83 4.0987e-07  12.677       -700  -12.677   0.327  0.0028   37.0     4.35     53325  0.950
  26    0.0 1.5e-04   0.992      91.64 3.8964e-07  12.700       -704  -12.700   0.315  0.0036   32.8     4.77     55458  0.950
  27    0.0 1.4e-04   0.998      91.47 3.7325e-07  12.539       -705  -12.539   0.306  0.0030   28.7     5.19     57591  0.950
  28    0.0 1.3e-04   0.993      91.04 3.4809e-07  12.452       -700  -12.452   0.331  0.0037   24.8     5.58     59724  0.950
  29    0.0 1.3e-04   0.996      91.00 3.2207e-07  12.489       -694  -12.489   0.312  0.0015   22.1     5.86     61857  0.950
  30    0.0 1.2e-04   0.993      91.00 3.2915e-07  12.148       -683  -12.148   0.293  0.0038   19.3     6.14     63990  0.950
  31    0.0 1.1e-04   0.994      90.54 2.9796e-07  12.239       -677  -12.239   0.284  0.0030   16.5     6.43     66123  0.950
  32    0.0 1.1e-04   0.994      90.53 3.0849e-07  12.178       -691  -12.178   0.278  0.0036   13.9     6.69     68256  0.950
  33    0.0 1.0e-04   0.993      90.19 2.8213e-07  12.288       -689  -12.288   0.278  0.0033   11.6     6.92     70389  0.950
  34    0.0 9.8e-05   0.993      89.91 2.6818e-07  12.179       -677  -12.179   0.410  0.0031    9.8     7.11     72522  0.950
  35    0.0 9.3e-05   0.994      89.29 2.5033e-07  12.247       -680  -12.247   0.408  0.0023    9.5     7.14     74655  0.950
  36    0.0 8.8e-05   0.994      88.85 2.5179e-07  12.255       -678  -12.255   0.398  0.0025    9.2     7.17     76788  0.950
  37    0.0 8.4e-05   0.997      88.63 2.6699e-07  12.193       -682  -12.193   0.396  0.0021    8.8     7.21     78921  0.950
  38    0.0 8.0e-05   0.998      88.62 2.7339e-07  12.105       -676  -12.105   0.380  0.0011    8.4     7.25     81054  0.950
  39    0.0 7.6e-05   0.996      88.47 2.7121e-07  12.110       -675  -12.110   0.352  0.0021    7.9     7.30     83187  0.950
  40    0.0 7.2e-05   0.996      87.81 2.466e-07   12.206       -685  -12.206   0.347  0.0032    7.2     7.37     85320  0.950
  41    0.0 6.8e-05   0.996      86.90 2.5666e-07  12.111       -684  -12.111   0.342  0.0020    6.5     7.44     87453  0.950
  42    0.0 6.5e-05   0.999      86.88 2.2968e-07  12.281       -690  -12.281   0.355  0.0010    5.9     7.50     89586  0.950
  43    0.0 6.2e-05   0.997      86.65 2.445e-07   12.107       -683  -12.107   0.306  0.0016    5.4     7.56     91719  0.950
  44    0.0 5.9e-05   0.998      86.54 2.6059e-07  11.934       -682  -11.934   0.323  0.0011    4.7     7.63     93852  0.950
  45    0.0 5.6e-05   0.998      86.40 2.6293e-07  11.925       -682  -11.925   0.312  0.0011    4.1     7.68     95985  0.950
  46    0.0 5.3e-05   0.998      86.19 2.6633e-07  11.932       -682  -11.932   0.327  0.0010    3.6     7.74     98118  0.950
  47    0.0 5.0e-05   0.997      85.76 2.5969e-07  11.920       -682  -11.920   0.298  0.0014    3.2     7.78    100251  0.950
  48    0.0 4.8e-05   0.997      85.53 2.2697e-07  12.098       -682  -12.098   0.305  0.0013    2.7     7.82    102384  0.950
  49    0.0 4.5e-05   0.998      85.60 2.2521e-07  12.141       -687  -12.141   0.302  0.0009    2.4     7.86    104517  0.950
  50    0.0 4.3e-05   0.999      85.61 2.0357e-07  12.297       -687  -12.297   0.305  0.0010    2.0     7.89    106650  0.950
  51    0.0 4.1e-05   0.998      85.47 1.9628e-07  12.297       -685  -12.297   0.283  0.0006    1.8     7.92    108783  0.950
  52    0.0 3.9e-05   0.998      85.56 2.2484e-07  12.112       -687  -12.112   0.265  0.0009    1.5     7.95    110916  0.950
  53    0.0 3.7e-05   0.999      85.52 2.1886e-07  12.112       -685  -12.112   0.293  0.0010    1.2     7.98    113049  0.950
  54    0.0 3.5e-05   0.998      85.38 2.187e-07   12.112       -685  -12.112   0.265  0.0009    1.0     8.00    115182  0.950
  55    0.0 3.3e-05   0.999      85.38 2.1938e-07  12.112       -684  -12.112   0.270  0.0005    1.0     8.00    117315  0.950
  56    0.0 3.2e-05   0.999      85.41 2.2425e-07  12.112       -686  -12.112   0.248  0.0005    1.0     8.00    119448  0.950
  57    0.0 3.0e-05   0.999      85.45 2.177e-07   12.112       -685  -12.112   0.253  0.0006    1.0     8.00    121581  0.950
  58    0.0 2.9e-05   0.999      85.41 2.2497e-07  12.112       -685  -12.112   0.257  0.0008    1.0     8.00    123714  0.950
  59    0.0 2.7e-05   0.999      85.37 2.2001e-07  12.112       -685  -12.112   0.228  0.0005    1.0     8.00    125847  0.950
  60    0.0 2.6e-05   0.999      85.30 2.2506e-07  12.073       -685  -12.073   0.226  0.0007    1.0     8.00    127980  0.950
  61    0.0 2.5e-05   0.999      85.25 2.2551e-07  12.073       -685  -12.073   0.221  0.0006    1.0     8.00    130113  0.950
  62    0.0 2.3e-05   0.999      85.30 2.2292e-07  12.112       -685  -12.112   0.226  0.0003    1.0     8.00    132246  0.950
  63    0.0 2.2e-05   0.999      85.27 2.2555e-07  12.073       -686  -12.073   0.215  0.0004    1.0     8.00    134379  0.950
  64    0.0 2.1e-05   0.999      85.30 2.1908e-07  12.112       -686  -12.112   0.226  0.0003    1.0     8.00    136512  0.950
  65    0.0 2.0e-05   0.999      85.31 2.1787e-07  12.112       -686  -12.112   0.217  0.0004    1.0     8.00    138645  0.950
  66    0.0 1.9e-05   0.999      85.29 2.1675e-07  12.112       -685  -12.112   0.202  0.0006    1.0     8.00    140778  0.950
  67    0.0 1.8e-05   0.999      85.27 2.1677e-07  12.112       -685  -12.112   0.195  0.0004    1.0     8.00    142911  0.950
  68    0.0 1.7e-05   0.999      85.29 2.2308e-07  12.073       -685  -12.073   0.211  0.0004    1.0     8.00    145044  0.950
  69    0.0 1.6e-05   0.999      85.30 2.1739e-07  12.112       -685  -12.112   0.215  0.0006    1.0     8.00    147177  0.950
  70    0.0 1.5e-05   0.999      85.24 2.2148e-07  12.073       -685  -12.073   0.187  0.0005    1.0     8.00    149310  0.950
  71    0.0 1.5e-05   0.999      85.17 2.2299e-07  12.073       -686  -12.073   0.190  0.0005    1.0     8.00    151443  0.950
  72    0.0 1.4e-05   0.999      85.17 2.2185e-07  12.073       -686  -12.073   0.205  0.0003    1.0     8.00    153576  0.950
  73    0.0 1.3e-05   1.000      85.18 2.1582e-07  12.112       -685  -12.112   0.176  0.0002    1.0     8.00    155709  0.950
  74    0.0 1.3e-05   0.999      85.19 2.1588e-07  12.112       -685  -12.112   0.179  0.0003    1.0     8.00    157842  0.950
  75    0.0 1.2e-05   1.000      85.16 2.1621e-07  12.112       -685  -12.112   0.195  0.0001    1.0     8.00    159975  0.950
  76    0.0 1.1e-05   0.999      85.16 2.223e-07   12.073       -685  -12.073   0.174  0.0005    1.0     8.00    162108  0.950
  77    0.0 1.1e-05   1.000      85.16 2.153e-07   12.112       -686  -12.112   0.167  0.0003    1.0     8.00    164241  0.950
  78    0.0 1.0e-05   0.999      85.18 2.1533e-07  12.112       -685  -12.112   0.181  0.0005    1.0     8.00    166374  0.950
  79    0.0 9.7e-06   0.999      85.18 2.1888e-07  12.073       -685  -12.073   0.165  0.0003    1.0     8.00    168507  0.950
  80    0.0 9.3e-06   1.000      85.17 2.2052e-07  12.073       -685  -12.073   0.147  0.0002    1.0     8.00    170640  0.950
  81    0.0 7.4e-06   0.999      85.17 2.2205e-07  12.073       -686  -12.073   0.153  0.0004    1.0     8.00    172773  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=85.1533, TD costs=2.16544e-07, CPD= 12.112 (ns) 
  82    0.0 7.0e-06   0.999      85.15 2.1633e-07  12.112       -686  -12.112   0.115  0.0003    1.0     8.00    174906  0.950
  83    0.0 5.6e-06   0.999      85.17 2.1634e-07  12.112       -685  -12.112   0.091  0.0003    1.0     8.00    177039  0.800
  84    0.0 4.5e-06   0.999      85.19 2.2043e-07  12.073       -685  -12.073   0.087  0.0003    1.0     8.00    179172  0.800
  85    0.0 0.0e+00   0.999      85.20 2.1431e-07  12.112       -685  -12.112   0.057  0.0005    1.0     8.00    181305  0.800
## Placement Quench took 0.01 seconds (max_rss 1300.6 MiB)
post-quench CPD = 12.0733 (ns) 

BB estimate of min-dist (placement) wire length: 21302

Completed placement consistency check successfully.

Swaps called: 181833

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 12.0733 ns, Fmax: 82.8273 MHz
Placement estimated setup Worst Negative Slack (sWNS): -12.0733 ns
Placement estimated setup Total Negative Slack (sTNS): -684.605 ns

Placement estimated setup slack histogram:
[ -1.2e-08: -1.1e-08) 33 ( 46.5%) |************************************************
[ -1.1e-08: -1.1e-08)  5 (  7.0%) |*******
[ -1.1e-08: -9.8e-09)  0 (  0.0%) |
[ -9.8e-09: -9.1e-09)  0 (  0.0%) |
[ -9.1e-09: -8.3e-09)  0 (  0.0%) |
[ -8.3e-09: -7.6e-09) 15 ( 21.1%) |**********************
[ -7.6e-09: -6.8e-09) 17 ( 23.9%) |*************************
[ -6.8e-09: -6.1e-09)  0 (  0.0%) |
[ -6.1e-09: -5.4e-09)  0 (  0.0%) |
[ -5.4e-09: -4.6e-09)  1 (  1.4%) |*

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.998608, bb_cost: 85.208, td_cost: 2.19266e-07, 

Placement resource usage:
  io  implemented as io : 440
  LAB implemented as LAB: 88

Placement number of temperatures: 85
Placement total # of swap attempts: 181833
	Swaps accepted:  57819 (31.8 %)
	Swaps rejected: 116455 (64.0 %)
	Swaps aborted:   7559 ( 4.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                20.60            37.09           62.91          0.00         
                   Median                 20.34            37.12           55.71          7.17         
                   Centroid               20.17            37.91           55.99          6.11         
                   W. Centroid            20.62            37.74           56.19          6.07         
                   W. Median              0.57             13.87           71.97          14.16        
                   Crit. Uniform          0.07             13.33           86.67          0.00         
                   Feasible Region        0.06             6.09            86.09          7.83         

LAB                Uniform                4.01             3.11            96.89          0.00         
                   Median                 4.11             7.08            89.83          3.09         
                   Centroid               4.04             8.07            91.93          0.00         
                   W. Centroid            4.10             8.34            91.66          0.00         
                   W. Median              0.12             0.93            95.79          3.27         
                   Crit. Uniform          0.60             0.18            99.82          0.00         
                   Feasible Region        0.59             0.00            100.00         0.00         


Placement Quench timing analysis took 0.00167468 seconds (0.00148776 STA, 0.000186919 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.180838 seconds (0.164467 STA, 0.016371 slack) (87 full updates: 87 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.53 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  300 (  9.2%) |*******
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)    1 (  0.0%) |
[      0.5:      0.6)   18 (  0.5%) |
[      0.6:      0.7)  110 (  3.4%) |***
[      0.7:      0.8)  117 (  3.6%) |***
[      0.8:      0.9)  732 ( 22.3%) |*****************
[      0.9:        1) 1999 ( 61.0%) |**********************************************
## Initializing router criticalities took 0.02 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0 1760292    1049    2977    1483 ( 0.147%)   26007 ( 1.5%)   12.801     -721.7    -12.801      0.000      0.000      N/A
Incr Slack updates 87 in 0.00433202 sec
Full Max Req/Worst Slack updates 41 in 7.6422e-05 sec
Incr Max Req/Worst Slack updates 46 in 0.000124894 sec
Incr Criticality updates 20 in 0.00240358 sec
Full Criticality updates 67 in 0.0086968 sec
   2    0.1     0.5    3 1532452     756    2565     573 ( 0.057%)   25532 ( 1.4%)   12.811     -721.3    -12.811      0.000      0.000      N/A
   3    0.1     0.6    2 1167823     415    1889     461 ( 0.046%)   25477 ( 1.4%)   12.785     -720.1    -12.785      0.000      0.000      N/A
   4    0.1     0.8    1 1101912     322    1709     375 ( 0.037%)   25504 ( 1.4%)   12.858     -723.1    -12.858      0.000      0.000      N/A
   5    0.1     1.1    0  942656     253    1435     243 ( 0.024%)   25473 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000      N/A
   6    0.1     1.4    0  853693     188    1252     191 ( 0.019%)   25632 ( 1.4%)   12.862     -723.7    -12.862      0.000      0.000      N/A
   7    0.0     1.9    0  641457     136     956     153 ( 0.015%)   25641 ( 1.4%)   12.862     -723.9    -12.862      0.000      0.000      N/A
   8    0.0     2.4    0  595294     126     897      97 ( 0.010%)   25696 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000      N/A
   9    0.0     3.1    0  361684      82     548      53 ( 0.005%)   25747 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000      N/A
  10    0.0     4.1    0  237906      59     365      28 ( 0.003%)   25819 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000       20
  11    0.0     5.3    0  118047      37     185      11 ( 0.001%)   25859 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000       17
  12    0.0     6.9    0  105866      34     162      12 ( 0.001%)   25902 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000       16
  13    0.0     9.0    0   92730      29     164       7 ( 0.001%)   25921 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000       16
  14    0.0    11.6    0   42698      21      65       0 ( 0.000%)   25925 ( 1.4%)   12.862     -723.8    -12.862      0.000      0.000       16
Restoring best routing
Critical path: 12.8617 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  300 (  9.2%) |***********
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    1 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.5:      0.6)   58 (  1.8%) |**
[      0.6:      0.7)  120 (  3.7%) |****
[      0.7:      0.8) 1291 ( 39.4%) |**********************************************
[      0.8:      0.9) 1233 ( 37.6%) |********************************************
[      0.9:        1)  274 (  8.4%) |**********
Router Stats: total_nets_routed: 3507 total_connections_routed: 15169 total_heap_pushes: 9554510 total_heap_pops: 787557 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 9554510 total_external_heap_pops: 787557 total_external_SOURCE_pushes: 15169 total_external_SOURCE_pops: 13723 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 15169 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 15169 total_external_SINK_pushes: 31065 total_external_SINK_pops: 27810 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 40745 total_external_IPIN_pops: 31132 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 509228 total_external_OPIN_pops: 488627 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 22080 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 22080 total_external_CHANX_pushes: 4458538 total_external_CHANX_pops: 159100 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 47753 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 47753 total_external_CHANY_pushes: 4499765 total_external_CHANY_pops: 67165 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 66215 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 66215 total_number_of_adding_all_rt: 445531 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.75 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1789716352
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
Found 5869 mismatches between routing and packing results.
Fixed 3161 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.05 seconds (max_rss 1300.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        440                               0.163636                     0.836364   
       PLL          0                                      0                            0   
       LAB         88                                36.4205                      8.67045   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 534 out of 1665 nets, 1131 nets not absorbed.


Average number of bends per net: 1.32602  Maximum # of bends: 15

Number of global nets: 82
Number of routed nets (nonglobal): 1049
Wire length results (in units of 1 clb segments)...
	Total wirelength: 25925, average net length: 24.7140
	Maximum net length: 250

Wire length results in terms of physical segments...
	Total wiring segments used: 4460, average wire segments per net: 4.25167
	Maximum segments used by a net: 44
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 69

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    2 (  0.0%) |
[      0.2:      0.3)   42 (  0.6%) |
[      0.1:      0.2)   96 (  1.3%) |*
[        0:      0.1) 7140 ( 98.1%) |**********************************************
Maximum routing channel utilization:      0.32 at (24,15)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      14   6.986      250
                         1      10   5.408      250
                         2       7   3.380      250
                         3       5   2.338      250
                         4       4   2.380      250
                         5       2   1.380      250
                         6       3   1.958      250
                         7       3   2.014      250
                         8       4   1.944      250
                         9       5   2.577      250
                        10       6   3.239      250
                        11      11   5.944      250
                        12      40   6.127      250
                        13      58   9.761      250
                        14      71  10.845      250
                        15      80  14.592      250
                        16      62  13.732      250
                        17      55  12.634      250
                        18      42  10.254      250
                        19      32   8.437      250
                        20      10   7.056      250
                        21       5   2.296      250
                        22       4   1.803      250
                        23       6   1.507      250
                        24       6   3.493      250
                        25       1   0.859      250
                        26       1   0.282      250
                        27       4   1.592      250
                        28       9   0.437      250
                        29       2   0.113      250
                        30       2   0.789      250
                        31       2   0.366      250
                        32       2   0.324      250
                        33       5   0.845      250
                        34       3   0.972      250
                        35       5   0.972      250
                        36       2   1.338      250
                        37       2   0.887      250
                        38       2   0.986      250
                        39       2   0.775      250
                        40       2   0.254      250
                        41       1   0.254      250
                        42       2   0.648      250
                        43       2   0.535      250
                        44       4   0.563      250
                        45       3   0.521      250
                        46       3   0.958      250
                        47       3   0.662      250
                        48       1   0.070      250
                        49       2   0.676      250
                        50      29   7.056      250
                        51      15   7.268      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      10   4.377      250
                         1       2   1.245      250
                         2       4   1.849      250
                         3       3   0.962      250
                         4       2   1.094      250
                         5       3   1.434      250
                         6       2   0.434      250
                         7       2   0.736      250
                         8       3   1.302      250
                         9       3   0.491      250
                        10       2   0.679      250
                        11       2   0.434      250
                        12       1   0.075      250
                        13       1   0.019      250
                        14       4   0.170      250
                        15       4   1.585      250
                        16       6   2.755      250
                        17      11   4.943      250
                        18      28   8.623      250
                        19      68  11.075      250
                        20      86  16.547      250
                        21      76  16.264      250
                        22      94  16.132      250
                        23      85  13.981      250
                        24     113  19.264      250
                        25     112  22.377      250
                        26     101  21.887      250
                        27      89  19.057      250
                        28      63  12.698      250
                        29      24   6.321      250
                        30       6   4.132      250
                        31       4   1.774      250
                        32       6   2.264      250
                        33       2   0.887      250
                        34       1   0.679      250
                        35       1   0.906      250
                        36       2   1.208      250
                        37       3   0.868      250
                        38       3   1.377      250
                        39       3   1.340      250
                        40       3   1.000      250
                        41       3   0.585      250
                        42       8   3.189      250
                        43       2   1.340      250
                        44       4   1.189      250
                        45       2   0.925      250
                        46       4   1.302      250
                        47       2   0.943      250
                        48       3   0.604      250
                        49       1   0.170      250
                        50       1   0.038      250
                        51       2   0.434      250
                        52       2   0.113      250
                        53       2   0.302      250
                        54       2   0.151      250
                        55       3   1.245      250
                        56       3   0.170      250
                        57       2   0.151      250
                        58      11   2.094      250
                        59      13   2.528      250
                        60       3   0.528      250
                        61       2   0.377      250
                        62       2   0.491      250
                        63       2   0.094      250
                        64       1   0.113      250
                        65       2   0.038      250
                        66       2   0.509      250
                        67       7   1.245      250
                        68      35   8.981      250
                        69       5   2.189      250

Total tracks in x-direction: 13000, in y-direction: 17500

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 5.90782e+07, per logic tile: 15699.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 202176
                                                      Y      4 204120
                                                      X     16   9280
                                                      Y     16   9816

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00722
                                            16      0.0458

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.011
                                            16      0.0341

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00911
                             L16          0.0398

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00911
                            L16    1      0.0398

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.6e-09:  4.9e-09)  1 (  1.4%) |***
[  4.9e-09:  5.2e-09) 11 ( 15.5%) |*********************************
[  5.2e-09:  5.5e-09)  7 (  9.9%) |*********************
[  5.5e-09:  5.8e-09)  2 (  2.8%) |******
[  5.8e-09:  6.1e-09)  1 (  1.4%) |***
[  6.1e-09:  6.4e-09)  2 (  2.8%) |******
[  6.4e-09:  6.7e-09) 13 ( 18.3%) |***************************************
[  6.7e-09:    7e-09) 16 ( 22.5%) |************************************************
[    7e-09:  7.3e-09) 14 ( 19.7%) |******************************************
[  7.3e-09:  7.6e-09)  4 (  5.6%) |************

Final critical path delay (least slack): 12.8617 ns, Fmax: 77.75 MHz
Final setup Worst Negative Slack (sWNS): -12.8617 ns
Final setup Total Negative Slack (sTNS): -723.788 ns

Final setup slack histogram:
[ -1.3e-08: -1.2e-08) 33 ( 46.5%) |************************************************
[ -1.2e-08: -1.1e-08)  5 (  7.0%) |*******
[ -1.1e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -9.7e-09)  0 (  0.0%) |
[ -9.7e-09: -8.9e-09)  0 (  0.0%) |
[ -8.9e-09: -8.1e-09)  4 (  5.6%) |******
[ -8.1e-09: -7.3e-09) 28 ( 39.4%) |*****************************************
[ -7.3e-09: -6.5e-09)  0 (  0.0%) |
[ -6.5e-09: -5.7e-09)  0 (  0.0%) |
[ -5.7e-09: -4.9e-09)  1 (  1.4%) |*

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 5.3259e-05 sec
Full Max Req/Worst Slack updates 1 in 3.767e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000157435 sec
Flow timing analysis took 0.291139 seconds (0.268615 STA, 0.0225248 slack) (104 full updates: 88 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 87.32 seconds (max_rss 1300.6 MiB)
Incr Slack updates 15 in 0.000974042 sec
Full Max Req/Worst Slack updates 2 in 4.81e-06 sec
Incr Max Req/Worst Slack updates 13 in 8.6972e-05 sec
Incr Criticality updates 9 in 0.00119504 sec
Full Criticality updates 6 in 0.000987004 sec
