INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux21
INFO: [VRFC 10-311] analyzing module Mux41
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/FourBitFullAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitFullAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/partD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/SimD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
