--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3257 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.582ns.
--------------------------------------------------------------------------------
Slack:                  14.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (1.362ns logic, 4.168ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X15Y26.A1      net (fanout=2)        1.172   tester/M_module_change_q[24]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.362ns logic, 4.060ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  14.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.A4      net (fanout=5)        0.724   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.A       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd1-In1
    SLICE_X17Y22.AX      net (fanout=1)        0.755   tester/M_test_modules_q_FSM_FFd1-In
    SLICE_X17Y22.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd1_1
                                                       tester/M_test_modules_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (1.362ns logic, 3.648ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  14.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.C6      net (fanout=5)        0.558   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.C       Tilo                  0.255   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd3-In1
    SLICE_X16Y22.BX      net (fanout=2)        0.914   tester/M_test_modules_q_FSM_FFd3-In
    SLICE_X16Y22.CLK     Tdick                 0.085   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (1.334ns logic, 3.641ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  14.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_12 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_12 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   tester/M_module_change_q[15]
                                                       tester/M_module_change_q_12
    SLICE_X15Y23.A6      net (fanout=2)        1.107   tester/M_module_change_q[12]
    SLICE_X15Y23.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o3
    SLICE_X15Y22.A4      net (fanout=1)        0.482   tester/M_module_change_q[27]_GND_3_o_equal_49_o3
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (1.362ns logic, 3.588ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  15.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.928ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.D3      net (fanout=5)        0.609   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.D       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X16Y22.A2      net (fanout=2)        0.702   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X16Y22.CLK     Tas                   0.200   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd4-In_rt
                                                       tester/M_test_modules_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      4.928ns (1.448ns logic, 3.480ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_9 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_9 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BQ      Tcko                  0.476   tester/M_module_change_q[11]
                                                       tester/M_module_change_q_9
    SLICE_X15Y22.D1      net (fanout=2)        1.197   tester/M_module_change_q[9]
    SLICE_X15Y22.D       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o2
    SLICE_X15Y22.A3      net (fanout=1)        0.359   tester/M_module_change_q[27]_GND_3_o_equal_49_o2
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (1.362ns logic, 3.555ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  15.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X15Y26.A1      net (fanout=2)        1.172   tester/M_module_change_q[24]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.A4      net (fanout=5)        0.724   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.A       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd1-In1
    SLICE_X17Y22.AX      net (fanout=1)        0.755   tester/M_test_modules_q_FSM_FFd1-In
    SLICE_X17Y22.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd1_1
                                                       tester/M_test_modules_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (1.362ns logic, 3.540ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  15.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_22 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_22 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.CQ      Tcko                  0.476   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_22
    SLICE_X15Y25.C3      net (fanout=2)        0.552   tester/M_module_change_q[22]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.362ns logic, 3.516ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X15Y26.A1      net (fanout=2)        1.172   tester/M_module_change_q[24]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.C6      net (fanout=5)        0.558   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.C       Tilo                  0.255   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd3-In1
    SLICE_X16Y22.BX      net (fanout=2)        0.914   tester/M_test_modules_q_FSM_FFd3-In
    SLICE_X16Y22.CLK     Tdick                 0.085   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (1.334ns logic, 3.533ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  15.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_20 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_20 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.476   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_20
    SLICE_X15Y25.C2      net (fanout=2)        0.541   tester/M_module_change_q[20]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (1.362ns logic, 3.505ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  15.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X15Y26.A1      net (fanout=2)        1.172   tester/M_module_change_q[24]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.D3      net (fanout=5)        0.609   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.D       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X16Y22.A2      net (fanout=2)        0.702   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X16Y22.CLK     Tas                   0.200   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd4-In_rt
                                                       tester/M_test_modules_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.448ns logic, 3.372ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_26 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_26 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_26
    SLICE_X15Y26.A2      net (fanout=2)        0.552   tester/M_module_change_q[26]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (1.362ns logic, 3.440ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_test_modules_q_FSM_FFd1 (FF)
  Destination:          tester/M_module_change_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_test_modules_q_FSM_FFd1 to tester/M_module_change_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd1
    SLICE_X15Y21.A1      net (fanout=144)      1.126   tester/M_test_modules_q_FSM_FFd1
    SLICE_X15Y21.A       Tilo                  0.259   tester/Mcount_M_module_change_q_lut[0]
                                                       tester/Mcount_M_module_change_q_lut<0>
    SLICE_X14Y20.A5      net (fanout=1)        0.380   tester/Mcount_M_module_change_q_lut[0]
    SLICE_X14Y20.COUT    Topcya                0.472   tester/M_module_change_q[3]
                                                       tester/Mcount_M_module_change_q_lut[0]_rt
                                                       tester/Mcount_M_module_change_q_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   tester/M_module_change_q[7]
                                                       tester/Mcount_M_module_change_q_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[7]
    SLICE_X14Y22.COUT    Tbyp                  0.091   tester/M_module_change_q[11]
                                                       tester/Mcount_M_module_change_q_cy<11>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[11]
    SLICE_X14Y23.COUT    Tbyp                  0.091   tester/M_module_change_q[15]
                                                       tester/Mcount_M_module_change_q_cy<15>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   tester/Mcount_M_module_change_q_cy[15]
    SLICE_X14Y24.COUT    Tbyp                  0.091   tester/M_module_change_q[19]
                                                       tester/Mcount_M_module_change_q_cy<19>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[19]
    SLICE_X14Y25.COUT    Tbyp                  0.091   tester/M_module_change_q[23]
                                                       tester/Mcount_M_module_change_q_cy<23>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[23]
    SLICE_X14Y26.DMUX    Tcind                 0.289   tester/M_module_change_q[27]
                                                       tester/Mcount_M_module_change_q_xor<27>
    SLICE_X15Y26.AX      net (fanout=1)        1.061   tester/Mcount_M_module_change_q27
    SLICE_X15Y26.CLK     Tdick                 0.114   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (2.114ns logic, 2.664ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  15.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_23 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_23 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_23
    SLICE_X15Y25.C5      net (fanout=2)        0.417   tester/M_module_change_q[23]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.362ns logic, 3.381ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.BX      net (fanout=2)        0.263   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.362ns logic, 3.381ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.C6      net (fanout=5)        0.558   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.C       Tilo                  0.255   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd3-In1
    SLICE_X16Y22.AX      net (fanout=2)        0.635   tester/M_test_modules_q_FSM_FFd3-In
    SLICE_X16Y22.CLK     Tdick                 0.085   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.334ns logic, 3.362ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_19 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_19 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_19
    SLICE_X15Y25.C6      net (fanout=2)        0.337   tester/M_module_change_q[19]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.362ns logic, 3.301ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_21 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_21 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.BQ      Tcko                  0.476   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_21
    SLICE_X15Y25.C4      net (fanout=2)        0.330   tester/M_module_change_q[21]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.362ns logic, 3.294ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X15Y26.A1      net (fanout=2)        1.172   tester/M_module_change_q[24]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.BX      net (fanout=2)        0.263   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (1.362ns logic, 3.273ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.D3      net (fanout=5)        0.609   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.D       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X16Y22.B5      net (fanout=2)        0.401   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X16Y22.CLK     Tas                   0.200   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd4-In_rt_pack_1
                                                       tester/M_test_modules_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.448ns logic, 3.179ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_0 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.284 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_0 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.476   tester/M_module_change_q[3]
                                                       tester/M_module_change_q_0
    SLICE_X15Y22.C1      net (fanout=2)        0.928   tester/M_module_change_q[0]
    SLICE_X15Y22.C       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o1
    SLICE_X15Y22.A6      net (fanout=1)        0.327   tester/M_module_change_q[27]_GND_3_o_equal_49_o1
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.362ns logic, 3.254ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_17 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.610ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_17 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_17
    SLICE_X15Y23.A1      net (fanout=2)        0.767   tester/M_module_change_q[17]
    SLICE_X15Y23.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o3
    SLICE_X15Y22.A4      net (fanout=1)        0.482   tester/M_module_change_q[27]_GND_3_o_equal_49_o3
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.610ns (1.362ns logic, 3.248ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_test_modules_q_FSM_FFd3_1 (FF)
  Destination:          tester/M_module_change_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_test_modules_q_FSM_FFd3_1 to tester/M_module_change_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd3_1
    SLICE_X17Y22.A5      net (fanout=1)        0.856   tester/M_test_modules_q_FSM_FFd3_1
    SLICE_X17Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd1_1
                                                       tester/_n0241_inv1
    SLICE_X14Y20.AX      net (fanout=1)        0.694   tester/_n0241_inv
    SLICE_X14Y20.COUT    Taxcy                 0.259   tester/M_module_change_q[3]
                                                       tester/Mcount_M_module_change_q_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   tester/M_module_change_q[7]
                                                       tester/Mcount_M_module_change_q_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[7]
    SLICE_X14Y22.COUT    Tbyp                  0.091   tester/M_module_change_q[11]
                                                       tester/Mcount_M_module_change_q_cy<11>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[11]
    SLICE_X14Y23.COUT    Tbyp                  0.091   tester/M_module_change_q[15]
                                                       tester/Mcount_M_module_change_q_cy<15>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   tester/Mcount_M_module_change_q_cy[15]
    SLICE_X14Y24.COUT    Tbyp                  0.091   tester/M_module_change_q[19]
                                                       tester/Mcount_M_module_change_q_cy<19>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[19]
    SLICE_X14Y25.COUT    Tbyp                  0.091   tester/M_module_change_q[23]
                                                       tester/Mcount_M_module_change_q_cy<23>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   tester/Mcount_M_module_change_q_cy[23]
    SLICE_X14Y26.DMUX    Tcind                 0.289   tester/M_module_change_q[27]
                                                       tester/Mcount_M_module_change_q_xor<27>
    SLICE_X15Y26.AX      net (fanout=1)        1.061   tester/Mcount_M_module_change_q27
    SLICE_X15Y26.CLK     Tdick                 0.114   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.901ns logic, 2.708ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  15.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X15Y26.A1      net (fanout=2)        1.172   tester/M_module_change_q[24]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.C6      net (fanout=5)        0.558   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.C       Tilo                  0.255   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd3-In1
    SLICE_X16Y22.AX      net (fanout=2)        0.635   tester/M_test_modules_q_FSM_FFd3-In
    SLICE_X16Y22.CLK     Tdick                 0.085   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.334ns logic, 3.254ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X15Y26.A1      net (fanout=2)        1.172   tester/M_module_change_q[24]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.D3      net (fanout=5)        0.609   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.D       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X16Y22.B5      net (fanout=2)        0.401   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X16Y22.CLK     Tas                   0.200   tester/M_test_modules_q_FSM_FFd3_2
                                                       tester/M_test_modules_q_FSM_FFd4-In_rt_pack_1
                                                       tester/M_test_modules_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (1.448ns logic, 3.071ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_25 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_25 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BQ      Tcko                  0.476   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_25
    SLICE_X15Y26.A5      net (fanout=2)        0.240   tester/M_module_change_q[25]
    SLICE_X15Y26.A       Tilo                  0.259   tester/M_module_change_q_27_1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A5      net (fanout=1)        0.889   tester/M_module_change_q[27]_GND_3_o_equal_49_o5
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (1.362ns logic, 3.128ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_11 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_11 to tester/M_test_modules_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.DQ      Tcko                  0.476   tester/M_module_change_q[11]
                                                       tester/M_module_change_q_11
    SLICE_X15Y22.D2      net (fanout=2)        0.744   tester/M_module_change_q[11]
    SLICE_X15Y22.D       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o2
    SLICE_X15Y22.A3      net (fanout=1)        0.359   tester/M_module_change_q[27]_GND_3_o_equal_49_o2
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.B       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
    SLICE_X17Y23.AX      net (fanout=2)        1.050   tester/M_test_modules_q_FSM_FFd2-In
    SLICE_X17Y23.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_test_modules_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.362ns logic, 3.102ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X15Y25.C1      net (fanout=2)        1.204   tester/M_module_change_q[18]
    SLICE_X15Y25.C       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A2      net (fanout=1)        0.965   tester/M_module_change_q[27]_GND_3_o_equal_49_o4
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.B1      net (fanout=5)        0.949   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.CLK     Tas                   0.339   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd2-In1
                                                       tester/M_test_modules_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.333ns logic, 3.118ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_12 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_12 to tester/M_test_modules_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   tester/M_module_change_q[15]
                                                       tester/M_module_change_q_12
    SLICE_X15Y23.A6      net (fanout=2)        1.107   tester/M_module_change_q[12]
    SLICE_X15Y23.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_49_o3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o3
    SLICE_X15Y22.A4      net (fanout=1)        0.482   tester/M_module_change_q[27]_GND_3_o_equal_49_o3
    SLICE_X15Y22.A       Tilo                  0.259   tester/M_test_modules_q_FSM_FFd5_2
                                                       tester/M_module_change_q[27]_GND_3_o_equal_49_o6
    SLICE_X16Y23.A4      net (fanout=5)        0.724   tester/M_module_change_q[27]_GND_3_o_equal_49_o
    SLICE_X16Y23.A       Tilo                  0.254   tester/M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd1-In1
    SLICE_X17Y22.AX      net (fanout=1)        0.755   tester/M_test_modules_q_FSM_FFd1-In
    SLICE_X17Y22.CLK     Tdick                 0.114   tester/M_test_modules_q_FSM_FFd1_1
                                                       tester/M_test_modules_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (1.362ns logic, 3.068ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd3_2/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd4_1/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: tester/M_test_modules_q_FSM_FFd3_2/SR
  Logical resource: tester/M_test_modules_q_FSM_FFd4_1/SR
  Location pin: SLICE_X16Y22.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd3_2/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd3_1/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd3_2/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd4_2/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: tester/M_test_modules_q_FSM_FFd3_2/SR
  Logical resource: tester/M_test_modules_q_FSM_FFd4_2/SR
  Location pin: SLICE_X16Y22.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd3_2/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd3_2/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd4/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd4/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd4/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd3/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_test_modules_q_FSM_FFd4/CLK
  Logical resource: tester/M_test_modules_q_FSM_FFd4/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[3]/CLK
  Logical resource: tester/M_module_change_q_0/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[3]/CLK
  Logical resource: tester/M_module_change_q_1/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[3]/CLK
  Logical resource: tester/M_module_change_q_2/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[3]/CLK
  Logical resource: tester/M_module_change_q_3/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_4/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_5/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_6/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_7/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_8/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_9/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_10/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_11/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_12/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_13/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_14/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_15/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[19]/CLK
  Logical resource: tester/M_module_change_q_16/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[19]/CLK
  Logical resource: tester/M_module_change_q_17/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_module_change_q[19]/CLK
  Logical resource: tester/M_module_change_q_18/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.582|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3257 paths, 0 nets, and 285 connections

Design statistics:
   Minimum period:   5.582ns{1}   (Maximum frequency: 179.147MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 04:10:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



