set ::env(PROJECT_NAME) generic_fifo_dc_gray
set ::env(DESIGN_TOP) generic_fifo_dc_gray
set ::env(DESIGN_DIR) RTL_Benchmark/memory_core/generic_fifo_dc_gray/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/memory_core/generic_fifo_dc_gray/rtl/verilog/generic_fifo_dc_gray.v
set ::env(CLOCK_PORT) "rd_clk, wr_clk"
set ::env(DOMAIN) memory_core
