{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765931533417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765931533424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:32:13 2025 " "Processing started: Tue Dec 16 16:32:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765931533424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931533424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioFX -c AudioFX " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioFX -c AudioFX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931533424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765931534577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765931534577 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "AVConfig.qsys " "Elaborating Platform Designer system entity \"AVConfig.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931545598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:29 Progress: Loading HaH_processor/AVConfig.qsys " "2025.12.16.16:32:29 Progress: Loading HaH_processor/AVConfig.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931549996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:31 Progress: Reading input file " "2025.12.16.16:32:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931551111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:31 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\] " "2025.12.16.16:32:31 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931551183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:32 Progress: Parameterizing module audio_and_video_config_0 " "2025.12.16.16:32:32 Progress: Parameterizing module audio_and_video_config_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931552630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:32 Progress: Building connections " "2025.12.16.16:32:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931552633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:32 Progress: Parameterizing connections " "2025.12.16.16:32:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931552633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:32 Progress: Validating " "2025.12.16.16:32:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931552660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:32 Progress: Done reading input file " "2025.12.16.16:32:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931552725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AVConfig: Generating AVConfig \"AVConfig\" for QUARTUS_SYNTH " "AVConfig: Generating AVConfig \"AVConfig\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931553994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: Starting Generation of Audio and Video Config " "Audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931555325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: \"AVConfig\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\" " "Audio_and_video_config_0: \"AVConfig\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931555499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AVConfig: Done \"AVConfig\" with 2 modules, 16 files " "AVConfig: Done \"AVConfig\" with 2 modules, 16 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931555510 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "AVConfig.qsys " "Finished elaborating Platform Designer system entity \"AVConfig.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931556355 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "AudioPLL.qsys " "Elaborating Platform Designer system entity \"AudioPLL.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931556368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:41 Progress: Loading HaH_processor/AudioPLL.qsys " "2025.12.16.16:32:41 Progress: Loading HaH_processor/AudioPLL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931561142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:42 Progress: Reading input file " "2025.12.16.16:32:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931562260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:42 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\] " "2025.12.16.16:32:42 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931562344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:42 Progress: Parameterizing module audio_pll_0 " "2025.12.16.16:32:42 Progress: Parameterizing module audio_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931562678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:42 Progress: Building connections " "2025.12.16.16:32:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931562683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:42 Progress: Parameterizing connections " "2025.12.16.16:32:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931562683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:42 Progress: Validating " "2025.12.16.16:32:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931562815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:32:50 Progress: Done reading input file " "2025.12.16.16:32:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931570285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioPLL: Generating AudioPLL \"AudioPLL\" for QUARTUS_SYNTH " "AudioPLL: Generating AudioPLL \"AudioPLL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931573844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll_0: \"AudioPLL\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\" " "Audio_pll_0: \"AudioPLL\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931580083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931580143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931580147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioPLL: Done \"AudioPLL\" with 4 modules, 5 files " "AudioPLL: Done \"AudioPLL\" with 4 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931580148 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "AudioPLL.qsys " "Finished elaborating Platform Designer system entity \"AudioPLL.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931581064 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "AudioCodec.qsys " "Elaborating Platform Designer system entity \"AudioCodec.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931581081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:07 Progress: Loading HaH_processor/AudioCodec.qsys " "2025.12.16.16:33:07 Progress: Loading HaH_processor/AudioCodec.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931587663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:09 Progress: Reading input file " "2025.12.16.16:33:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931589871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:10 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\] " "2025.12.16.16:33:10 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931590003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:11 Progress: Parameterizing module audio_0 " "2025.12.16.16:33:11 Progress: Parameterizing module audio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931591454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:11 Progress: Building connections " "2025.12.16.16:33:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931591458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:11 Progress: Parameterizing connections " "2025.12.16.16:33:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931591459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:11 Progress: Validating " "2025.12.16.16:33:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931591500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.16.16:33:12 Progress: Done reading input file " "2025.12.16.16:33:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931592456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioCodec: Generating AudioCodec \"AudioCodec\" for QUARTUS_SYNTH " "AudioCodec: Generating AudioCodec \"AudioCodec\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931595697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: Starting Generation of Audio Controller " "Audio_0: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931598180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: \"AudioCodec\" instantiated altera_up_avalon_audio \"audio_0\" " "Audio_0: \"AudioCodec\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931598401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioCodec: Done \"AudioCodec\" with 2 modules, 7 files " "AudioCodec: Done \"AudioCodec\" with 2 modules, 7 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931598404 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "AudioCodec.qsys " "Finished elaborating Platform Designer system entity \"AudioCodec.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931599156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fx_reverb.sv(16) " "Verilog HDL information at fx_reverb.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "fx_reverb.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_reverb.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765931599349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_reverb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_reverb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_reverb " "Found entity 1: fx_reverb" {  } { { "fx_reverb.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_reverb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fx_gate.sv(16) " "Verilog HDL information at fx_gate.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "fx_gate.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_gate.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765931599358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_gate " "Found entity 1: fx_gate" {  } { { "fx_gate.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_gate.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_gain.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_gain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_gain " "Found entity 1: fx_gain" {  } { { "fx_gain.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_gain.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fx_eq.sv(17) " "Verilog HDL information at fx_eq.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "fx_eq.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_eq.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765931599366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_eq.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_eq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_eq " "Found entity 1: fx_eq" {  } { { "fx_eq.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_eq.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fx_distortion.sv(17) " "Verilog HDL information at fx_distortion.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "fx_distortion.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_distortion.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765931599370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_distortion.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_distortion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_distortion " "Found entity 1: fx_distortion" {  } { { "fx_distortion.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_distortion.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fx_delay.sv(16) " "Verilog HDL information at fx_delay.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "fx_delay.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_delay.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765931599375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_delay " "Found entity 1: fx_delay" {  } { { "fx_delay.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_delay.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_compressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_compressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_compressor " "Found entity 1: fx_compressor" {  } { { "fx_compressor.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_compressor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599381 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fx_chorus.sv(16) " "Verilog HDL information at fx_chorus.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "fx_chorus.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_chorus.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765931599384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx_chorus.sv 1 1 " "Found 1 design units, including 1 entities, in source file fx_chorus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx_chorus " "Found entity 1: fx_chorus" {  } { { "fx_chorus.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_chorus.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevseg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevseg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg_display " "Found entity 1: sevseg_display" {  } { { "sevseg_display.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/sevseg_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/display.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/controller.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file lab_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_pkg (SystemVerilog) " "Found design unit 1: lab_pkg (SystemVerilog)" {  } { { "lab_pkg.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/lab_pkg.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiofx.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiofx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudioFX " "Found entity 1: AudioFX" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/avconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/avconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVConfig " "Found entity 1: AVConfig" {  } { { "AVConfig/synthesis/AVConfig.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/AVConfig.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599425 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931599428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/avconfig_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/avconfig_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVConfig_audio_and_video_config_0 " "Found entity 1: AVConfig_audio_and_video_config_0" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/audiopll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/audiopll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL " "Found entity 1: AudioPLL" {  } { { "AudioPLL/synthesis/AudioPLL.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/AudioPLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/submodules/audiopll_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/submodules/audiopll_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_audio_pll_0 " "Found entity 1: AudioPLL_audio_pll_0" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/submodules/audiopll_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/submodules/audiopll_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_audio_pll_0_audio_pll " "Found entity 1: AudioPLL_audio_pll_0_audio_pll" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/audiocodec.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/audiocodec.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCodec " "Found entity 1: AudioCodec" {  } { { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "AudioCodec/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/audiocodec_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/audiocodec_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCodec_audio_0 " "Found entity 1: AudioCodec_audio_0" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931599533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599533 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/avconfig.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/AVConfig.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/avconfig.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/AVConfig.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/avconfig.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/avconfig.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599536 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599550 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599554 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599556 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599560 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599566 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599569 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599572 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599576 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599579 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599582 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599584 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_slow_clock_generator.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/avconfig/submodules/altera_up_slow_clock_generator.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_slow_clock_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_slow_clock_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/audiopll.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/AudioPLL.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/audiopll.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/AudioPLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/audiopll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/audiopll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/submodules/audiopll_audio_pll_0.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/submodules/audiopll_audio_pll_0.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/submodules/audiopll_audio_pll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/submodules/audiopll_audio_pll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599655 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599659 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/audiocodec.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/audiocodec.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/audiocodec.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/audiocodec.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/audiocodec_audio_0.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/audiocodec_audio_0.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/audiocodec_audio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/audiocodec_audio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599698 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599701 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599705 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_clock_edge.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_clock_edge.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_clock_edge.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_clock_edge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_clock_edge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_clock_edge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_sync_fifo.v C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v " "File \"c:/users/karst/documents/homemade_multifx/hah_processor/db/ip/audiocodec/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765931599710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931599710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioFX " "Elaborating entity \"AudioFX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765931599845 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "params " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"params\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765931599872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL AudioPLL:u0 " "Elaborating entity \"AudioPLL\" for hierarchy \"AudioPLL:u0\"" {  } { { "AudioFX.sv" "u0" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931599906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_audio_pll_0 AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0 " "Elaborating entity \"AudioPLL_audio_pll_0\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\"" {  } { { "AudioPLL/synthesis/AudioPLL.v" "audio_pll_0" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/AudioPLL.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931599917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_audio_pll_0_audio_pll AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"AudioPLL_audio_pll_0_audio_pll\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" "audio_pll" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931599927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931599987 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765931599999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600020 ""}  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765931600020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" "reset_from_locked" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVConfig AVConfig:u1 " "Elaborating entity \"AVConfig\" for hierarchy \"AVConfig:u1\"" {  } { { "AudioFX.sv" "u1" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVConfig_audio_and_video_config_0 AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"AVConfig_audio_and_video_config_0\" for hierarchy \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "AVConfig/synthesis/AVConfig.v" "audio_and_video_config_0" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/AVConfig.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931600091 "|AudioFX|AVConfig:u1|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931600157 "|AudioFX|AVConfig:u1|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931600178 "|AudioFX|AVConfig:u1|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCodec AudioCodec:u2 " "Elaborating entity \"AudioCodec\" for hierarchy \"AudioCodec:u2\"" {  } { { "AudioFX.sv" "u2" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCodec_audio_0 AudioCodec:u2\|AudioCodec_audio_0:audio_0 " "Elaborating entity \"AudioCodec_audio_0\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\"" {  } { { "AudioCodec/synthesis/AudioCodec.v" "audio_0" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "Bit_Clock_Edges" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "Audio_In_Deserializer" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931600616 ""}  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765931600616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931600708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931600708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931600751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931600751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931600847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931600847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931600940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931600940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931600976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931601072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931601072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931601083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931601209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931601209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931601219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931601326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931601326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931601344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "Audio_Out_Serializer" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931601839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CONTROL " "Elaborating entity \"controller\" for hierarchy \"controller:CONTROL\"" {  } { { "AudioFX.sv" "CONTROL" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 controller.sv(72) " "Verilog HDL assignment warning at controller.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "controller.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/controller.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931602374 "|AudioFX|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 controller.sv(74) " "Verilog HDL assignment warning at controller.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "controller.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931602376 "|AudioFX|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 controller.sv(81) " "Verilog HDL assignment warning at controller.sv(81): truncated value with size 32 to match size of target (8)" {  } { { "controller.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/controller.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931602379 "|AudioFX|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 controller.sv(83) " "Verilog HDL assignment warning at controller.sv(83): truncated value with size 32 to match size of target (8)" {  } { { "controller.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/controller.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931602381 "|AudioFX|controller:CONTROL"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "params " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"params\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765931602562 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "params " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"params\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765931602563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:DISPLAY " "Elaborating entity \"display\" for hierarchy \"display:DISPLAY\"" {  } { { "AudioFX.sv" "DISPLAY" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(82) " "Verilog HDL assignment warning at display.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/display.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931602619 "|AudioFX|display:DISPLAY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(87) " "Verilog HDL assignment warning at display.sv(87): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/display.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765931602619 "|AudioFX|display:DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg_display display:DISPLAY\|sevseg_display:H0 " "Elaborating entity \"sevseg_display\" for hierarchy \"display:DISPLAY\|sevseg_display:H0\"" {  } { { "display.sv" "H0" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/display.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_gain fx_gain:FX_INPUT_GAIN " "Elaborating entity \"fx_gain\" for hierarchy \"fx_gain:FX_INPUT_GAIN\"" {  } { { "AudioFX.sv" "FX_INPUT_GAIN" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_gate fx_gate:FX_GATE " "Elaborating entity \"fx_gate\" for hierarchy \"fx_gate:FX_GATE\"" {  } { { "AudioFX.sv" "FX_GATE" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_eq fx_eq:FX_EQ " "Elaborating entity \"fx_eq\" for hierarchy \"fx_eq:FX_EQ\"" {  } { { "AudioFX.sv" "FX_EQ" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_compressor fx_compressor:FX_COMPRESSOR " "Elaborating entity \"fx_compressor\" for hierarchy \"fx_compressor:FX_COMPRESSOR\"" {  } { { "AudioFX.sv" "FX_COMPRESSOR" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target_gain fx_compressor.sv(109) " "Verilog HDL or VHDL warning at fx_compressor.sv(109): object \"target_gain\" assigned a value but never read" {  } { { "fx_compressor.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/fx_compressor.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765931602684 "|AudioFX|fx_compressor:FX_COMPRESSOR"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "audio_delay " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"audio_delay\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765931602724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_distortion fx_distortion:FX_DISTORTION " "Elaborating entity \"fx_distortion\" for hierarchy \"fx_distortion:FX_DISTORTION\"" {  } { { "AudioFX.sv" "FX_DISTORTION" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_chorus fx_chorus:FX_CHORUS " "Elaborating entity \"fx_chorus\" for hierarchy \"fx_chorus:FX_CHORUS\"" {  } { { "AudioFX.sv" "FX_CHORUS" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_delay fx_delay:FX_DELAY " "Elaborating entity \"fx_delay\" for hierarchy \"fx_delay:FX_DELAY\"" {  } { { "AudioFX.sv" "FX_DELAY" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx_reverb fx_reverb:FX_REVERB " "Elaborating entity \"fx_reverb\" for hierarchy \"fx_reverb:FX_REVERB\"" {  } { { "AudioFX.sv" "FX_REVERB" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931602767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb84 " "Found entity 1: altsyncram_mb84" {  } { { "db/altsyncram_mb84.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_mb84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931606179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931606179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931606562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931606562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931606751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931606751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cntr_49i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931607065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931607065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931607141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931607141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931607301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931607301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931607534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931607534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931607613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931607613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931607771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931607771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931607846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931607846 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931608558 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765931608809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.16.16:33:33 Progress: Loading sld30451bca/alt_sld_fab_wrapper_hw.tcl " "2025.12.16.16:33:33 Progress: Loading sld30451bca/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931613906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931617769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931618061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931622712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931622830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931622941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931623086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931623092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931623093 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765931623807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld30451bca/alt_sld_fab.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/ip/sld30451bca/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931624049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931624049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931624141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931624141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931624155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931624155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931624228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931624228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931624331 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931624331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931624331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931624414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931624414 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"AudioCodec:u2\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/a_dpfifo_s2a1.tdf" 45 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/scfifo_9ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } } { "AudioCodec/synthesis/AudioCodec.v" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931625807 "|AudioFX|AudioCodec:u2|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765931625807 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1765931625807 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"AVConfig:u1\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765931626644 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765931626644 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:DISPLAY\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:DISPLAY\|Div0\"" {  } { { "display.sv" "Div0" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/display.sv" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931628340 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765931628340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:DISPLAY\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:DISPLAY\|lpm_divide:Div0\"" {  } { { "display.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/display.sv" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931628437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:DISPLAY\|lpm_divide:Div0 " "Instantiated megafunction \"display:DISPLAY\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931628438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931628438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931628438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765931628438 ""}  } { { "display.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/display.sv" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765931628438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931628499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931628499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931628535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931628535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765931628582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931628582 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765931628941 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765931629141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765931629141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765931629141 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1765931629141 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765931630392 "|AudioFX|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765931630392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931630615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765931631837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.map.smsg " "Generated suppressed messages file C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931632245 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 105 121 0 0 16 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 105 of its 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1765931634583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765931634663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765931634663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765931635285 "|AudioFX|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765931635285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4053 " "Implemented 4053 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765931635298 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765931635298 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765931635298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3856 " "Implemented 3856 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765931635298 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765931635298 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1765931635298 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765931635298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765931635298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765931635354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:33:55 2025 " "Processing ended: Tue Dec 16 16:33:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765931635354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765931635354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765931635354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765931635354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765931636949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765931636956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:33:56 2025 " "Processing started: Tue Dec 16 16:33:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765931636956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765931636956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AudioFX -c AudioFX " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AudioFX -c AudioFX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765931636956 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765931637307 ""}
{ "Info" "0" "" "Project  = AudioFX" {  } {  } 0 0 "Project  = AudioFX" 0 0 "Fitter" 0 0 1765931637313 ""}
{ "Info" "0" "" "Revision = AudioFX" {  } {  } 0 0 "Revision = AudioFX" 0 0 "Fitter" 0 0 1765931637313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765931637731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765931637731 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AudioFX 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"AudioFX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765931637799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765931637881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765931637881 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1765931638073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765931639287 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765931639641 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765931640355 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765931640648 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1765931653391 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3 global CLKCTRL_G6 " "AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1765931653661 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1765931653661 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2429 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 2429 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1765931653661 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1765931653661 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765931653662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765931655440 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765931655440 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765931655440 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765931655440 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1765931655440 ""}
{ "Info" "ISTA_SDC_FOUND" "AudioFX.sdc " "Reading SDC File: 'AudioFX.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765931655472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 10 CLOCK2_50 port " "Ignored filter at AudioFX.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655475 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 11 CLOCK3_50 port " "Ignored filter at AudioFX.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655476 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 12 CLOCK4_50 port " "Ignored filter at AudioFX.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655476 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 14 TD_CLK27 port " "Ignored filter at AudioFX.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655477 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 15 DRAM_CLK port " "Ignored filter at AudioFX.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655477 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 20 VGA_CLK port " "Ignored filter at AudioFX.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655478 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655478 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1765931655483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1765931655483 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1765931655483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1765931655483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 53 DRAM_DQ* port " "Ignored filter at AudioFX.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 53 clk_dram clock " "Ignored filter at AudioFX.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655486 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655487 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 56 TD_DATA* port " "Ignored filter at AudioFX.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 56 tv_27m clock " "Ignored filter at AudioFX.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655487 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655488 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 58 TD_HS port " "Ignored filter at AudioFX.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655488 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655489 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 60 TD_VS port " "Ignored filter at AudioFX.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655489 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655490 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655490 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655490 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 70 DRAM_ADDR* port " "Ignored filter at AudioFX.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655491 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655491 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 72 DRAM_*DQM port " "Ignored filter at AudioFX.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655492 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655492 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 74 DRAM_BA* port " "Ignored filter at AudioFX.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655493 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655493 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 76 DRAM_RAS_N port " "Ignored filter at AudioFX.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655494 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655494 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 78 DRAM_CAS_N port " "Ignored filter at AudioFX.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655495 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655495 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 80 DRAM_WE_N port " "Ignored filter at AudioFX.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655496 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655496 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 82 DRAM_CKE port " "Ignored filter at AudioFX.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655497 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655498 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 84 DRAM_CS_N port " "Ignored filter at AudioFX.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655498 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655499 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 87 VGA_R* port " "Ignored filter at AudioFX.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 87 clk_vga clock " "Ignored filter at AudioFX.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655499 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655500 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 89 VGA_G* port " "Ignored filter at AudioFX.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655500 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655501 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 91 VGA_B* port " "Ignored filter at AudioFX.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655501 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655502 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 93 VGA_BLANK port " "Ignored filter at AudioFX.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765931655502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655503 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931655503 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765931655503 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931655536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931655536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931655536 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1765931655536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765931655568 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765931655570 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765931655571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765931655571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765931655571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765931655571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765931655571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.379 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.379 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765931655571 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765931655571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765931655741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765931655749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765931655769 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765931655785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765931655810 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765931655818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765931656324 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 DSP block " "Packed 96 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1765931656333 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1765931656333 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765931656333 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765931656624 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1765931656624 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765931656632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765931665093 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1765931665976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765931675654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765931683063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765931689874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765931689874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765931692274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/karst/Documents/homemade_multifx/HaH_processor/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765931702353 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765931702353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765931709831 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765931709831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765931710046 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.75 " "Total time spent on timing analysis during the Fitter is 8.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765931715713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765931715867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765931718357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765931718359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765931720965 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765931730728 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765931731185 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/karst/Documents/homemade_multifx/HaH_processor/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765931731225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/karst/Documents/homemade_multifx/HaH_processor/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765931731225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "AudioFX.sv" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/karst/Documents/homemade_multifx/HaH_processor/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765931731225 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1765931731225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.fit.smsg " "Generated suppressed messages file C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765931731651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 273 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6695 " "Peak virtual memory: 6695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765931733898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:35:33 2025 " "Processing ended: Tue Dec 16 16:35:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765931733898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765931733898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:19 " "Total CPU time (on all processors): 00:03:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765931733898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765931733898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765931736050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765931736059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:35:35 2025 " "Processing started: Tue Dec 16 16:35:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765931736059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765931736059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AudioFX -c AudioFX " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AudioFX -c AudioFX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765931736059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765931737405 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765931745631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765931746312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:35:46 2025 " "Processing ended: Tue Dec 16 16:35:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765931746312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765931746312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765931746312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765931746312 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765931747009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765931747642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765931747649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:35:47 2025 " "Processing started: Tue Dec 16 16:35:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765931747649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765931747649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AudioFX -c AudioFX " "Command: quartus_sta AudioFX -c AudioFX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765931747649 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765931747813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765931749230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765931749230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931749286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931749286 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765931750237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765931750237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765931750237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765931750237 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1765931750237 ""}
{ "Info" "ISTA_SDC_FOUND" "AudioFX.sdc " "Reading SDC File: 'AudioFX.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765931750254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 10 CLOCK2_50 port " "Ignored filter at AudioFX.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750257 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 11 CLOCK3_50 port " "Ignored filter at AudioFX.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750258 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 12 CLOCK4_50 port " "Ignored filter at AudioFX.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750258 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 14 TD_CLK27 port " "Ignored filter at AudioFX.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750258 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 15 DRAM_CLK port " "Ignored filter at AudioFX.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750259 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 20 VGA_CLK port " "Ignored filter at AudioFX.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AudioFX.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at AudioFX.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750259 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750259 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1765931750260 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1765931750260 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931750260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1765931750261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 53 DRAM_DQ* port " "Ignored filter at AudioFX.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 53 clk_dram clock " "Ignored filter at AudioFX.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750263 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750263 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 56 TD_DATA* port " "Ignored filter at AudioFX.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 56 tv_27m clock " "Ignored filter at AudioFX.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750264 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750264 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 58 TD_HS port " "Ignored filter at AudioFX.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750265 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750265 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 60 TD_VS port " "Ignored filter at AudioFX.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750266 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at AudioFX.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750266 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AudioFX.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at AudioFX.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750266 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750267 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 70 DRAM_ADDR* port " "Ignored filter at AudioFX.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750267 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750268 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 72 DRAM_*DQM port " "Ignored filter at AudioFX.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750268 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750268 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 74 DRAM_BA* port " "Ignored filter at AudioFX.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750269 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750269 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 76 DRAM_RAS_N port " "Ignored filter at AudioFX.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750270 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750270 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 78 DRAM_CAS_N port " "Ignored filter at AudioFX.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750270 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750271 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 80 DRAM_WE_N port " "Ignored filter at AudioFX.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750271 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750271 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 82 DRAM_CKE port " "Ignored filter at AudioFX.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750272 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750272 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 84 DRAM_CS_N port " "Ignored filter at AudioFX.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750273 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750273 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 87 VGA_R* port " "Ignored filter at AudioFX.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 87 clk_vga clock " "Ignored filter at AudioFX.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750274 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750274 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 89 VGA_G* port " "Ignored filter at AudioFX.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750274 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750275 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 91 VGA_B* port " "Ignored filter at AudioFX.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750275 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750275 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AudioFX.sdc 93 VGA_BLANK port " "Ignored filter at AudioFX.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750276 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at AudioFX.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765931750277 ""}  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AudioFX.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at AudioFX.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" "" { Text "C:/Users/karst/Documents/homemade_multifx/HaH_processor/AudioFX.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765931750277 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931750305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931750305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931750305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765931750305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931751244 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765931751329 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765931751772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765931752165 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765931752165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.576 " "Worst-case setup slack is -4.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.576              -8.954 CLOCK_50  " "   -4.576              -8.954 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.356               0.000 altera_reserved_tck  " "    9.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931752167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 altera_reserved_tck  " "    0.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931752199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.603 " "Worst-case recovery slack is 29.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.603               0.000 altera_reserved_tck  " "   29.603               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931752213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.989 " "Worst-case removal slack is 0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931752225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.891               0.000 CLOCK_50  " "    8.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.167               0.000 altera_reserved_tck  " "   15.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931752232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931752232 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931752306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931752306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931752306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931752306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.186 ns " "Worst Case Available Settling Time: 17.186 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931752306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931752306 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931752306 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765931752312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765931752361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765931755693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931755934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931755934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931755934 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765931755934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931756670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765931756768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765931756768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.519 " "Worst-case setup slack is -4.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.519              -8.838 CLOCK_50  " "   -4.519              -8.838 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.602               0.000 altera_reserved_tck  " "    9.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931756771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 CLOCK_50  " "    0.234               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 altera_reserved_tck  " "    0.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931756812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.768 " "Worst-case recovery slack is 29.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.768               0.000 altera_reserved_tck  " "   29.768               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931756826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931756833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.920               0.000 CLOCK_50  " "    8.920               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.164               0.000 altera_reserved_tck  " "   15.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931756850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931756850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931756929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931756929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931756929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931756929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.297 ns " "Worst Case Available Settling Time: 17.297 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931756929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931756929 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931756929 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765931756934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765931757154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765931760896 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931761162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931761162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931761162 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765931761162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931762089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765931762124 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765931762124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.634 " "Worst-case setup slack is -2.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.634              -5.190 CLOCK_50  " "   -2.634              -5.190 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.321               0.000 altera_reserved_tck  " "   12.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931762127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLOCK_50  " "    0.176               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 altera_reserved_tck  " "    0.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931762166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.730 " "Worst-case recovery slack is 30.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.730               0.000 altera_reserved_tck  " "   30.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931762179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931762186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.482               0.000 CLOCK_50  " "    8.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.840               0.000 altera_reserved_tck  " "   14.840               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931762199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931762199 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931762273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931762273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931762273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931762273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.139 ns " "Worst Case Available Settling Time: 18.139 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931762273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931762273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931762273 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765931762279 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931762578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931762578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765931762578 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765931762578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931763268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765931763296 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765931763296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.581 " "Worst-case setup slack is -2.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.581              -5.082 CLOCK_50  " "   -2.581              -5.082 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.904               0.000 altera_reserved_tck  " "   12.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931763299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 CLOCK_50  " "    0.157               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 altera_reserved_tck  " "    0.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931763332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.010 " "Worst-case recovery slack is 31.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.010               0.000 altera_reserved_tck  " "   31.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931763344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.433 " "Worst-case removal slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 altera_reserved_tck  " "    0.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931763352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.438               0.000 CLOCK_50  " "    8.438               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.829               0.000 altera_reserved_tck  " "   14.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765931763368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765931763368 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931763435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931763435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931763435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931763435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.358 ns " "Worst Case Available Settling Time: 18.358 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931763435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765931763435 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765931763435 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765931765433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765931765533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 104 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5244 " "Peak virtual memory: 5244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765931765694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:36:05 2025 " "Processing ended: Tue Dec 16 16:36:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765931765694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765931765694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765931765694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765931765694 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 444 s " "Quartus Prime Full Compilation was successful. 0 errors, 444 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765931766456 ""}
