Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep 18 16:10:16 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BF_Test2_wrapper_timing_summary_routed.rpt -pb BF_Test2_wrapper_timing_summary_routed.pb -rpx BF_Test2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BF_Test2_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.528        0.000                      0                 3908        0.126        0.000                      0                 3908       41.160        0.000                       0                  1413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        74.528        0.000                      0                 3447        0.126        0.000                      0                 3447       41.160        0.000                       0                  1413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             76.563        0.000                      0                  461        0.834        0.000                      0                  461  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       74.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.528ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 2.615ns (29.777%)  route 6.167ns (70.223%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.225 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[2]
                         net (fo=72, routed)          2.017     9.242    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_5
    SLICE_X14Y28         LUT5 (Prop_lut5_I3_O)        0.333     9.575 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_151/O
                         net (fo=1, routed)           0.806    10.381    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_151_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.355    10.736 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_63/O
                         net (fo=1, routed)           0.594    11.330    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_63_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.454 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_22/O
                         net (fo=1, routed)           0.801    12.255    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_22_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.379 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_10/O
                         net (fo=1, routed)           0.641    13.020    Func_test1_i/TM_packet_sender_0/U0/in18[7]
    SLICE_X5Y28          LUT3 (Prop_lut3_I2_O)        0.153    13.173 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_5/O
                         net (fo=1, routed)           0.444    13.617    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_5_n_0
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.327    13.944 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    13.944    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X3Y30          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.508    88.203    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y30          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                         clock pessimism              0.273    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.031    88.472    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                 74.528    

Slack (MET) :             74.698ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.821ns (32.765%)  route 5.789ns (67.235%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.309 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.597     8.907    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.306     9.213 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_353/O
                         net (fo=1, routed)           0.000     9.213    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_353_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     9.430 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_150/O
                         net (fo=1, routed)           0.000     9.430    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_150_n_0
    SLICE_X13Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     9.524 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_62/O
                         net (fo=2, routed)           1.125    10.649    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_62_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.316    10.965 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_21/O
                         net (fo=4, routed)           1.049    12.014    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_21_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.138 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_5/O
                         net (fo=1, routed)           0.574    12.712    Func_test1_i/TM_packet_sender_0/U0/in18[5]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.149    12.861 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2/O
                         net (fo=1, routed)           0.579    13.440    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2_n_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.332    13.772 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    13.772    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.508    88.203    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y30          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.273    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.029    88.470    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.470    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                 74.698    

Slack (MET) :             74.726ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 2.120ns (24.751%)  route 6.445ns (75.249%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.225 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[2]
                         net (fo=72, routed)          1.872     9.097    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_5
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.301     9.398 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153/O
                         net (fo=2, routed)           0.678    10.076    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.200 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.824    11.024    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           1.059    12.207    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124    12.331 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_5/O
                         net (fo=1, routed)           0.822    13.153    Func_test1_i/TM_packet_sender_0/U0/in18[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124    13.277 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.326    13.603    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.727 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    13.727    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.506    88.201    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y29          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.029    88.454    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.454    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                 74.726    

Slack (MET) :             74.741ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 2.439ns (28.518%)  route 6.113ns (71.482%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.309 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.587     8.896    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.306     9.202 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_160/O
                         net (fo=2, routed)           1.177    10.380    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_160_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124    10.504 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_65/O
                         net (fo=2, routed)           0.490    10.994    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_65_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.118 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           1.015    12.133    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.257 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_5/O
                         net (fo=1, routed)           0.674    12.931    Func_test1_i/TM_packet_sender_0/U0/in18[4]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.152    13.083 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2/O
                         net (fo=1, routed)           0.305    13.388    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.326    13.714 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    13.714    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.506    88.201    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y29          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    88.456    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.456    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                 74.741    

Slack (MET) :             74.862ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 2.209ns (26.198%)  route 6.223ns (73.802%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.309 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.587     8.896    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.306     9.202 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_160/O
                         net (fo=2, routed)           1.177    10.380    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_160_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124    10.504 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_65/O
                         net (fo=2, routed)           0.490    10.994    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_65_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.118 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           1.133    12.250    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.374 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_5/O
                         net (fo=1, routed)           0.543    12.917    Func_test1_i/TM_packet_sender_0/U0/in18[3]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124    13.041 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2/O
                         net (fo=1, routed)           0.429    13.470    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.594 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    13.594    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.506    88.201    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y29          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    88.456    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.456    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 74.862    

Slack (MET) :             74.981ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.408ns (28.913%)  route 5.920ns (71.087%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.309 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.587     8.896    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.306     9.202 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_160/O
                         net (fo=2, routed)           1.177    10.380    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_160_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124    10.504 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_65/O
                         net (fo=2, routed)           0.490    10.994    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_65_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.118 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           0.960    12.078    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.124    12.202 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5/O
                         net (fo=1, routed)           0.404    12.606    Func_test1_i/TM_packet_sender_0/U0/in18[6]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.120    12.726 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.438    13.163    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.327    13.490 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    13.490    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.508    88.203    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y30          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/C
                         clock pessimism              0.273    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.031    88.472    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                 74.981    

Slack (MET) :             75.049ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 2.120ns (25.717%)  route 6.123ns (74.283%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.225 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[2]
                         net (fo=72, routed)          1.872     9.097    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_5
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.301     9.398 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153/O
                         net (fo=2, routed)           0.678    10.076    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_153_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.200 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.824    11.024    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           1.190    12.338    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.462 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_5/O
                         net (fo=1, routed)           0.544    13.006    Func_test1_i/TM_packet_sender_0/U0/in18[0]
    SLICE_X5Y28          LUT3 (Prop_lut3_I2_O)        0.124    13.130 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.151    13.281    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.405 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    13.405    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.505    88.200    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/C
                         clock pessimism              0.259    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    88.455    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.455    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                 75.049    

Slack (MET) :             75.269ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 2.588ns (32.263%)  route 5.434ns (67.737%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.309 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.597     8.907    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.306     9.213 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_353/O
                         net (fo=1, routed)           0.000     9.213    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_353_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     9.430 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_150/O
                         net (fo=1, routed)           0.000     9.430    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_150_n_0
    SLICE_X13Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     9.524 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_62/O
                         net (fo=2, routed)           0.924    10.448    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_62_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.316    10.764 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_12/O
                         net (fo=4, routed)           1.201    11.965    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_12_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.089 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_5/O
                         net (fo=1, routed)           0.444    12.533    Func_test1_i/TM_packet_sender_0/U0/in18[1]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.124    12.657 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2/O
                         net (fo=1, routed)           0.402    13.059    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.183 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    13.183    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.505    88.200    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/C
                         clock pessimism              0.259    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    88.453    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                 75.269    

Slack (MET) :             75.669ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.242ns (44.916%)  route 3.976ns (55.084%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.103    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.426 f  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.951     8.378    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18_n_6
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.306     8.684 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23/O
                         net (fo=1, routed)           0.000     8.684    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.216    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.330    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.558 f  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           0.422     9.979    Func_test1_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.307    10.286 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3/O
                         net (fo=1, routed)           0.441    10.727    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.355    11.082 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_1/O
                         net (fo=33, routed)          1.298    12.380    Func_test1_i/TM_packet_sender_0/U0/bit_cnt
    SLICE_X2Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.502    88.197    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X2Y24          FDRE (Setup_fdre_C_CE)      -0.372    88.049    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.049    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                 75.669    

Slack (MET) :             75.669ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.242ns (44.916%)  route 3.976ns (55.084%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.618     5.162    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y25          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.865     6.482    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     6.606 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68/O
                         net (fo=1, routed)           0.000     6.606    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_68_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.986 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.986    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.103    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.426 f  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.951     8.378    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18_n_6
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.306     8.684 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23/O
                         net (fo=1, routed)           0.000     8.684    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.216    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.330    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.558 f  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           0.422     9.979    Func_test1_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.307    10.286 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3/O
                         net (fo=1, routed)           0.441    10.727    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.355    11.082 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_1/O
                         net (fo=33, routed)          1.298    12.380    Func_test1_i/TM_packet_sender_0/U0/bit_cnt
    SLICE_X2Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.502    88.197    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X2Y24          FDRE (Setup_fdre_C_CE)      -0.372    88.049    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.049    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                 75.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Func_test1_i/Write7_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.565     1.469    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X11Y40         FDCE                                         r  Func_test1_i/Write7_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Func_test1_i/Write7_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           0.080     1.690    Func_test1_i/RW_ROUTER4_0/U0/A_write[9]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.049     1.739 r  Func_test1_i/RW_ROUTER4_0/U0/A[9]_i_1/O
                         net (fo=1, routed)           0.000     1.739    Func_test1_i/RW_ROUTER4_0/U0/p_1_in[9]
    SLICE_X10Y40         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.835     1.984    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y40         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
                         clock pessimism             -0.502     1.482    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.131     1.613    Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.580     1.484    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X7Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[26]/Q
                         net (fo=1, routed)           0.080     1.705    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg_n_0_[26]
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.045     1.750 r  Func_test1_i/BF_formatter_0/U0/BF_packet[26]_i_1/O
                         net (fo=1, routed)           0.000     1.750    Func_test1_i/BF_formatter_0/U0/BF_packet[26]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.848     1.997    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X6Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[26]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     1.618    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.557     1.461    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X15Y29         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[86]/Q
                         net (fo=1, routed)           0.080     1.682    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg_n_0_[86]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.727 r  Func_test1_i/BF_formatter_0/U0/BF_packet[86]_i_1/O
                         net (fo=1, routed)           0.000     1.727    Func_test1_i/BF_formatter_0/U0/BF_packet[86]_i_1_n_0
    SLICE_X14Y29         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.825     1.974    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X14Y29         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[86]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.121     1.595    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.588     1.492    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X3Y18          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[96]/Q
                         net (fo=1, routed)           0.080     1.713    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg_n_0_[96]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.045     1.758 r  Func_test1_i/BF_formatter_0/U0/BF_packet[96]_i_1/O
                         net (fo=1, routed)           0.000     1.758    Func_test1_i/BF_formatter_0/U0/BF_packet[96]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.857     2.006    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X2Y18          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[96]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121     1.626    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/Write7_0/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Write7_0/U0/WE_n_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.136%)  route 0.079ns (29.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.565     1.469    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X9Y40          FDCE                                         r  Func_test1_i/Write7_0/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Func_test1_i/Write7_0/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.079     1.689    Func_test1_i/Write7_0/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.734 r  Func_test1_i/Write7_0/U0/WE_n_i_1/O
                         net (fo=1, routed)           0.000     1.734    Func_test1_i/Write7_0/U0/WE_n_i_1_n_0
    SLICE_X8Y40          FDPE                                         r  Func_test1_i/Write7_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.835     1.984    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X8Y40          FDPE                                         r  Func_test1_i/Write7_0/U0/WE_n_reg/C
                         clock pessimism             -0.502     1.482    
    SLICE_X8Y40          FDPE (Hold_fdpe_C_D)         0.120     1.602    Func_test1_i/Write7_0/U0/WE_n_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Func_test1_i/Write7_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Write7_0/U0/write_complete_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.565     1.469    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X9Y40          FDCE                                         r  Func_test1_i/Write7_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Func_test1_i/Write7_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=1, routed)           0.091     1.701    Func_test1_i/Write7_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.048     1.749 r  Func_test1_i/Write7_0/U0/write_complete_i_1/O
                         net (fo=1, routed)           0.000     1.749    Func_test1_i/Write7_0/U0/write_complete_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  Func_test1_i/Write7_0/U0/write_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.835     1.984    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X8Y40          FDCE                                         r  Func_test1_i/Write7_0/U0/write_complete_reg/C
                         clock pessimism             -0.502     1.482    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.131     1.613    Func_test1_i/Write7_0/U0/write_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Func_test1_i/Read7_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.564     1.468    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X11Y38         FDCE                                         r  Func_test1_i/Read7_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Func_test1_i/Read7_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           0.091     1.700    Func_test1_i/RW_ROUTER4_0/U0/A_read[13]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.048     1.748 r  Func_test1_i/RW_ROUTER4_0/U0/A[13]_i_1/O
                         net (fo=1, routed)           0.000     1.748    Func_test1_i/RW_ROUTER4_0/U0/p_1_in[13]
    SLICE_X10Y38         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.834     1.983    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y38         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.131     1.612    Func_test1_i/RW_ROUTER4_0/U0/A_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/BF_packet_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.554     1.458    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X13Y23         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[200]/Q
                         net (fo=1, routed)           0.087     1.686    Func_test1_i/TM_packet_sender_0/U0/i_BF_data[200]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i[200]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i[200]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.821     1.970    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X12Y23         FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[200]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.120     1.591    Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[200]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Func_test1_i/Write7_0/U0/write_data_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Write7_0/U0/write_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.562     1.466    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X15Y36         FDRE                                         r  Func_test1_i/Write7_0/U0/write_data_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Func_test1_i/Write7_0/U0/write_data_buf_reg[15]/Q
                         net (fo=1, routed)           0.087     1.694    Func_test1_i/Write7_0/U0/write_data_buf[15]
    SLICE_X14Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.739 r  Func_test1_i/Write7_0/U0/write_data[15]_i_2/O
                         net (fo=1, routed)           0.000     1.739    Func_test1_i/Write7_0/U0/write_data[15]_i_2_n_0
    SLICE_X14Y36         FDPE                                         r  Func_test1_i/Write7_0/U0/write_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.831     1.980    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X14Y36         FDPE                                         r  Func_test1_i/Write7_0/U0/write_data_reg[15]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X14Y36         FDPE (Hold_fdpe_C_D)         0.120     1.599    Func_test1_i/Write7_0/U0/write_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.553     1.457    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X11Y24         FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[114]/Q
                         net (fo=1, routed)           0.087     1.685    Func_test1_i/BF_formatter_0/U0/SRAM_data[114]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.730 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i[114]_i_1/O
                         net (fo=1, routed)           0.000     1.730    Func_test1_i/BF_formatter_0/U0/SRAM_data_i[114]
    SLICE_X10Y24         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.820     1.969    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X10Y24         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[114]/C
                         clock pessimism             -0.499     1.470    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.120     1.590    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y25    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X5Y21    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X5Y21    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[107]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y20    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[108]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X6Y20    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[109]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y21   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y25    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y25    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X5Y21    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X5Y21    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y25    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y25    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y20   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X5Y21    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X5Y21    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.563ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.608ns (10.022%)  route 5.459ns (89.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.007    11.245    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X1Y24          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.502    88.197    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X1Y24          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[1]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y24          FDCE (Recov_fdce_C_CLR)     -0.613    87.808    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         87.808    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 76.563    

Slack (MET) :             76.563ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.608ns (10.022%)  route 5.459ns (89.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.007    11.245    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X1Y24          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.502    88.197    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X1Y24          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[2]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y24          FDCE (Recov_fdce_C_CLR)     -0.613    87.808    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         87.808    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 76.563    

Slack (MET) :             76.563ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.608ns (10.022%)  route 5.459ns (89.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.007    11.245    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X1Y24          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.502    88.197    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X1Y24          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[3]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y24          FDCE (Recov_fdce_C_CLR)     -0.613    87.808    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         87.808    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 76.563    

Slack (MET) :             76.652ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.608ns (10.159%)  route 5.377ns (89.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         2.925    11.163    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y17          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y17          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[14]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y17          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                 76.652    

Slack (MET) :             76.652ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.608ns (10.159%)  route 5.377ns (89.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         2.925    11.163    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y17          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y17          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[15]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y17          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                 76.652    

Slack (MET) :             76.652ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.608ns (10.159%)  route 5.377ns (89.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         2.925    11.163    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y17          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y17          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[16]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y17          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                 76.652    

Slack (MET) :             76.652ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.608ns (10.159%)  route 5.377ns (89.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         2.925    11.163    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y17          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y17          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[29]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y17          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                 76.652    

Slack (MET) :             76.660ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[48]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.608ns (10.170%)  route 5.370ns (89.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         2.919    11.156    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X0Y17          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.511    88.206    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X0Y17          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[48]/C
                         clock pessimism              0.259    88.465    
                         clock uncertainty           -0.035    88.430    
    SLICE_X0Y17          FDCE (Recov_fdce_C_CLR)     -0.613    87.817    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[48]
  -------------------------------------------------------------------
                         required time                         87.817    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 76.660    

Slack (MET) :             76.660ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[80]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.608ns (10.170%)  route 5.370ns (89.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         2.919    11.156    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X0Y17          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.511    88.206    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X0Y17          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[80]/C
                         clock pessimism              0.259    88.465    
                         clock uncertainty           -0.035    88.430    
    SLICE_X0Y17          FDCE (Recov_fdce_C_CLR)     -0.613    87.817    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[80]
  -------------------------------------------------------------------
                         required time                         87.817    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 76.660    

Slack (MET) :             76.760ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[62]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.608ns (10.345%)  route 5.269ns (89.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          2.451     8.085    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.152     8.237 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         2.818    11.055    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X7Y17          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X7Y17          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[62]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X7Y17          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[62]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                 76.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.241     2.276    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y40          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y40          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.241     2.276    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y40          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y40          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.241     2.276    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y40          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y40          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.241     2.276    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y40          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y40          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.298     2.334    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y42          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y42          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[10]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.298     2.334    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y42          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y42          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[11]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.298     2.334    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y42          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y42          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[8]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.298     2.334    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y42          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y42          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[9]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.072%)  route 0.657ns (77.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.303     2.338    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X0Y42          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X0Y42          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_reg/C
                         clock pessimism             -0.479     1.535    
    SLICE_X0Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.544%)  route 0.719ns (79.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.592     1.496    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=79, routed)          0.354     1.991    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     2.036 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.365     2.401    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X1Y41          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.865     2.014    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X1Y41          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[4]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X1Y41          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.958    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.275ns  (logic 4.432ns (36.106%)  route 7.843ns (63.894%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.564     5.108    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y14         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.518     5.626 r  Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.391     7.017    Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X14Y15         LUT4 (Prop_lut4_I3_O)        0.156     7.173 f  Func_test1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           6.452    13.625    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.758    17.383 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    17.383    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.106ns (41.086%)  route 5.887ns (58.914%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.561     5.105    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y16         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     5.561 f  Func_test1_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.785     6.346    Func_test1_i/I2Cmod_0/U0/scl_clk
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.470 f  Func_test1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           5.102    11.572    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    15.098 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    15.098    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.736ns  (logic 3.959ns (40.663%)  route 5.777ns (59.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.567     5.111    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y39          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     5.567 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[2]/Q
                         net (fo=1, routed)           5.777    11.344    A_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         3.503    14.847 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.847    A[2]
    A15                                                               r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.473ns  (logic 3.976ns (41.970%)  route 5.497ns (58.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.567     5.111    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y39          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     5.567 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           5.497    11.064    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.584 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.584    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.154ns (46.491%)  route 4.781ns (53.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.566     5.110    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y38         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.478     5.588 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           4.781    10.369    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.676    14.044 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.044    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.723ns  (logic 3.964ns (45.441%)  route 4.759ns (54.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.634     5.178    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           4.759    10.393    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    13.901 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    13.901    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.023ns (45.920%)  route 4.738ns (54.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.567     5.111    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y40         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.629 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           4.738    10.367    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    13.872 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.872    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 4.097ns (47.439%)  route 4.540ns (52.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.567     5.111    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y39          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.530 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[5]/Q
                         net (fo=1, routed)           4.540    10.070    A_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.678    13.748 r  A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.748    A[5]
    J3                                                                r  A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.157ns (48.240%)  route 4.460ns (51.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.567     5.111    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y40         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     5.589 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           4.460    10.049    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.679    13.728 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.728    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.168ns (48.465%)  route 4.432ns (51.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.567     5.111    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y40         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     5.589 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.432    10.021    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.690    13.711 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.711    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.367ns (82.137%)  route 0.297ns (17.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.591     1.495    Func_test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y35          FDRE                                         r  Func_test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Func_test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.297     1.933    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.159 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.159    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.005ns (47.030%)  route 1.132ns (52.970%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.558     1.462    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y30         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.590 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/Q
                         net (fo=1, routed)           1.132     2.722    gen_iobuf[7].iobuf_inst/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.599 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.599    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.005ns (46.135%)  route 1.173ns (53.865%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.563     1.467    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y37         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.595 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           1.173     2.768    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.645 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.645    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.005ns (45.265%)  route 1.215ns (54.735%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.558     1.462    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y30         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.590 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/Q
                         net (fo=1, routed)           1.215     2.805    gen_iobuf[15].iobuf_inst/T
    W7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.682 r  gen_iobuf[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.682    DQ[15]
    W7                                                                r  DQ[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 0.965ns (42.296%)  route 1.317ns (57.704%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.558     1.462    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y30         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.603 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/Q
                         net (fo=1, routed)           1.317     2.919    gen_iobuf[8].iobuf_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.743 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.743    DQ[8]
    V5                                                                r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.401ns (60.942%)  route 0.898ns (39.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.564     1.468    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y39          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[17]/Q
                         net (fo=1, routed)           0.898     2.493    A_OBUF[17]
    R3                   OBUF (Prop_obuf_I_O)         1.273     3.766 r  A_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.766    A[17]
    R3                                                                r  A[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 0.965ns (41.604%)  route 1.354ns (58.396%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.563     1.467    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y37         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/Q
                         net (fo=1, routed)           1.354     2.962    gen_iobuf[0].iobuf_inst/T
    U1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.786 r  gen_iobuf[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.786    DQ[0]
    U1                                                                r  DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 0.965ns (41.480%)  route 1.361ns (58.520%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.563     1.467    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y37         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/Q
                         net (fo=1, routed)           1.361     2.969    gen_iobuf[2].iobuf_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.793 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.793    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.407ns (60.149%)  route 0.932ns (39.851%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.561     1.465    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y33         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[13]/Q
                         net (fo=1, routed)           0.932     2.545    gen_iobuf[13].iobuf_inst/I
    U3                   OBUFT (Prop_obuft_I_O)       1.259     3.804 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.804    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.416ns (60.547%)  route 0.923ns (39.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.565     1.469    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y40         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[21]/Q
                         net (fo=1, routed)           0.923     2.539    A_OBUF[21]
    T2                   OBUF (Prop_obuf_I_O)         1.268     3.807 r  A_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.807    A[21]
    T2                                                                r  A[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 1.581ns (24.699%)  route 4.820ns (75.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.820     6.277    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.401 r  Func_test1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     6.401    Func_test1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.444     4.809    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y15         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.399ns  (logic 1.581ns (24.704%)  route 4.819ns (75.296%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.819     6.275    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     6.399 r  Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     6.399    Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X14Y15         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.444     4.809    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y15         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.180ns  (logic 1.581ns (25.582%)  route 4.599ns (74.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.599     6.056    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.180 r  Func_test1_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     6.180    Func_test1_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.440     4.805    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 1.581ns (25.587%)  route 4.598ns (74.413%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.598     6.055    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.179 r  Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     6.179    Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.440     4.805    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.175ns  (logic 1.581ns (25.603%)  route 4.594ns (74.397%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.594     6.051    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.175 r  Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.175    Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.440     4.805    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.580ns (26.558%)  route 4.368ns (73.442%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           4.368     5.824    Func_test1_i/I2Cmod_0/U0/scl_i
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.948 r  Func_test1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     5.948    Func_test1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X15Y16         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.443     4.808    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y16         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.581ns (26.662%)  route 4.349ns (73.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.349     5.806    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.930 r  Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.930    Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.442     4.807    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y17         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.613ns (27.513%)  route 4.250ns (72.487%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.675     5.138    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.150     5.288 r  Func_test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.575     5.863    Func_test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.516     4.881    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.774ns  (logic 1.581ns (27.381%)  route 4.193ns (72.619%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.193     5.650    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124     5.774 r  Func_test1_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.774    Func_test1_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.440     4.805    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 1.581ns (27.400%)  route 4.189ns (72.600%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.189     5.646    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124     5.770 r  Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     5.770    Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        1.440     4.805    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y18         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.223ns (17.668%)  route 1.037ns (82.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.037     1.260    Func_test1_i/Read7_0/U0/DQ_i[2]
    SLICE_X15Y34         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.830     1.979    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y34         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.222ns (17.499%)  route 1.044ns (82.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.044     1.266    Func_test1_i/Read7_0/U0/DQ_i[4]
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.829     1.978    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.212ns (16.485%)  route 1.077ns (83.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.077     1.289    Func_test1_i/Read7_0/U0/DQ_i[7]
    SLICE_X15Y28         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.824     1.973    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y28         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.237ns (18.158%)  route 1.067ns (81.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.067     1.303    Func_test1_i/Read7_0/U0/DQ_i[1]
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.829     1.978    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.239ns (17.850%)  route 1.098ns (82.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.098     1.336    Func_test1_i/Read7_0/U0/DQ_i[3]
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.829     1.978    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.236ns (17.194%)  route 1.137ns (82.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.137     1.373    Func_test1_i/Read7_0/U0/DQ_i[6]
    SLICE_X15Y28         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.824     1.973    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y28         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.226ns (16.151%)  route 1.175ns (83.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.175     1.402    Func_test1_i/Read7_0/U0/DQ_i[5]
    SLICE_X15Y28         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.824     1.973    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y28         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.217ns (15.430%)  route 1.190ns (84.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.190     1.407    Func_test1_i/Read7_0/U0/DQ_i[13]
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.829     1.978    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.216ns (15.103%)  route 1.216ns (84.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.216     1.432    Func_test1_i/Read7_0/U0/DQ_i[11]
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.829     1.978    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.242ns (16.851%)  route 1.195ns (83.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.195     1.438    Func_test1_i/Read7_0/U0/DQ_i[12]
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1412, routed)        0.829     1.978    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y33         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[12]/C





