Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-5-vq100

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/main is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/main.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/main.vhd".
WARNING:HDLParsers:3607 - Unit work/main/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/main.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/main.vhd".
WARNING:HDLParsers:3607 - Unit work/lifeCount is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/lifeCount.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/lifeCount.vhd".
WARNING:HDLParsers:3607 - Unit work/lifeCount/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/lifeCount.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/lifeCount.vhd".
WARNING:HDLParsers:3607 - Unit work/random is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/random.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/random.vhd".
WARNING:HDLParsers:3607 - Unit work/random/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/random.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/random.vhd".
WARNING:HDLParsers:3607 - Unit work/showWhere is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/showWhere.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/showWhere.vhd".
WARNING:HDLParsers:3607 - Unit work/showWhere/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/showWhere.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/showWhere.vhd".
WARNING:HDLParsers:3607 - Unit work/sevenSegment is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/sevenSegment.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/sevenSegment.vhd".
WARNING:HDLParsers:3607 - Unit work/sevenSegment/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/sevenSegment.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/sevenSegment.vhd".
WARNING:HDLParsers:3607 - Unit work/clk_divider is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/clk_divider.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/clk_divider.vhd".
WARNING:HDLParsers:3607 - Unit work/clk_divider/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/Project/clk_divider.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/Project/clk_divider.vhd".
WARNING:HDLParsers:3607 - Unit work/decoder is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/decoder.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/decoder/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/decoder.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/driver is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/driver.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/driver.vhd".
WARNING:HDLParsers:3607 - Unit work/driver/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/driver.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/driver.vhd".
WARNING:HDLParsers:3607 - Unit work/slowerClock is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/slowerClock.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/slowerClock.vhd".
WARNING:HDLParsers:3607 - Unit work/slowerClock/Behavioral is now defined in a different file.  It was defined in "C:/Users/eyigiter16/Desktop/ProjectDeneme/seven_segment/slowerClock.vhd", and is now defined in "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/slowerClock.vhd".
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/slowerClock.vhd" in Library work.
Architecture behavioral of Entity slowerclock is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/driver.vhd" in Library work.
WARNING:HDLParsers:1406 - "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/driver.vhd" Line 52. No sensitivity list and no wait in the process
Architecture behavioral of Entity driver is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/Project/clk_divider.vhd" in Library work.
Architecture behavioral of Entity clk_divider is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/Project/random.vhd" in Library work.
Architecture behavioral of Entity random is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/Project/showWhere.vhd" in Library work.
Architecture behavioral of Entity showwhere is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/Project/lifeCount.vhd" in Library work.
Architecture behavioral of Entity lifecount is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/sevenSegment.vhd" in Library work.
Architecture behavioral of Entity sevensegment is up to date.
Compiling vhdl file "C:/Users/asus/Desktop/ProjectBitikGibi/Project/main.vhd" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <random> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <showWhere> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lifeCount> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sevenSegment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <slowerClock> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <driver> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/asus/Desktop/ProjectBitikGibi/Project/main.vhd" line 145: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DCT>
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <random> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/asus/Desktop/ProjectBitikGibi/Project/random.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <chooser>, <count>
Entity <random> analyzed. Unit <random> generated.

Analyzing Entity <clk_divider> in library <work> (Architecture <behavioral>).
Entity <clk_divider> analyzed. Unit <clk_divider> generated.

Analyzing Entity <showWhere> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/asus/Desktop/ProjectBitikGibi/Project/showWhere.vhd" line 67: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DCT>
Entity <showWhere> analyzed. Unit <showWhere> generated.

Analyzing Entity <lifeCount> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/asus/Desktop/ProjectBitikGibi/Project/lifeCount.vhd" line 59: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DCT>
Entity <lifeCount> analyzed. Unit <lifeCount> generated.

Analyzing Entity <sevenSegment> in library <work> (Architecture <behavioral>).
Entity <sevenSegment> analyzed. Unit <sevenSegment> generated.

Analyzing Entity <slowerClock> in library <work> (Architecture <Behavioral>).
Entity <slowerClock> analyzed. Unit <slowerClock> generated.

Analyzing Entity <driver> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/driver.vhd" line 54: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <driver> analyzed. Unit <driver> generated.

Analyzing Entity <decoder> in library <work> (Architecture <Behavioral>).
Entity <decoder> analyzed. Unit <decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <random>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/Project/random.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <genVal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <random> synthesized.


Synthesizing Unit <clk_divider>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/Project/clk_divider.vhd".
    Found 32-bit up counter for signal <counterT>.
    Found 1-bit register for signal <dividedClkTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <slowerClock>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/slowerClock.vhd".
    Found 28-bit up accumulator for signal <clkCounter>.
    Found 1-bit register for signal <temp>.
    Found 28-bit comparator less for signal <temp$cmp_lt0000> created at line 48.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <slowerClock> synthesized.


Synthesizing Unit <driver>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/driver.vhd".
    Found 8x8-bit ROM for signal <sevenSegNumber>.
    Found 4-bit 8-to-1 multiplexer for signal <sevenSegValue>.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <driver> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/decoder.vhd".
    Found 16x8-bit ROM for signal <outValue>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <showWhere>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/Project/showWhere.vhd".
    Found 4-bit register for signal <resultA>.
    Found 4-bit register for signal <resultB>.
    Found 4-bit register for signal <resultC>.
    Found 4-bit register for signal <resultD>.
    Found 4-bit register for signal <resultE>.
    Found 4-bit register for signal <resultF>.
    Found 4-bit register for signal <resultG>.
    Found 4-bit register for signal <resultH>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <showWhere> synthesized.


Synthesizing Unit <lifeCount>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/Project/lifeCount.vhd".
    Found 3-bit register for signal <life>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <lifeCount> synthesized.


Synthesizing Unit <sevenSegment>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/seven_segment/sevenSegment.vhd".
Unit <sevenSegment> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/asus/Desktop/ProjectBitikGibi/Project/main.vhd".
WARNING:Xst:1780 - Signal <life1<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <life>.
    Found 1-bit register for signal <checker0>.
    Found 1-bit register for signal <checker1>.
    Found 1-bit register for signal <checker10>.
    Found 1-bit register for signal <checker11>.
    Found 1-bit register for signal <checker12>.
    Found 1-bit register for signal <checker13>.
    Found 1-bit register for signal <checker14>.
    Found 1-bit register for signal <checker15>.
    Found 1-bit register for signal <checker2>.
    Found 1-bit register for signal <checker3>.
    Found 1-bit register for signal <checker4>.
    Found 1-bit register for signal <checker5>.
    Found 1-bit register for signal <checker6>.
    Found 1-bit register for signal <checker7>.
    Found 1-bit register for signal <checker8>.
    Found 1-bit register for signal <checker9>.
    Found 32-bit register for signal <count2>.
    Found 32-bit adder for signal <count2$addsub0000>.
    Found 4-bit register for signal <resultA>.
    Found 32-bit comparator greater for signal <resultA$cmp_gt0000> created at line 146.
    Found 4-bit register for signal <resultB>.
    Found 4-bit register for signal <resultC>.
    Found 4-bit register for signal <resultD>.
    Found 4-bit register for signal <resultE>.
    Found 4-bit register for signal <resultF>.
    Found 4-bit register for signal <resultG>.
    Found 4-bit register for signal <resultH>.
    Found 1-bit register for signal <showed>.
    Found 32-bit comparator lessequal for signal <showed$cmp_le0000> created at line 146.
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 5
 3-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Accumulators                                         : 1
 28-bit up accumulator                                 : 1
# Registers                                            : 44
 1-bit register                                        : 27
 32-bit register                                       : 1
 4-bit register                                        : 16
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 3
 28-bit comparator less                                : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <resultB_0> in Unit <Inst_showWhere> is equivalent to the following FF/Latch, which will be removed : <resultB_2> 
INFO:Xst:2261 - The FF/Latch <resultA_3> in Unit <Inst_showWhere> is equivalent to the following 7 FFs/Latches, which will be removed : <resultB_3> <resultC_3> <resultD_3> <resultE_3> <resultF_3> <resultG_3> <resultH_3> 
WARNING:Xst:1426 - The value init of the FF/Latch checker8 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker9 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker10 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker11 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker12 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker13 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker14 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker15 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker1 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker2 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker3 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker4 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker5 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker6 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker7 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker0 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <resultA_3> (without init value) has a constant value of 1 in block <Inst_showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <resultE_3> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 5
 3-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Accumulators                                         : 1
 28-bit up accumulator                                 : 1
# Registers                                            : 123
 Flip-Flops                                            : 123
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 3
 28-bit comparator less                                : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <resultB_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resultA_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resultC_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resultD_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resultE_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resultF_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resultG_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resultH_3> (without init value) has a constant value of 1 in block <showWhere>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch checker8 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker9 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker10 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker11 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker12 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker13 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker14 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker15 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker2 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker3 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker4 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker5 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker6 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker7 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker0 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch checker1 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <resultB_0> in Unit <showWhere> is equivalent to the following FF/Latch, which will be removed : <resultB_2> 
WARNING:Xst:1293 - FF/Latch <Origi_sevenSegment/SlowClock/clkCounter_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Origi_sevenSegment/SlowClock/clkCounter_1> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Origi_sevenSegment/SlowClock/clkCounter_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Origi_sevenSegment/SlowClock/clkCounter_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Origi_sevenSegment/SlowClock/clkCounter_4> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Origi_sevenSegment/SlowClock/clkCounter_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Origi_sevenSegment/SlowClock/clkCounter_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Optimizing unit <showWhere> ...

Optimizing unit <lifeCount> ...
WARNING:Xst:1293 - FF/Latch <resultE_3> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 44.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 265
 Flip-Flops                                            : 265

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 1039
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 177
#      LUT2                        : 37
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 77
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 229
#      LUT4_D                      : 36
#      LUT4_L                      : 12
#      MUXCY                       : 253
#      MUXF5                       : 12
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 181
# FlipFlops/Latches                : 297
#      FD                          : 2
#      FDE                         : 106
#      FDR                         : 154
#      FDSE                        : 3
#      LD                          : 32
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGP                       : 2
# IO Buffers                       : 29
#      IBUF                        : 10
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-5 

 Number of Slices:                      311  out of    704    44%  
 Number of Slice Flip Flops:            297  out of   1408    21%  
 Number of 4 input LUTs:                587  out of   1408    41%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of     68    45%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)                    | Load  |
------------------------------------------------+------------------------------------------+-------+
Inst_clk_divider/dividedClkTimer1               | BUFG                                     | 83    |
clk                                             | BUFGP                                    | 153   |
Origi_sevenSegment/SlowClock/temp               | NONE(Origi_sevenSegment/Driver/counter_1)| 3     |
chooser                                         | BUFGP                                    | 32    |
Inst_showWhere/Inst_clk_divider/dividedClkTimer1| BUFG                                     | 23    |
Inst_lifeCount/Inst_clk_divider/dividedClkTimer | NONE(Inst_lifeCount/life_2)              | 3     |
------------------------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.279ns (Maximum Frequency: 137.389MHz)
   Minimum input arrival time before clock: 8.138ns
   Maximum output required time after clock: 8.727ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clk_divider/dividedClkTimer1'
  Clock period: 7.279ns (frequency: 137.389MHz)
  Total number of paths / destination ports: 8953 / 149
-------------------------------------------------------------------------
Delay:               7.279ns (Levels of Logic = 6)
  Source:            checker9 (FF)
  Destination:       resultF_0 (FF)
  Source Clock:      Inst_clk_divider/dividedClkTimer1 rising
  Destination Clock: Inst_clk_divider/dividedClkTimer1 rising

  Data Path: checker9 to resultF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.495   0.571  checker9 (checker9)
     LUT4_D:I3->O          9   0.561   0.720  resultB_or00011 (resultB_or0001)
     LUT4:I2->O            5   0.561   0.540  resultE_not0001211 (N34)
     LUT4:I3->O            2   0.561   0.380  resultF_not0001211 (N90)
     MUXF5:S->O            1   0.652   0.359  resultF_not000117_SW0_SW0 (N86)
     LUT4_L:I3->LO         1   0.561   0.102  resultF_not000117 (resultF_not000117)
     LUT4:I3->O            4   0.561   0.499  resultF_not000129 (resultF_not0001)
     FDE:CE                    0.156          resultF_0
    ----------------------------------------
    Total                      7.279ns (4.108ns logic, 3.171ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.949ns (frequency: 202.057MHz)
  Total number of paths / destination ports: 6953 / 302
-------------------------------------------------------------------------
Delay:               4.949ns (Levels of Logic = 10)
  Source:            Inst_clk_divider/counterT_8 (FF)
  Destination:       Inst_clk_divider/dividedClkTimer (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_clk_divider/counterT_8 to Inst_clk_divider/dividedClkTimer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.495   0.488  Inst_clk_divider/counterT_8 (Inst_clk_divider/counterT_8)
     LUT4:I0->O            1   0.561   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_lut<0> (Inst_clk_divider/counterT_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<0> (Inst_clk_divider/counterT_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<1> (Inst_clk_divider/counterT_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<2> (Inst_clk_divider/counterT_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<3> (Inst_clk_divider/counterT_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<4> (Inst_clk_divider/counterT_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<5> (Inst_clk_divider/counterT_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<6> (Inst_clk_divider/counterT_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.065   1.073  Inst_clk_divider/counterT_cmp_eq0000_wg_cy<7> (Inst_clk_divider/counterT_cmp_eq0000)
     INV:I->O              1   0.562   0.357  Inst_clk_divider/dividedClkTimer_not00011_INV_0 (Inst_clk_divider/dividedClkTimer_not0001)
     FDR:R                     0.435          Inst_clk_divider/dividedClkTimer
    ----------------------------------------
    Total                      4.949ns (3.031ns logic, 1.918ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Origi_sevenSegment/SlowClock/temp'
  Clock period: 2.433ns (frequency: 411.093MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.433ns (Levels of Logic = 1)
  Source:            Origi_sevenSegment/Driver/counter_0 (FF)
  Destination:       Origi_sevenSegment/Driver/counter_2 (FF)
  Source Clock:      Origi_sevenSegment/SlowClock/temp rising
  Destination Clock: Origi_sevenSegment/SlowClock/temp rising

  Data Path: Origi_sevenSegment/Driver/counter_0 to Origi_sevenSegment/Driver/counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             27   0.495   1.180  Origi_sevenSegment/Driver/counter_0 (Origi_sevenSegment/Driver/counter_0)
     LUT3:I0->O            1   0.561   0.000  Origi_sevenSegment/Driver/Mcount_counter_xor<2>11 (Result<2>2)
     FD:D                      0.197          Origi_sevenSegment/Driver/counter_2
    ----------------------------------------
    Total                      2.433ns (1.253ns logic, 1.180ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clk_divider/dividedClkTimer1'
  Total number of paths / destination ports: 3528 / 146
-------------------------------------------------------------------------
Offset:              8.138ns (Levels of Logic = 7)
  Source:            UpDown (PAD)
  Destination:       resultF_0 (FF)
  Destination Clock: Inst_clk_divider/dividedClkTimer1 rising

  Data Path: UpDown to resultF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   0.824   1.101  UpDown_IBUF (UpDown_IBUF)
     LUT4_D:I2->O          9   0.561   0.720  resultB_or00011 (resultB_or0001)
     LUT4:I2->O            5   0.561   0.540  resultE_not0001211 (N34)
     LUT4:I3->O            2   0.561   0.380  resultF_not0001211 (N90)
     MUXF5:S->O            1   0.652   0.359  resultF_not000117_SW0_SW0 (N86)
     LUT4_L:I3->LO         1   0.561   0.102  resultF_not000117 (resultF_not000117)
     LUT4:I3->O            4   0.561   0.499  resultF_not000129 (resultF_not0001)
     FDE:CE                    0.156          resultF_0
    ----------------------------------------
    Total                      8.138ns (4.437ns logic, 3.701ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_showWhere/Inst_clk_divider/dividedClkTimer1'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              3.749ns (Levels of Logic = 2)
  Source:            Show (PAD)
  Destination:       Inst_showWhere/resultH_2 (FF)
  Destination Clock: Inst_showWhere/Inst_clk_divider/dividedClkTimer1 rising

  Data Path: Show to Inst_showWhere/resultH_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            53   0.824   1.187  Show_IBUF (Show_IBUF)
     LUT2:I0->O           23   0.561   1.022  Inst_showWhere/resultA_not00011 (Inst_showWhere/resultA_not0001)
     FDE:CE                    0.156          Inst_showWhere/resultB_0
    ----------------------------------------
    Total                      3.749ns (1.541ns logic, 2.208ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Origi_sevenSegment/SlowClock/temp'
  Total number of paths / destination ports: 220 / 15
-------------------------------------------------------------------------
Offset:              8.727ns (Levels of Logic = 5)
  Source:            Origi_sevenSegment/Driver/counter_0 (FF)
  Destination:       SevenSegBus<7> (PAD)
  Source Clock:      Origi_sevenSegment/SlowClock/temp rising

  Data Path: Origi_sevenSegment/Driver/counter_0 to SevenSegBus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             27   0.495   1.180  Origi_sevenSegment/Driver/counter_0 (Origi_sevenSegment/Driver/counter_0)
     LUT3:I0->O            1   0.561   0.000  Origi_sevenSegment/Driver/Mmux_sevenSegValue_4 (Origi_sevenSegment/Driver/Mmux_sevenSegValue_4)
     MUXF5:I1->O           1   0.229   0.000  Origi_sevenSegment/Driver/Mmux_sevenSegValue_3_f5 (Origi_sevenSegment/Driver/Mmux_sevenSegValue_3_f5)
     MUXF6:I1->O           7   0.239   0.710  Origi_sevenSegment/Driver/Mmux_sevenSegValue_2_f6 (Origi_sevenSegment/sevenSegValue<0>)
     LUT4:I0->O            1   0.561   0.357  Origi_sevenSegment/Decoder/Mrom_outValue61 (SevenSegBus_6_OBUF)
     OBUF:I->O                 4.396          SevenSegBus_6_OBUF (SevenSegBus<6>)
    ----------------------------------------
    Total                      8.727ns (6.481ns logic, 2.246ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clk_divider/dividedClkTimer1'
  Total number of paths / destination ports: 220 / 10
-------------------------------------------------------------------------
Offset:              7.972ns (Levels of Logic = 5)
  Source:            resultH_2 (FF)
  Destination:       SevenSegBus<7> (PAD)
  Source Clock:      Inst_clk_divider/dividedClkTimer1 rising

  Data Path: resultH_2 to SevenSegBus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.495   0.423  resultH_2 (resultH_2)
     LUT3:I1->O            1   0.562   0.000  Origi_sevenSegment/Driver/Mmux_sevenSegValue_62 (Origi_sevenSegment/Driver/Mmux_sevenSegValue_62)
     MUXF5:I0->O           1   0.229   0.000  Origi_sevenSegment/Driver/Mmux_sevenSegValue_4_f5_1 (Origi_sevenSegment/Driver/Mmux_sevenSegValue_4_f52)
     MUXF6:I0->O           7   0.239   0.710  Origi_sevenSegment/Driver/Mmux_sevenSegValue_2_f6_1 (Origi_sevenSegment/sevenSegValue<2>)
     LUT4:I0->O            1   0.561   0.357  Origi_sevenSegment/Decoder/Mrom_outValue41 (SevenSegBus_4_OBUF)
     OBUF:I->O                 4.396          SevenSegBus_4_OBUF (SevenSegBus<4>)
    ----------------------------------------
    Total                      7.972ns (6.482ns logic, 1.490ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.97 secs
 
--> 

Total memory usage is 4537984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   76 (   0 filtered)
Number of infos    :    5 (   0 filtered)

