<stg><name>c_mnist</name>


<trans_list>

<trans id="2050" from="1" to="2">
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="2" to="3">
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="3" to="4">
<condition id="1679">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="3" to="2">
<condition id="1681">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="4" to="5">
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="5" to="6">
<condition id="1682">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="5" to="5">
<condition id="1683">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="6" to="7">
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="7" to="8">
<condition id="1384">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="7" to="23">
<condition id="1439">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="8" to="9">
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="9" to="17">
<condition id="1684">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="9" to="10">
<condition id="1692">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="10" to="11">
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="11" to="12">
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="12" to="13">
<condition id="1687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="13" to="14">
<condition id="1688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="14" to="15">
<condition id="1689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="15" to="16">
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="16" to="9">
<condition id="1691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="17" to="18">
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="18" to="19">
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="19" to="20">
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="20" to="21">
<condition id="1403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="21" to="22">
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="22" to="7">
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="23" to="25">
<condition id="1693">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="23" to="24">
<condition id="1695">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="24" to="23">
<condition id="1694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="25" to="26">
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="26" to="28">
<condition id="1696">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="26" to="27">
<condition id="1698">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="27" to="26">
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="28" to="29">
<condition id="1470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="29" to="30">
<condition id="1699">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="29" to="29">
<condition id="1700">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="30" to="31">
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="31" to="32">
<condition id="1479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="31" to="47">
<condition id="1534">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="32" to="33">
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="33" to="41">
<condition id="1701">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="33" to="34">
<condition id="1709">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="34" to="35">
<condition id="1702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="35" to="36">
<condition id="1703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="36" to="37">
<condition id="1704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="37" to="38">
<condition id="1705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="38" to="39">
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="39" to="40">
<condition id="1707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="40" to="33">
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="41" to="42">
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="42" to="43">
<condition id="1496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="43" to="44">
<condition id="1497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="44" to="45">
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="45" to="46">
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="46" to="31">
<condition id="1532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="47" to="48">
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="48" to="49">
<condition id="1710">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="48" to="47">
<condition id="1712">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="49" to="50">
<condition id="1560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="50" to="51">
<condition id="1714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="51" to="52">
<condition id="1713">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="51" to="50">
<condition id="1715">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="52" to="53">
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="53" to="54">
<condition id="1716">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="1"/>
</and_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="1"/>
</and_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="53" to="53">
<condition id="1717">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="54" to="55">
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="55" to="56">
<condition id="1584">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="55" to="71">
<condition id="1639">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="56" to="57">
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="57" to="65">
<condition id="1718">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="57" to="58">
<condition id="1726">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="58" to="59">
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="59" to="60">
<condition id="1720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="60" to="61">
<condition id="1721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="61" to="62">
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="62" to="63">
<condition id="1723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="63" to="64">
<condition id="1724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="64" to="57">
<condition id="1725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="65" to="66">
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="66" to="67">
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="67" to="68">
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="68" to="69">
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="69" to="70">
<condition id="1605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="70" to="55">
<condition id="1637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="71" to="72">
<condition id="1728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="72" to="73">
<condition id="1729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="73" to="74">
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="74" to="75">
<condition id="1731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="75" to="76">
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="76" to="77">
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="77" to="78">
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="78" to="79">
<condition id="1727">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="78" to="71">
<condition id="1735">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_15), !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_14), !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_13), !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_12), !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_11), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_10), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_9), !map !49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_8), !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_7), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_6), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_5), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_4), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_3), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_2), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_1), !map !97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_0), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_15), !map !109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_14), !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_13), !map !117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_12), !map !121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_11), !map !125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_10), !map !129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_9), !map !133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_8), !map !137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_7), !map !141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_6), !map !145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_5), !map !149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_4), !map !153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_3), !map !157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_2), !map !161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_1), !map !165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_0), !map !169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_5_input_ndim), !map !173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_5_input_numel), !map !179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %input_5_input_shape), !map !183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_8_output_ndim), !map !189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_8_output_numel), !map !193

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_8_output_shape), !map !197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @c_mnist_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
:39  %dropout_4_output_arr = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
:40  %dropout_4_output_arr_1 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
:41  %dropout_4_output_arr_2 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:42  %dropout_4_output_arr_3 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
:43  %dropout_4_output_arr_4 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_4"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
:44  %dropout_4_output_arr_5 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_5"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
:45  %dropout_4_output_arr_6 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_6"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
:46  %dropout_4_output_arr_7 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_7"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
:47  %dropout_4_output_arr_8 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_8"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
:48  %dropout_4_output_arr_9 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_9"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:49  %dropout_4_output_arr_10 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_10"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
:50  %dropout_4_output_arr_11 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_11"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
:51  %dropout_4_output_arr_12 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_12"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
:52  %dropout_4_output_arr_13 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_13"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
:53  %dropout_4_output_arr_14 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_14"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
:54  %dropout_4_output_arr_15 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_15"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
:55  %dropout_5_output_arr = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
:56  %dropout_5_output_arr_1 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
:57  %dropout_5_output_arr_2 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
:58  %dropout_5_output_arr_3 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
:59  %dropout_5_output_arr_4 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
:60  %dropout_5_output_arr_5 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
:61  %dropout_5_output_arr_6 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_6"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
:62  %dropout_5_output_arr_7 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_7"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
:63  %dropout_5_output_arr_8 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_8"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
:64  %dropout_5_output_arr_9 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_9"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
:65  %dropout_5_output_arr_10 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_10"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
:66  %dropout_5_output_arr_11 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_11"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
:67  %dropout_5_output_arr_12 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_12"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
:68  %dropout_5_output_arr_13 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_13"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
:69  %dropout_5_output_arr_14 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_14"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
:70  %dropout_5_output_arr_15 = alloca [49 x float], align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_15"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  %input_5_input_numel_s = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_5_input_numel)

]]></Node>
<StgValue><ssdm name="input_5_input_numel_s"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:72  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i = phi i64 [ 0, %0 ], [ %i_14_15, %branch543 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp = icmp ult i64 %i, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %branch768, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch768:2  %newIndex = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="7">
<![CDATA[
branch768:3  %newIndex_cast = zext i7 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch768:4  %input_5_input_array_s = getelementptr [49 x float]* %input_5_input_array_0, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_s"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6">
<![CDATA[
branch768:5  %input_5_input_array_1_11 = load float* %input_5_input_array_s, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_1_11"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch768:9  %i_14_s = or i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_14_s"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch768:10  %tmp_s = icmp ult i64 %i_14_s, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch768:11  br i1 %tmp_s, label %branch753, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch753:0  %input_5_input_array_2_12 = getelementptr [49 x float]* %input_5_input_array_1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_2_12"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
branch753:1  %input_5_input_array_3_13 = load float* %input_5_input_array_2_12, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_3_13"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch753:4  %i_14_1 = or i64 %i, 2

]]></Node>
<StgValue><ssdm name="i_14_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch753:5  %tmp_4 = icmp ult i64 %i_14_1, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch753:6  br i1 %tmp_4, label %branch738, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch738:0  %input_5_input_array_4_14 = getelementptr [49 x float]* %input_5_input_array_2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_4_14"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
branch738:1  %input_5_input_array_5_15 = load float* %input_5_input_array_4_14, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_5_15"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch738:4  %i_14_2 = or i64 %i, 3

]]></Node>
<StgValue><ssdm name="i_14_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch738:5  %tmp_6 = icmp ult i64 %i_14_2, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch738:6  br i1 %tmp_6, label %branch723, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch723:0  %input_5_input_array_6_16 = getelementptr [49 x float]* %input_5_input_array_3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_6_16"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
branch723:1  %input_5_input_array_7_17 = load float* %input_5_input_array_6_16, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_7_17"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch723:4  %i_14_3 = or i64 %i, 4

]]></Node>
<StgValue><ssdm name="i_14_3"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch723:5  %tmp_8 = icmp ult i64 %i_14_3, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch723:6  br i1 %tmp_8, label %branch708, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch708:0  %input_5_input_array_8_18 = getelementptr [49 x float]* %input_5_input_array_4, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_8_18"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
branch708:1  %input_5_input_array_9_19 = load float* %input_5_input_array_8_18, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_9_19"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch708:4  %i_14_4 = or i64 %i, 5

]]></Node>
<StgValue><ssdm name="i_14_4"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch708:5  %tmp_2 = icmp ult i64 %i_14_4, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch708:6  br i1 %tmp_2, label %branch693, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch693:0  %input_5_input_array_10_20 = getelementptr [49 x float]* %input_5_input_array_5, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_10_20"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
branch693:1  %input_5_input_array_11_21 = load float* %input_5_input_array_10_20, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_11_21"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch693:4  %i_14_5 = or i64 %i, 6

]]></Node>
<StgValue><ssdm name="i_14_5"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch693:5  %tmp_3 = icmp ult i64 %i_14_5, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch693:6  br i1 %tmp_3, label %branch678, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch678:0  %input_5_input_array_12_22 = getelementptr [49 x float]* %input_5_input_array_6, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_12_22"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
branch678:1  %input_5_input_array_13_23 = load float* %input_5_input_array_12_22, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_13_23"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch678:4  %i_14_6 = or i64 %i, 7

]]></Node>
<StgValue><ssdm name="i_14_6"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch678:5  %tmp_5 = icmp ult i64 %i_14_6, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch678:6  br i1 %tmp_5, label %branch663, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch663:0  %input_5_input_array_14_24 = getelementptr [49 x float]* %input_5_input_array_7, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_14_24"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
branch663:1  %input_5_input_array_15_25 = load float* %input_5_input_array_14_24, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_15_25"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch663:4  %i_14_7 = or i64 %i, 8

]]></Node>
<StgValue><ssdm name="i_14_7"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch663:5  %tmp_7 = icmp ult i64 %i_14_7, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch663:6  br i1 %tmp_7, label %branch648, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch648:0  %input_5_input_array_16 = getelementptr [49 x float]* %input_5_input_array_8, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_16"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
branch648:1  %input_5_input_array_17 = load float* %input_5_input_array_16, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_17"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch648:4  %i_14_8 = or i64 %i, 9

]]></Node>
<StgValue><ssdm name="i_14_8"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch648:5  %tmp_9 = icmp ult i64 %i_14_8, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch648:6  br i1 %tmp_9, label %branch633, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch633:0  %input_5_input_array_18 = getelementptr [49 x float]* %input_5_input_array_9, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_18"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="6">
<![CDATA[
branch633:1  %input_5_input_array_19 = load float* %input_5_input_array_18, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_19"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch633:4  %i_14_9 = or i64 %i, 10

]]></Node>
<StgValue><ssdm name="i_14_9"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch633:5  %tmp_10 = icmp ult i64 %i_14_9, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch633:6  br i1 %tmp_10, label %branch618, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch618:0  %input_5_input_array_20 = getelementptr [49 x float]* %input_5_input_array_10, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_20"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
branch618:1  %input_5_input_array_21 = load float* %input_5_input_array_20, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_21"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch618:4  %i_14_10 = or i64 %i, 11

]]></Node>
<StgValue><ssdm name="i_14_10"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch618:5  %tmp_11 = icmp ult i64 %i_14_10, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch618:6  br i1 %tmp_11, label %branch603, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch603:0  %input_5_input_array_22 = getelementptr [49 x float]* %input_5_input_array_11, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_22"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
branch603:1  %input_5_input_array_23 = load float* %input_5_input_array_22, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_23"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch603:4  %i_14_11 = or i64 %i, 12

]]></Node>
<StgValue><ssdm name="i_14_11"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch603:5  %tmp_12 = icmp ult i64 %i_14_11, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch603:6  br i1 %tmp_12, label %branch588, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch588:0  %input_5_input_array_24 = getelementptr [49 x float]* %input_5_input_array_12, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_24"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
branch588:1  %input_5_input_array_25 = load float* %input_5_input_array_24, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_25"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch588:4  %i_14_12 = or i64 %i, 13

]]></Node>
<StgValue><ssdm name="i_14_12"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch588:5  %tmp_14 = icmp ult i64 %i_14_12, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch588:6  br i1 %tmp_14, label %branch573, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch573:0  %input_5_input_array_26 = getelementptr [49 x float]* %input_5_input_array_13, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_26"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
branch573:1  %input_5_input_array_27 = load float* %input_5_input_array_26, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_27"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch573:4  %i_14_13 = or i64 %i, 14

]]></Node>
<StgValue><ssdm name="i_14_13"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch573:5  %tmp_16 = icmp ult i64 %i_14_13, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch573:6  br i1 %tmp_16, label %branch558, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch558:0  %input_5_input_array_28 = getelementptr [49 x float]* %input_5_input_array_14, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_28"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="6">
<![CDATA[
branch558:1  %input_5_input_array_29 = load float* %input_5_input_array_28, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_29"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch558:4  %i_14_14 = or i64 %i, 15

]]></Node>
<StgValue><ssdm name="i_14_14"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch558:5  %tmp_19 = icmp ult i64 %i_14_14, %input_5_input_numel_s

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch558:6  br i1 %tmp_19, label %branch543, label %.preheader20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch543:0  %input_5_input_array_30 = getelementptr [49 x float]* %input_5_input_array_15, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="input_5_input_array_30"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6">
<![CDATA[
branch543:1  %input_5_input_array_31 = load float* %input_5_input_array_30, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_31"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch543:4  %i_14_15 = add i64 %i, 16

]]></Node>
<StgValue><ssdm name="i_14_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch768:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch768:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6">
<![CDATA[
branch768:5  %input_5_input_array_1_11 = load float* %input_5_input_array_s, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_1_11"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch768:6  %flatten_4_output_arr_16 = getelementptr [49 x float]* @flatten_4_output_arr_15, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_16"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch768:7  store float %input_5_input_array_1_11, float* %flatten_4_output_arr_16, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch768:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
branch753:1  %input_5_input_array_3_13 = load float* %input_5_input_array_2_12, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_3_13"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch753:2  %flatten_4_output_arr_17 = getelementptr [49 x float]* @flatten_4_output_arr_14, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_17"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch753:3  store float %input_5_input_array_3_13, float* %flatten_4_output_arr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
branch738:1  %input_5_input_array_5_15 = load float* %input_5_input_array_4_14, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_5_15"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch738:2  %flatten_4_output_arr_18 = getelementptr [49 x float]* @flatten_4_output_arr_7, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_18"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch738:3  store float %input_5_input_array_5_15, float* %flatten_4_output_arr_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
branch723:1  %input_5_input_array_7_17 = load float* %input_5_input_array_6_16, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_7_17"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch723:2  %flatten_4_output_arr_19 = getelementptr [49 x float]* @flatten_4_output_arr_6, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_19"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch723:3  store float %input_5_input_array_7_17, float* %flatten_4_output_arr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
branch708:1  %input_5_input_array_9_19 = load float* %input_5_input_array_8_18, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_9_19"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch708:2  %flatten_4_output_arr_20 = getelementptr [49 x float]* @flatten_4_output_arr_5, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_20"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch708:3  store float %input_5_input_array_9_19, float* %flatten_4_output_arr_20, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
branch693:1  %input_5_input_array_11_21 = load float* %input_5_input_array_10_20, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_11_21"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch693:2  %flatten_4_output_arr_21 = getelementptr [49 x float]* @flatten_4_output_arr_4, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_21"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch693:3  store float %input_5_input_array_11_21, float* %flatten_4_output_arr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
branch678:1  %input_5_input_array_13_23 = load float* %input_5_input_array_12_22, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_13_23"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch678:2  %flatten_4_output_arr_22 = getelementptr [49 x float]* @flatten_4_output_arr_3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_22"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch678:3  store float %input_5_input_array_13_23, float* %flatten_4_output_arr_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
branch663:1  %input_5_input_array_15_25 = load float* %input_5_input_array_14_24, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_15_25"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch663:2  %flatten_4_output_arr_23 = getelementptr [49 x float]* @flatten_4_output_arr_2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_23"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch663:3  store float %input_5_input_array_15_25, float* %flatten_4_output_arr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
branch648:1  %input_5_input_array_17 = load float* %input_5_input_array_16, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_17"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch648:2  %flatten_4_output_arr_24 = getelementptr [49 x float]* @flatten_4_output_arr_1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_24"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch648:3  store float %input_5_input_array_17, float* %flatten_4_output_arr_24, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="6">
<![CDATA[
branch633:1  %input_5_input_array_19 = load float* %input_5_input_array_18, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_19"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch633:2  %flatten_4_output_arr_25 = getelementptr [49 x float]* @flatten_4_output_arr, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_25"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch633:3  store float %input_5_input_array_19, float* %flatten_4_output_arr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
branch618:1  %input_5_input_array_21 = load float* %input_5_input_array_20, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_21"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch618:2  %flatten_4_output_arr_26 = getelementptr [49 x float]* @flatten_4_output_arr_13, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_26"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch618:3  store float %input_5_input_array_21, float* %flatten_4_output_arr_26, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
branch603:1  %input_5_input_array_23 = load float* %input_5_input_array_22, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_23"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch603:2  %flatten_4_output_arr_27 = getelementptr [49 x float]* @flatten_4_output_arr_12, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_27"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch603:3  store float %input_5_input_array_23, float* %flatten_4_output_arr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
branch588:1  %input_5_input_array_25 = load float* %input_5_input_array_24, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_25"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch588:2  %flatten_4_output_arr_28 = getelementptr [49 x float]* @flatten_4_output_arr_11, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_28"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch588:3  store float %input_5_input_array_25, float* %flatten_4_output_arr_28, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
branch573:1  %input_5_input_array_27 = load float* %input_5_input_array_26, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_27"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch573:2  %flatten_4_output_arr_29 = getelementptr [49 x float]* @flatten_4_output_arr_10, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_29"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch573:3  store float %input_5_input_array_27, float* %flatten_4_output_arr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="6">
<![CDATA[
branch558:1  %input_5_input_array_29 = load float* %input_5_input_array_28, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_29"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch558:2  %flatten_4_output_arr_30 = getelementptr [49 x float]* @flatten_4_output_arr_9, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_30"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch558:3  store float %input_5_input_array_29, float* %flatten_4_output_arr_30, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6">
<![CDATA[
branch543:1  %input_5_input_array_31 = load float* %input_5_input_array_30, align 4

]]></Node>
<StgValue><ssdm name="input_5_input_array_31"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch543:2  %flatten_4_output_arr_31 = getelementptr [49 x float]* @flatten_4_output_arr_8, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_31"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch543:3  store float %input_5_input_array_31, float* %flatten_4_output_arr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch543:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.0:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i10 [ 0, %.preheader20.0 ], [ %i_16_s, %3 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond3 = icmp eq i10 %i_2, -240

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond3, label %.preheader19.0.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex1 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="6">
<![CDATA[
:3  %newIndex1_cast = zext i6 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex1_cast"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dense_6_output_array_16 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_16"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store float 0.000000e+00, float* %dense_6_output_array_16, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dense_6_output_array_17 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_17"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store float 0.000000e+00, float* %dense_6_output_array_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dense_6_output_array_18 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_18"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:10  store float 0.000000e+00, float* %dense_6_output_array_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %dense_6_output_array_19 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_19"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store float 0.000000e+00, float* %dense_6_output_array_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %dense_6_output_array_20 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_20"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:14  store float 0.000000e+00, float* %dense_6_output_array_20, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %dense_6_output_array_21 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_21"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float 0.000000e+00, float* %dense_6_output_array_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %dense_6_output_array_22 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_22"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:18  store float 0.000000e+00, float* %dense_6_output_array_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %dense_6_output_array_23 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_23"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:20  store float 0.000000e+00, float* %dense_6_output_array_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %dense_6_output_array_24 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_24"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:22  store float 0.000000e+00, float* %dense_6_output_array_24, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %dense_6_output_array_25 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_25"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:24  store float 0.000000e+00, float* %dense_6_output_array_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %dense_6_output_array_26 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_26"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:26  store float 0.000000e+00, float* %dense_6_output_array_26, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_6_output_array_27 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_27"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:28  store float 0.000000e+00, float* %dense_6_output_array_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %dense_6_output_array_28 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_28"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:30  store float 0.000000e+00, float* %dense_6_output_array_28, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %dense_6_output_array_29 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_29"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:32  store float 0.000000e+00, float* %dense_6_output_array_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %dense_6_output_array_30 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_30"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:34  store float 0.000000e+00, float* %dense_6_output_array_30, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %dense_6_output_array_31 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_31"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:36  store float 0.000000e+00, float* %dense_6_output_array_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %i_16_s = add i10 %i_2, 16

]]></Node>
<StgValue><ssdm name="i_16_s"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.0.preheader:0  br label %.preheader19.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader19.0:0  %j = phi i10 [ %j_1, %5 ], [ 0, %.preheader19.0.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader19.0:1  %exitcond8 = icmp eq i10 %j, -240

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19.0:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader19.0:3  %j_1 = add i10 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19.0:4  br i1 %exitcond8, label %.preheader28.0.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %newIndex2 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %j, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex2_cast = zext i6 %newIndex2 to i64

]]></Node>
<StgValue><ssdm name="newIndex2_cast"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dense_6_output_array_32 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_32"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dense_6_output_array_33 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_33"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dense_6_output_array_34 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_34"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dense_6_output_array_35 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_35"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dense_6_output_array_36 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_36"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %dense_6_output_array_37 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_37"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %dense_6_output_array_38 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_38"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %dense_6_output_array_39 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_39"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %dense_6_output_array_40 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_40"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %dense_6_output_array_41 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_41"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %dense_6_output_array_42 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_42"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %dense_6_output_array_43 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_43"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %dense_6_output_array_44 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_44"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %dense_6_output_array_45 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_45"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %dense_6_output_array_46 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_46"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %dense_6_output_array_47 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_47"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="6">
<![CDATA[
:22  %dense_6_output_array_48 = load float* %dense_6_output_array_32, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_48"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
:23  %dense_6_output_array_49 = load float* %dense_6_output_array_33, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_49"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
:24  %dense_6_output_array_50 = load float* %dense_6_output_array_34, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_50"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="6">
<![CDATA[
:25  %dense_6_output_array_51 = load float* %dense_6_output_array_35, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_51"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="6">
<![CDATA[
:26  %dense_6_output_array_52 = load float* %dense_6_output_array_36, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_52"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
:27  %dense_6_output_array_53 = load float* %dense_6_output_array_37, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_53"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="6">
<![CDATA[
:28  %dense_6_output_array_54 = load float* %dense_6_output_array_38, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_54"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="6">
<![CDATA[
:29  %dense_6_output_array_55 = load float* %dense_6_output_array_39, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_55"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
:30  %dense_6_output_array_56 = load float* %dense_6_output_array_40, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_56"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="6">
<![CDATA[
:31  %dense_6_output_array_57 = load float* %dense_6_output_array_41, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_57"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:32  %dense_6_output_array_58 = load float* %dense_6_output_array_42, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_58"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
:33  %dense_6_output_array_59 = load float* %dense_6_output_array_43, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_59"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
:34  %dense_6_output_array_60 = load float* %dense_6_output_array_44, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_60"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="6">
<![CDATA[
:35  %dense_6_output_array_61 = load float* %dense_6_output_array_45, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_61"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
:36  %dense_6_output_array_62 = load float* %dense_6_output_array_46, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_62"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="6">
<![CDATA[
:37  %dense_6_output_array_63 = load float* %dense_6_output_array_47, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_63"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.0.preheader:0  br label %.preheader28.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="20" op_0_bw="10">
<![CDATA[
:0  %j_cast = zext i10 %j to i20

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
:1  %j_cast1 = zext i10 %j to i64

]]></Node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="10">
<![CDATA[
:2  %tmp_21 = trunc i10 %j to i4

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="4">
<![CDATA[
:3  %arrayNo = zext i4 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="6">
<![CDATA[
:22  %dense_6_output_array_48 = load float* %dense_6_output_array_32, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_48"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
:23  %dense_6_output_array_49 = load float* %dense_6_output_array_33, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_49"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
:24  %dense_6_output_array_50 = load float* %dense_6_output_array_34, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_50"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="6">
<![CDATA[
:25  %dense_6_output_array_51 = load float* %dense_6_output_array_35, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_51"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="6">
<![CDATA[
:26  %dense_6_output_array_52 = load float* %dense_6_output_array_36, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_52"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
:27  %dense_6_output_array_53 = load float* %dense_6_output_array_37, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_53"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="6">
<![CDATA[
:28  %dense_6_output_array_54 = load float* %dense_6_output_array_38, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_54"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="6">
<![CDATA[
:29  %dense_6_output_array_55 = load float* %dense_6_output_array_39, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_55"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
:30  %dense_6_output_array_56 = load float* %dense_6_output_array_40, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_56"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="6">
<![CDATA[
:31  %dense_6_output_array_57 = load float* %dense_6_output_array_41, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_57"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:32  %dense_6_output_array_58 = load float* %dense_6_output_array_42, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_58"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
:33  %dense_6_output_array_59 = load float* %dense_6_output_array_43, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_59"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
:34  %dense_6_output_array_60 = load float* %dense_6_output_array_44, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_60"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="6">
<![CDATA[
:35  %dense_6_output_array_61 = load float* %dense_6_output_array_45, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_61"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
:36  %dense_6_output_array_62 = load float* %dense_6_output_array_46, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_62"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="6">
<![CDATA[
:37  %dense_6_output_array_63 = load float* %dense_6_output_array_47, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_63"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
:38  %tmp_22 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dense_6_output_array_48, float %dense_6_output_array_49, float %dense_6_output_array_50, float %dense_6_output_array_51, float %dense_6_output_array_52, float %dense_6_output_array_53, float %dense_6_output_array_54, float %dense_6_output_array_55, float %dense_6_output_array_56, float %dense_6_output_array_57, float %dense_6_output_array_58, float %dense_6_output_array_59, float %dense_6_output_array_60, float %dense_6_output_array_61, float %dense_6_output_array_62, float %dense_6_output_array_63, i64 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %k = phi i10 [ 0, %7 ], [ %k_1, %8 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum1 = phi float [ %tmp_22, %7 ], [ %sum_2, %8 ]

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i20 [ 0, %7 ], [ %next_mul, %8 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond7 = icmp eq i10 %k, -240

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %k_1 = add i10 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond7, label %4, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="10">
<![CDATA[
:2  %tmp_34 = trunc i10 %k to i4

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %newIndex6 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %k, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex6_cast = zext i6 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex6_cast"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %flatten_4_output_arr_32 = getelementptr [49 x float]* @flatten_4_output_arr_15, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_32"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="6">
<![CDATA[
:7  %flatten_4_output_arr_33 = load float* %flatten_4_output_arr_32, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_33"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %flatten_4_output_arr_34 = getelementptr [49 x float]* @flatten_4_output_arr_14, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_34"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="6">
<![CDATA[
:9  %flatten_4_output_arr_35 = load float* %flatten_4_output_arr_34, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_35"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %flatten_4_output_arr_36 = getelementptr [49 x float]* @flatten_4_output_arr_7, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_36"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
:11  %flatten_4_output_arr_37 = load float* %flatten_4_output_arr_36, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_37"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %flatten_4_output_arr_38 = getelementptr [49 x float]* @flatten_4_output_arr_6, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_38"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="6">
<![CDATA[
:13  %flatten_4_output_arr_39 = load float* %flatten_4_output_arr_38, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_39"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %flatten_4_output_arr_40 = getelementptr [49 x float]* @flatten_4_output_arr_5, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_40"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
:15  %flatten_4_output_arr_41 = load float* %flatten_4_output_arr_40, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_41"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %flatten_4_output_arr_42 = getelementptr [49 x float]* @flatten_4_output_arr_4, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_42"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="6">
<![CDATA[
:17  %flatten_4_output_arr_43 = load float* %flatten_4_output_arr_42, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_43"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %flatten_4_output_arr_44 = getelementptr [49 x float]* @flatten_4_output_arr_3, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_44"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
:19  %flatten_4_output_arr_45 = load float* %flatten_4_output_arr_44, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_45"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %flatten_4_output_arr_46 = getelementptr [49 x float]* @flatten_4_output_arr_2, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_46"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
:21  %flatten_4_output_arr_47 = load float* %flatten_4_output_arr_46, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_47"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %flatten_4_output_arr_48 = getelementptr [49 x float]* @flatten_4_output_arr_1, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_48"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="6">
<![CDATA[
:23  %flatten_4_output_arr_49 = load float* %flatten_4_output_arr_48, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_49"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %flatten_4_output_arr_50 = getelementptr [49 x float]* @flatten_4_output_arr, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_50"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="6">
<![CDATA[
:25  %flatten_4_output_arr_51 = load float* %flatten_4_output_arr_50, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_51"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %flatten_4_output_arr_52 = getelementptr [49 x float]* @flatten_4_output_arr_13, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_52"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
:27  %flatten_4_output_arr_53 = load float* %flatten_4_output_arr_52, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_53"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %flatten_4_output_arr_54 = getelementptr [49 x float]* @flatten_4_output_arr_12, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_54"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="6">
<![CDATA[
:29  %flatten_4_output_arr_55 = load float* %flatten_4_output_arr_54, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_55"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %flatten_4_output_arr_56 = getelementptr [49 x float]* @flatten_4_output_arr_11, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_56"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="6">
<![CDATA[
:31  %flatten_4_output_arr_57 = load float* %flatten_4_output_arr_56, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_57"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %flatten_4_output_arr_58 = getelementptr [49 x float]* @flatten_4_output_arr_10, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_58"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="6">
<![CDATA[
:33  %flatten_4_output_arr_59 = load float* %flatten_4_output_arr_58, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_59"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %flatten_4_output_arr_60 = getelementptr [49 x float]* @flatten_4_output_arr_9, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_60"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="6">
<![CDATA[
:35  %flatten_4_output_arr_61 = load float* %flatten_4_output_arr_60, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_61"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %flatten_4_output_arr_62 = getelementptr [49 x float]* @flatten_4_output_arr_8, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_62"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
:37  %flatten_4_output_arr_63 = load float* %flatten_4_output_arr_62, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_63"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:40  %tmp_35 = add i20 %phi_mul, %j_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="20">
<![CDATA[
:41  %tmp_80_cast = zext i20 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %dense_6_kernel_array_1 = getelementptr [614656 x float]* @dense_6_kernel_array, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="dense_6_kernel_array_1"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="20">
<![CDATA[
:43  %dense_6_kernel_array_2 = load float* %dense_6_kernel_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_6_kernel_array_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="4">
<![CDATA[
:3  %arrayNo1 = zext i4 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="6">
<![CDATA[
:7  %flatten_4_output_arr_33 = load float* %flatten_4_output_arr_32, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_33"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="6">
<![CDATA[
:9  %flatten_4_output_arr_35 = load float* %flatten_4_output_arr_34, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_35"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
:11  %flatten_4_output_arr_37 = load float* %flatten_4_output_arr_36, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_37"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="6">
<![CDATA[
:13  %flatten_4_output_arr_39 = load float* %flatten_4_output_arr_38, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_39"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
:15  %flatten_4_output_arr_41 = load float* %flatten_4_output_arr_40, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_41"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="6">
<![CDATA[
:17  %flatten_4_output_arr_43 = load float* %flatten_4_output_arr_42, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_43"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
:19  %flatten_4_output_arr_45 = load float* %flatten_4_output_arr_44, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_45"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
:21  %flatten_4_output_arr_47 = load float* %flatten_4_output_arr_46, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_47"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="6">
<![CDATA[
:23  %flatten_4_output_arr_49 = load float* %flatten_4_output_arr_48, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_49"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="6">
<![CDATA[
:25  %flatten_4_output_arr_51 = load float* %flatten_4_output_arr_50, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_51"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
:27  %flatten_4_output_arr_53 = load float* %flatten_4_output_arr_52, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_53"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="6">
<![CDATA[
:29  %flatten_4_output_arr_55 = load float* %flatten_4_output_arr_54, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_55"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="6">
<![CDATA[
:31  %flatten_4_output_arr_57 = load float* %flatten_4_output_arr_56, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_57"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="6">
<![CDATA[
:33  %flatten_4_output_arr_59 = load float* %flatten_4_output_arr_58, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_59"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="6">
<![CDATA[
:35  %flatten_4_output_arr_61 = load float* %flatten_4_output_arr_60, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_61"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
:37  %flatten_4_output_arr_63 = load float* %flatten_4_output_arr_62, align 4

]]></Node>
<StgValue><ssdm name="flatten_4_output_arr_63"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
:38  %tmp_33 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %flatten_4_output_arr_33, float %flatten_4_output_arr_35, float %flatten_4_output_arr_37, float %flatten_4_output_arr_39, float %flatten_4_output_arr_41, float %flatten_4_output_arr_43, float %flatten_4_output_arr_45, float %flatten_4_output_arr_47, float %flatten_4_output_arr_49, float %flatten_4_output_arr_51, float %flatten_4_output_arr_53, float %flatten_4_output_arr_55, float %flatten_4_output_arr_57, float %flatten_4_output_arr_59, float %flatten_4_output_arr_61, float %flatten_4_output_arr_63, i64 %arrayNo1)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="20">
<![CDATA[
:43  %dense_6_kernel_array_2 = load float* %dense_6_kernel_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_6_kernel_array_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="460" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_36 = fmul float %tmp_33, %dense_6_kernel_array_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="461" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_36 = fmul float %tmp_33, %dense_6_kernel_array_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="462" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:39  %next_mul = add i20 784, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %sum_2 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="464" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %sum_2 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="465" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %sum_2 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="466" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %sum_2 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:46  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:47  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_6_bias_array_a = getelementptr [784 x float]* @dense_6_bias_array, i64 0, i64 %j_cast1

]]></Node>
<StgValue><ssdm name="dense_6_bias_array_a"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_6_bias_array_l = load float* %dense_6_bias_array_a, align 4

]]></Node>
<StgValue><ssdm name="dense_6_bias_array_l"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="473" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_6_bias_array_l = load float* %dense_6_bias_array_a, align 4

]]></Node>
<StgValue><ssdm name="dense_6_bias_array_l"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_1 = fadd float %sum1, %dense_6_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="475" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_1 = fadd float %sum1, %dense_6_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="476" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_1 = fadd float %sum1, %dense_6_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="477" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_1 = fadd float %sum1, %dense_6_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:3  switch i4 %tmp_21, label %branch799 [
    i4 0, label %branch784
    i4 1, label %branch785
    i4 2, label %branch786
    i4 3, label %branch787
    i4 4, label %branch788
    i4 5, label %branch789
    i4 6, label %branch790
    i4 7, label %branch791
    i4 -8, label %branch792
    i4 -7, label %branch793
    i4 -6, label %branch794
    i4 -5, label %branch795
    i4 -4, label %branch796
    i4 -3, label %branch797
    i4 -2, label %branch798
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="tmp_21" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch798:0  store float %sum_1, float* %dense_6_output_array_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="tmp_21" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch798:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp><literal name="tmp_21" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch797:0  store float %sum_1, float* %dense_6_output_array_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp><literal name="tmp_21" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch797:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1076">
<or_exp><and_exp><literal name="tmp_21" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch796:0  store float %sum_1, float* %dense_6_output_array_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1076">
<or_exp><and_exp><literal name="tmp_21" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch796:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp><literal name="tmp_21" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch795:0  store float %sum_1, float* %dense_6_output_array_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp><literal name="tmp_21" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch795:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="tmp_21" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch794:0  store float %sum_1, float* %dense_6_output_array_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="tmp_21" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch794:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="tmp_21" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch793:0  store float %sum_1, float* %dense_6_output_array_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="tmp_21" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch793:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="tmp_21" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch792:0  store float %sum_1, float* %dense_6_output_array_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="tmp_21" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch792:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="tmp_21" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch791:0  store float %sum_1, float* %dense_6_output_array_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="tmp_21" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch791:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="tmp_21" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch790:0  store float %sum_1, float* %dense_6_output_array_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="tmp_21" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch790:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp><literal name="tmp_21" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch789:0  store float %sum_1, float* %dense_6_output_array_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp><literal name="tmp_21" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch789:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp><literal name="tmp_21" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch788:0  store float %sum_1, float* %dense_6_output_array_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp><literal name="tmp_21" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch788:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="tmp_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch787:0  store float %sum_1, float* %dense_6_output_array_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="tmp_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch787:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch786:0  store float %sum_1, float* %dense_6_output_array_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch786:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch785:0  store float %sum_1, float* %dense_6_output_array_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch785:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch784:0  store float %sum_1, float* %dense_6_output_array_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch784:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp><literal name="tmp_21" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch799:0  store float %sum_1, float* %dense_6_output_array_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp><literal name="tmp_21" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch799:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader19.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="512" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader28.0:0  %i_4 = phi i10 [ %i_19_s, %._crit_edge22.15 ], [ 0, %.preheader28.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="513" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28.0:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="514" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader28.0:2  %exitcond2 = icmp eq i10 %i_4, -240

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="515" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28.0:3  br i1 %exitcond2, label %.preheader18.0.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex4 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="6">
<![CDATA[
:3  %newIndex4_cast = zext i6 %newIndex4 to i64

]]></Node>
<StgValue><ssdm name="newIndex4_cast"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dense_6_output_array_67 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_67"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="6">
<![CDATA[
:5  %dense_6_output_array_68 = load float* %dense_6_output_array_67, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_68"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.0:1  %dense_6_output_array_64 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_64"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.0:2  %dense_6_output_array_65 = load float* %dense_6_output_array_64, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_65"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.1:0  %dense_6_output_array_70 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_70"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.1:1  %dense_6_output_array_71 = load float* %dense_6_output_array_70, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_71"/></StgValue>
</operation>

<operation id="525" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.2:0  %dense_6_output_array_73 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_73"/></StgValue>
</operation>

<operation id="526" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.2:1  %dense_6_output_array_74 = load float* %dense_6_output_array_73, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_74"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.3:0  %dense_6_output_array_76 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_76"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.3:1  %dense_6_output_array_77 = load float* %dense_6_output_array_76, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_77"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.4:0  %dense_6_output_array_79 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_79"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.4:1  %dense_6_output_array_80 = load float* %dense_6_output_array_79, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_80"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.5:0  %dense_6_output_array_82 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_82"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.5:1  %dense_6_output_array_83 = load float* %dense_6_output_array_82, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_83"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.6:0  %dense_6_output_array_85 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_85"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.6:1  %dense_6_output_array_86 = load float* %dense_6_output_array_85, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_86"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.7:0  %dense_6_output_array_88 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_88"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.7:1  %dense_6_output_array_89 = load float* %dense_6_output_array_88, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_89"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.8:0  %dense_6_output_array_91 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_91"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.8:1  %dense_6_output_array_92 = load float* %dense_6_output_array_91, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_92"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.9:0  %dense_6_output_array_94 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_94"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.9:1  %dense_6_output_array_95 = load float* %dense_6_output_array_94, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_95"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.10:0  %dense_6_output_array_97 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_97"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.10:1  %dense_6_output_array_98 = load float* %dense_6_output_array_97, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_98"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.11:0  %dense_6_output_array_100 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_100"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.11:1  %dense_6_output_array_101 = load float* %dense_6_output_array_100, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_101"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.12:0  %dense_6_output_array_103 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_103"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.12:1  %dense_6_output_array_104 = load float* %dense_6_output_array_103, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_104"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.13:0  %dense_6_output_array_106 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_106"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.13:1  %dense_6_output_array_107 = load float* %dense_6_output_array_106, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_107"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.14:0  %dense_6_output_array_109 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_109"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.14:1  %dense_6_output_array_110 = load float* %dense_6_output_array_109, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_110"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge22.15:0  %i_19_s = add i10 %i_4, 16

]]></Node>
<StgValue><ssdm name="i_19_s"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22.15:1  br label %.preheader28.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="553" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="6">
<![CDATA[
:5  %dense_6_output_array_68 = load float* %dense_6_output_array_67, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_68"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
:6  %dense_6_output_array_69 = bitcast float %dense_6_output_array_68 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_69"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_69, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_25 = trunc i32 %dense_6_output_array_69 to i23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs = icmp ne i8 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs = icmp eq i23 %tmp_25, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_26 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_27 = fcmp ole float %dense_6_output_array_68, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_29 = and i1 %tmp_26, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_29, label %10, label %._crit_edge22.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_67, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge22.0:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.0:2  %dense_6_output_array_65 = load float* %dense_6_output_array_64, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_65"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.0:3  %dense_6_output_array_66 = bitcast float %dense_6_output_array_65 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_66"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.0:4  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_66, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.0:5  %tmp_39 = trunc i32 %dense_6_output_array_66 to i23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.0:6  %notlhs1 = icmp ne i8 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.0:7  %notrhs1 = icmp eq i23 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.0:8  %tmp_40 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.0:9  %tmp_41 = fcmp ole float %dense_6_output_array_65, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.0:10  %tmp_42 = and i1 %tmp_40, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.0:11  br i1 %tmp_42, label %11, label %._crit_edge22.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.1:1  %dense_6_output_array_71 = load float* %dense_6_output_array_70, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_71"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.1:2  %dense_6_output_array_72 = bitcast float %dense_6_output_array_71 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_72"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.1:3  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_72, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.1:4  %tmp_45 = trunc i32 %dense_6_output_array_72 to i23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.1:5  %notlhs2 = icmp ne i8 %tmp_44, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.1:6  %notrhs2 = icmp eq i23 %tmp_45, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.1:7  %tmp_46 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.1:8  %tmp_47 = fcmp ole float %dense_6_output_array_71, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.1:9  %tmp_48 = and i1 %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.1:10  br i1 %tmp_48, label %12, label %._crit_edge22.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_70, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.2:1  %dense_6_output_array_74 = load float* %dense_6_output_array_73, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_74"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.2:2  %dense_6_output_array_75 = bitcast float %dense_6_output_array_74 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_75"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.2:3  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_75, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.2:4  %tmp_52 = trunc i32 %dense_6_output_array_75 to i23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.2:5  %notlhs3 = icmp ne i8 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.2:6  %notrhs3 = icmp eq i23 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.2:7  %tmp_53 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.2:8  %tmp_54 = fcmp ole float %dense_6_output_array_74, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.2:9  %tmp_56 = and i1 %tmp_53, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.2:10  br i1 %tmp_56, label %13, label %._crit_edge22.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.3:1  %dense_6_output_array_77 = load float* %dense_6_output_array_76, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_77"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.3:2  %dense_6_output_array_78 = bitcast float %dense_6_output_array_77 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_78"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.3:3  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_78, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.3:4  %tmp_58 = trunc i32 %dense_6_output_array_78 to i23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.3:5  %notlhs4 = icmp ne i8 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.3:6  %notrhs4 = icmp eq i23 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.3:7  %tmp_59 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.3:8  %tmp_60 = fcmp ole float %dense_6_output_array_77, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.3:9  %tmp_61 = and i1 %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.3:10  br i1 %tmp_61, label %14, label %._crit_edge22.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1139">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_76, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1139">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.4:1  %dense_6_output_array_80 = load float* %dense_6_output_array_79, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_80"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.4:2  %dense_6_output_array_81 = bitcast float %dense_6_output_array_80 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_81"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.4:3  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_81, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.4:4  %tmp_63 = trunc i32 %dense_6_output_array_81 to i23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.4:5  %notlhs5 = icmp ne i8 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.4:6  %notrhs5 = icmp eq i23 %tmp_63, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.4:7  %tmp_64 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.4:8  %tmp_66 = fcmp ole float %dense_6_output_array_80, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.4:9  %tmp_67 = and i1 %tmp_64, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.4:10  br i1 %tmp_67, label %15, label %._crit_edge22.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.5:1  %dense_6_output_array_83 = load float* %dense_6_output_array_82, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_83"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.5:2  %dense_6_output_array_84 = bitcast float %dense_6_output_array_83 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_84"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.5:3  %tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_84, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.5:4  %tmp_69 = trunc i32 %dense_6_output_array_84 to i23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.5:5  %notlhs6 = icmp ne i8 %tmp_68, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.5:6  %notrhs6 = icmp eq i23 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.5:7  %tmp_70 = or i1 %notrhs6, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.5:8  %tmp_71 = fcmp ole float %dense_6_output_array_83, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.5:9  %tmp_72 = and i1 %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.5:10  br i1 %tmp_72, label %16, label %._crit_edge22.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1147">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_82, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1147">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.6:1  %dense_6_output_array_86 = load float* %dense_6_output_array_85, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_86"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.6:2  %dense_6_output_array_87 = bitcast float %dense_6_output_array_86 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_87"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.6:3  %tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_87, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.6:4  %tmp_87 = trunc i32 %dense_6_output_array_87 to i23

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.6:5  %notlhs7 = icmp ne i8 %tmp_74, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.6:6  %notrhs7 = icmp eq i23 %tmp_87, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.6:7  %tmp_77 = or i1 %notrhs7, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.6:8  %tmp_78 = fcmp ole float %dense_6_output_array_86, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.6:9  %tmp_79 = and i1 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.6:10  br i1 %tmp_79, label %17, label %._crit_edge22.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.7:1  %dense_6_output_array_89 = load float* %dense_6_output_array_88, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_89"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.7:2  %dense_6_output_array_90 = bitcast float %dense_6_output_array_89 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_90"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.7:3  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_90, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.7:4  %tmp_91 = trunc i32 %dense_6_output_array_90 to i23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.7:5  %notlhs8 = icmp ne i8 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.7:6  %notrhs8 = icmp eq i23 %tmp_91, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.7:7  %tmp_83 = or i1 %notrhs8, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.7:8  %tmp_84 = fcmp ole float %dense_6_output_array_89, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.7:9  %tmp_85 = and i1 %tmp_83, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.7:10  br i1 %tmp_85, label %18, label %._crit_edge22.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1155">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_88, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1155">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.8:1  %dense_6_output_array_92 = load float* %dense_6_output_array_91, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_92"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.8:2  %dense_6_output_array_93 = bitcast float %dense_6_output_array_92 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_93"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.8:3  %tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_93, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.8:4  %tmp_103 = trunc i32 %dense_6_output_array_93 to i23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.8:5  %notlhs10 = icmp ne i8 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.8:6  %notrhs10 = icmp eq i23 %tmp_103, 0

]]></Node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.8:7  %tmp_96 = or i1 %notrhs10, %notlhs10

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.8:8  %tmp_97 = fcmp ole float %dense_6_output_array_92, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.8:9  %tmp_98 = and i1 %tmp_96, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.8:10  br i1 %tmp_98, label %19, label %._crit_edge22.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.9:1  %dense_6_output_array_95 = load float* %dense_6_output_array_94, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_95"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.9:2  %dense_6_output_array_96 = bitcast float %dense_6_output_array_95 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_96"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.9:3  %tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_96, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.9:4  %tmp_113 = trunc i32 %dense_6_output_array_96 to i23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.9:5  %notlhs12 = icmp ne i8 %tmp_107, -1

]]></Node>
<StgValue><ssdm name="notlhs12"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.9:6  %notrhs12 = icmp eq i23 %tmp_113, 0

]]></Node>
<StgValue><ssdm name="notrhs12"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.9:7  %tmp_109 = or i1 %notrhs12, %notlhs12

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.9:8  %tmp_110 = fcmp ole float %dense_6_output_array_95, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.9:9  %tmp_111 = and i1 %tmp_109, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.9:10  br i1 %tmp_111, label %20, label %._crit_edge22.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_94, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.10:1  %dense_6_output_array_98 = load float* %dense_6_output_array_97, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_98"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.10:2  %dense_6_output_array_99 = bitcast float %dense_6_output_array_98 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_99"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.10:3  %tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_99, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.10:4  %tmp_119 = trunc i32 %dense_6_output_array_99 to i23

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.10:5  %notlhs14 = icmp ne i8 %tmp_118, -1

]]></Node>
<StgValue><ssdm name="notlhs14"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.10:6  %notrhs14 = icmp eq i23 %tmp_119, 0

]]></Node>
<StgValue><ssdm name="notrhs14"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.10:7  %tmp_120 = or i1 %notrhs14, %notlhs14

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.10:8  %tmp_121 = fcmp ole float %dense_6_output_array_98, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.10:9  %tmp_122 = and i1 %tmp_120, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.10:10  br i1 %tmp_122, label %21, label %._crit_edge22.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.11:1  %dense_6_output_array_101 = load float* %dense_6_output_array_100, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_101"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.11:2  %dense_6_output_array_102 = bitcast float %dense_6_output_array_101 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_102"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.11:3  %tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_102, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.11:4  %tmp_129 = trunc i32 %dense_6_output_array_102 to i23

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.11:5  %notlhs16 = icmp ne i8 %tmp_128, -1

]]></Node>
<StgValue><ssdm name="notlhs16"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.11:6  %notrhs16 = icmp eq i23 %tmp_129, 0

]]></Node>
<StgValue><ssdm name="notrhs16"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.11:7  %tmp_130 = or i1 %notrhs16, %notlhs16

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.11:8  %tmp_131 = fcmp ole float %dense_6_output_array_101, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.11:9  %tmp_132 = and i1 %tmp_130, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.11:10  br i1 %tmp_132, label %22, label %._crit_edge22.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_100, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.12:1  %dense_6_output_array_104 = load float* %dense_6_output_array_103, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_104"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.12:2  %dense_6_output_array_105 = bitcast float %dense_6_output_array_104 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_105"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.12:3  %tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_105, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.12:4  %tmp_139 = trunc i32 %dense_6_output_array_105 to i23

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.12:5  %notlhs18 = icmp ne i8 %tmp_138, -1

]]></Node>
<StgValue><ssdm name="notlhs18"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.12:6  %notrhs18 = icmp eq i23 %tmp_139, 0

]]></Node>
<StgValue><ssdm name="notrhs18"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.12:7  %tmp_140 = or i1 %notrhs18, %notlhs18

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.12:8  %tmp_141 = fcmp ole float %dense_6_output_array_104, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.12:9  %tmp_142 = and i1 %tmp_140, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.12:10  br i1 %tmp_142, label %23, label %._crit_edge22.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1175">
<or_exp><and_exp><literal name="tmp_142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1175">
<or_exp><and_exp><literal name="tmp_142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.13:1  %dense_6_output_array_107 = load float* %dense_6_output_array_106, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_107"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.13:2  %dense_6_output_array_108 = bitcast float %dense_6_output_array_107 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_108"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.13:3  %tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_108, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.13:4  %tmp_149 = trunc i32 %dense_6_output_array_108 to i23

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.13:5  %notlhs20 = icmp ne i8 %tmp_148, -1

]]></Node>
<StgValue><ssdm name="notlhs20"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.13:6  %notrhs20 = icmp eq i23 %tmp_149, 0

]]></Node>
<StgValue><ssdm name="notrhs20"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.13:7  %tmp_150 = or i1 %notrhs20, %notlhs20

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.13:8  %tmp_151 = fcmp ole float %dense_6_output_array_107, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.13:9  %tmp_152 = and i1 %tmp_150, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.13:10  br i1 %tmp_152, label %24, label %._crit_edge22.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp><literal name="tmp_152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_106, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp><literal name="tmp_152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge22.14:1  %dense_6_output_array_110 = load float* %dense_6_output_array_109, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_110"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge22.14:2  %dense_6_output_array_111 = bitcast float %dense_6_output_array_110 to i32

]]></Node>
<StgValue><ssdm name="dense_6_output_array_111"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.14:3  %tmp_158 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_111, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge22.14:4  %tmp_159 = trunc i32 %dense_6_output_array_111 to i23

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.14:5  %notlhs22 = icmp ne i8 %tmp_158, -1

]]></Node>
<StgValue><ssdm name="notlhs22"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge22.14:6  %notrhs22 = icmp eq i23 %tmp_159, 0

]]></Node>
<StgValue><ssdm name="notrhs22"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.14:7  %tmp_160 = or i1 %notrhs22, %notlhs22

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.14:8  %tmp_161 = fcmp ole float %dense_6_output_array_110, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22.14:9  %tmp_162 = and i1 %tmp_160, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.14:10  br i1 %tmp_162, label %25, label %._crit_edge22.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %dense_6_output_array_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="747" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.0.preheader:0  br label %.preheader18.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="748" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader18.0:0  %i_6 = phi i10 [ %i_20_s, %.preheader18.1 ], [ 0, %.preheader18.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="749" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18.0:1  %tmp_37 = icmp ult i10 %i_6, -240

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="750" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18.0:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="751" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18.0:3  br i1 %tmp_37, label %.preheader18.1, label %._crit_edge23.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.1:2  %newIndex5 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_6, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="753" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="6">
<![CDATA[
.preheader18.1:3  %newIndex5_cast = zext i6 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex5_cast"/></StgValue>
</operation>

<operation id="754" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:4  %dense_6_output_array_112 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_112"/></StgValue>
</operation>

<operation id="755" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:5  %dense_6_output_array_113 = load float* %dense_6_output_array_112, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_113"/></StgValue>
</operation>

<operation id="756" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:9  %dense_6_output_array_114 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_114"/></StgValue>
</operation>

<operation id="757" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:10  %dense_6_output_array_115 = load float* %dense_6_output_array_114, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_115"/></StgValue>
</operation>

<operation id="758" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:13  %dense_6_output_array_116 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_116"/></StgValue>
</operation>

<operation id="759" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:14  %dense_6_output_array_117 = load float* %dense_6_output_array_116, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_117"/></StgValue>
</operation>

<operation id="760" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:17  %dense_6_output_array_118 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_118"/></StgValue>
</operation>

<operation id="761" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:18  %dense_6_output_array_119 = load float* %dense_6_output_array_118, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_119"/></StgValue>
</operation>

<operation id="762" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:21  %dense_6_output_array_120 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_120"/></StgValue>
</operation>

<operation id="763" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:22  %dense_6_output_array_121 = load float* %dense_6_output_array_120, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_121"/></StgValue>
</operation>

<operation id="764" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:25  %dense_6_output_array_122 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_122"/></StgValue>
</operation>

<operation id="765" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:26  %dense_6_output_array_123 = load float* %dense_6_output_array_122, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_123"/></StgValue>
</operation>

<operation id="766" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:29  %dense_6_output_array_124 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_124"/></StgValue>
</operation>

<operation id="767" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:30  %dense_6_output_array_125 = load float* %dense_6_output_array_124, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_125"/></StgValue>
</operation>

<operation id="768" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:33  %dense_6_output_array_126 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_126"/></StgValue>
</operation>

<operation id="769" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:34  %dense_6_output_array_127 = load float* %dense_6_output_array_126, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_127"/></StgValue>
</operation>

<operation id="770" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:37  %dense_6_output_array_128 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_128"/></StgValue>
</operation>

<operation id="771" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:38  %dense_6_output_array_129 = load float* %dense_6_output_array_128, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_129"/></StgValue>
</operation>

<operation id="772" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:41  %dense_6_output_array_130 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_130"/></StgValue>
</operation>

<operation id="773" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:42  %dense_6_output_array_131 = load float* %dense_6_output_array_130, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_131"/></StgValue>
</operation>

<operation id="774" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:45  %dense_6_output_array_132 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_132"/></StgValue>
</operation>

<operation id="775" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:46  %dense_6_output_array_133 = load float* %dense_6_output_array_132, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_133"/></StgValue>
</operation>

<operation id="776" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:49  %dense_6_output_array_134 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_134"/></StgValue>
</operation>

<operation id="777" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:50  %dense_6_output_array_135 = load float* %dense_6_output_array_134, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_135"/></StgValue>
</operation>

<operation id="778" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:53  %dense_6_output_array_136 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_136"/></StgValue>
</operation>

<operation id="779" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:54  %dense_6_output_array_137 = load float* %dense_6_output_array_136, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_137"/></StgValue>
</operation>

<operation id="780" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:57  %dense_6_output_array_138 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_138"/></StgValue>
</operation>

<operation id="781" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:58  %dense_6_output_array_139 = load float* %dense_6_output_array_138, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_139"/></StgValue>
</operation>

<operation id="782" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:61  %dense_6_output_array_140 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_140"/></StgValue>
</operation>

<operation id="783" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:62  %dense_6_output_array_141 = load float* %dense_6_output_array_140, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_141"/></StgValue>
</operation>

<operation id="784" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:65  %dense_6_output_array_142 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dense_6_output_array_142"/></StgValue>
</operation>

<operation id="785" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:66  %dense_6_output_array_143 = load float* %dense_6_output_array_142, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_143"/></StgValue>
</operation>

<operation id="786" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18.1:69  %i_20_s = add i10 %i_6, 16

]]></Node>
<StgValue><ssdm name="i_20_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="787" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader18.1:0  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="788" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader18.1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:5  %dense_6_output_array_113 = load float* %dense_6_output_array_112, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_113"/></StgValue>
</operation>

<operation id="790" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:6  %dropout_4_output_arr_16 = getelementptr [49 x float]* %dropout_4_output_arr, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_16"/></StgValue>
</operation>

<operation id="791" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:7  store float %dense_6_output_array_113, float* %dropout_4_output_arr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader18.1:8  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="793" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:10  %dense_6_output_array_115 = load float* %dense_6_output_array_114, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_115"/></StgValue>
</operation>

<operation id="794" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:11  %dropout_4_output_arr_17 = getelementptr [49 x float]* %dropout_4_output_arr_1, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_17"/></StgValue>
</operation>

<operation id="795" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:12  store float %dense_6_output_array_115, float* %dropout_4_output_arr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:14  %dense_6_output_array_117 = load float* %dense_6_output_array_116, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_117"/></StgValue>
</operation>

<operation id="797" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:15  %dropout_4_output_arr_18 = getelementptr [49 x float]* %dropout_4_output_arr_2, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_18"/></StgValue>
</operation>

<operation id="798" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:16  store float %dense_6_output_array_117, float* %dropout_4_output_arr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:18  %dense_6_output_array_119 = load float* %dense_6_output_array_118, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_119"/></StgValue>
</operation>

<operation id="800" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:19  %dropout_4_output_arr_19 = getelementptr [49 x float]* %dropout_4_output_arr_3, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_19"/></StgValue>
</operation>

<operation id="801" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:20  store float %dense_6_output_array_119, float* %dropout_4_output_arr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:22  %dense_6_output_array_121 = load float* %dense_6_output_array_120, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_121"/></StgValue>
</operation>

<operation id="803" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:23  %dropout_4_output_arr_20 = getelementptr [49 x float]* %dropout_4_output_arr_4, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_20"/></StgValue>
</operation>

<operation id="804" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:24  store float %dense_6_output_array_121, float* %dropout_4_output_arr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:26  %dense_6_output_array_123 = load float* %dense_6_output_array_122, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_123"/></StgValue>
</operation>

<operation id="806" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:27  %dropout_4_output_arr_21 = getelementptr [49 x float]* %dropout_4_output_arr_5, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_21"/></StgValue>
</operation>

<operation id="807" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:28  store float %dense_6_output_array_123, float* %dropout_4_output_arr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:30  %dense_6_output_array_125 = load float* %dense_6_output_array_124, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_125"/></StgValue>
</operation>

<operation id="809" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:31  %dropout_4_output_arr_22 = getelementptr [49 x float]* %dropout_4_output_arr_6, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_22"/></StgValue>
</operation>

<operation id="810" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:32  store float %dense_6_output_array_125, float* %dropout_4_output_arr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:34  %dense_6_output_array_127 = load float* %dense_6_output_array_126, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_127"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:35  %dropout_4_output_arr_23 = getelementptr [49 x float]* %dropout_4_output_arr_7, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_23"/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:36  store float %dense_6_output_array_127, float* %dropout_4_output_arr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:38  %dense_6_output_array_129 = load float* %dense_6_output_array_128, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_129"/></StgValue>
</operation>

<operation id="815" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:39  %dropout_4_output_arr_24 = getelementptr [49 x float]* %dropout_4_output_arr_8, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_24"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:40  store float %dense_6_output_array_129, float* %dropout_4_output_arr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:42  %dense_6_output_array_131 = load float* %dense_6_output_array_130, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_131"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:43  %dropout_4_output_arr_25 = getelementptr [49 x float]* %dropout_4_output_arr_9, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_25"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:44  store float %dense_6_output_array_131, float* %dropout_4_output_arr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:46  %dense_6_output_array_133 = load float* %dense_6_output_array_132, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_133"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:47  %dropout_4_output_arr_26 = getelementptr [49 x float]* %dropout_4_output_arr_10, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_26"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:48  store float %dense_6_output_array_133, float* %dropout_4_output_arr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:50  %dense_6_output_array_135 = load float* %dense_6_output_array_134, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_135"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:51  %dropout_4_output_arr_27 = getelementptr [49 x float]* %dropout_4_output_arr_11, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_27"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:52  store float %dense_6_output_array_135, float* %dropout_4_output_arr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:54  %dense_6_output_array_137 = load float* %dense_6_output_array_136, align 16

]]></Node>
<StgValue><ssdm name="dense_6_output_array_137"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:55  %dropout_4_output_arr_28 = getelementptr [49 x float]* %dropout_4_output_arr_12, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_28"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:56  store float %dense_6_output_array_137, float* %dropout_4_output_arr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:58  %dense_6_output_array_139 = load float* %dense_6_output_array_138, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_139"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:59  %dropout_4_output_arr_29 = getelementptr [49 x float]* %dropout_4_output_arr_13, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_29"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:60  store float %dense_6_output_array_139, float* %dropout_4_output_arr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:62  %dense_6_output_array_141 = load float* %dense_6_output_array_140, align 8

]]></Node>
<StgValue><ssdm name="dense_6_output_array_141"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:63  %dropout_4_output_arr_30 = getelementptr [49 x float]* %dropout_4_output_arr_14, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_30"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:64  store float %dense_6_output_array_141, float* %dropout_4_output_arr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="6">
<![CDATA[
.preheader18.1:66  %dense_6_output_array_143 = load float* %dense_6_output_array_142, align 4

]]></Node>
<StgValue><ssdm name="dense_6_output_array_143"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18.1:67  %dropout_4_output_arr_31 = getelementptr [49 x float]* %dropout_4_output_arr_15, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_31"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader18.1:68  store float %dense_6_output_array_143, float* %dropout_4_output_arr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.1:70  br label %.preheader18.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23.preheader:0  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="840" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge23:0  %i_7 = phi i64 [ %i_21_1, %branch1176 ], [ 0, %._crit_edge23.preheader ]

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="841" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge23:1  %exitcond9 = icmp eq i64 %i_7, 392

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="842" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23:2  br i1 %exitcond9, label %.preheader17.preheader, label %branch1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch1296:0  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="844" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch1296:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1296:2  %newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_7, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="846" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="7">
<![CDATA[
branch1296:3  %newIndex7_cast = zext i7 %newIndex7 to i64

]]></Node>
<StgValue><ssdm name="newIndex7_cast"/></StgValue>
</operation>

<operation id="847" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:4  %dense_7_output_array_16 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_16"/></StgValue>
</operation>

<operation id="848" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:5  store float 0.000000e+00, float* %dense_7_output_array_16, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch1296:6  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="850" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:7  %dense_7_output_array_17 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_17"/></StgValue>
</operation>

<operation id="851" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:8  store float 0.000000e+00, float* %dense_7_output_array_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:9  %dense_7_output_array_18 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_18"/></StgValue>
</operation>

<operation id="853" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:10  store float 0.000000e+00, float* %dense_7_output_array_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:11  %dense_7_output_array_19 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_19"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:12  store float 0.000000e+00, float* %dense_7_output_array_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:13  %dense_7_output_array_20 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_20"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:14  store float 0.000000e+00, float* %dense_7_output_array_20, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:15  %dense_7_output_array_21 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_21"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:16  store float 0.000000e+00, float* %dense_7_output_array_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:17  %dense_7_output_array_22 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_22"/></StgValue>
</operation>

<operation id="861" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:18  store float 0.000000e+00, float* %dense_7_output_array_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:19  %dense_7_output_array_23 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_23"/></StgValue>
</operation>

<operation id="863" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1296:20  store float 0.000000e+00, float* %dense_7_output_array_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch1296:21  %i_21_s = or i64 %i_7, 8

]]></Node>
<StgValue><ssdm name="i_21_s"/></StgValue>
</operation>

<operation id="865" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch1296:22  %exitcond9_8 = icmp eq i64 %i_21_s, 392

]]></Node>
<StgValue><ssdm name="exitcond9_8"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1296:23  br i1 %exitcond9_8, label %.preheader17.preheader, label %branch1176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:0  %dense_7_output_array_24 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_24"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:1  store float 0.000000e+00, float* %dense_7_output_array_24, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:2  %dense_7_output_array_25 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_25"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:3  store float 0.000000e+00, float* %dense_7_output_array_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:4  %dense_7_output_array_26 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_26"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:5  store float 0.000000e+00, float* %dense_7_output_array_26, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:6  %dense_7_output_array_27 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_27"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:7  store float 0.000000e+00, float* %dense_7_output_array_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:8  %dense_7_output_array_28 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_28"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:9  store float 0.000000e+00, float* %dense_7_output_array_28, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:10  %dense_7_output_array_29 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_29"/></StgValue>
</operation>

<operation id="878" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:11  store float 0.000000e+00, float* %dense_7_output_array_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:12  %dense_7_output_array_30 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_30"/></StgValue>
</operation>

<operation id="880" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:13  store float 0.000000e+00, float* %dense_7_output_array_30, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:14  %dense_7_output_array_31 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_31"/></StgValue>
</operation>

<operation id="882" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1176:15  store float 0.000000e+00, float* %dense_7_output_array_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch1176:16  %i_21_1 = add i64 %i_7, 16

]]></Node>
<StgValue><ssdm name="i_21_1"/></StgValue>
</operation>

<operation id="884" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond9_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
branch1176:17  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="885" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:0  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="886" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i9 [ 0, %.preheader17.preheader ], [ %indvar_flatten_next, %30 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="887" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %i_8 = phi i1 [ false, %.preheader17.preheader ], [ %i_8_mid2, %30 ]

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="888" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %j7 = phi i9 [ 0, %.preheader17.preheader ], [ %j_2, %30 ]

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="889" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond_flatten = icmp eq i9 %indvar_flatten, -120

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="890" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %indvar_flatten_next = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="891" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %.preheader27.0.preheader, label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader17:0  %exitcond10 = icmp eq i9 %j7, -120

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="893" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader17:1  %j7_mid2 = select i1 %exitcond10, i9 0, i9 %j7

]]></Node>
<StgValue><ssdm name="j7_mid2"/></StgValue>
</operation>

<operation id="894" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader17:2  %outrowidx_cast_mid1 = select i1 %i_8, i8 0, i8 -120

]]></Node>
<StgValue><ssdm name="outrowidx_cast_mid1"/></StgValue>
</operation>

<operation id="895" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader17:3  %outrowidx_cast = select i1 %i_8, i8 -120, i8 0

]]></Node>
<StgValue><ssdm name="outrowidx_cast"/></StgValue>
</operation>

<operation id="896" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader17:4  %outrowidx_cast_mid2 = select i1 %exitcond10, i8 %outrowidx_cast_mid1, i8 %outrowidx_cast

]]></Node>
<StgValue><ssdm name="outrowidx_cast_mid2"/></StgValue>
</operation>

<operation id="897" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="8">
<![CDATA[
.preheader17:5  %outrowidx_cast_mid2_s = sext i8 %outrowidx_cast_mid2 to i9

]]></Node>
<StgValue><ssdm name="outrowidx_cast_mid2_s"/></StgValue>
</operation>

<operation id="898" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader17:10  %tmp_91_mid1 = select i1 %i_8, i4 0, i4 -8

]]></Node>
<StgValue><ssdm name="tmp_91_mid1"/></StgValue>
</operation>

<operation id="899" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader17:11  %tmp_75 = select i1 %i_8, i4 -8, i4 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="900" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader17:12  %tmp_91_mid2 = select i1 %exitcond10, i4 %tmp_91_mid1, i4 %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_91_mid2"/></StgValue>
</operation>

<operation id="901" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="9">
<![CDATA[
.preheader17:17  %tmp_81 = trunc i9 %j7_mid2 to i4

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="902" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader17:18  %tmp_13 = add i9 %j7_mid2, %outrowidx_cast_mid2_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="903" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader17:19  %arrayNo_trunc3 = add i4 %tmp_91_mid2, %tmp_81

]]></Node>
<StgValue><ssdm name="arrayNo_trunc3"/></StgValue>
</operation>

<operation id="904" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader17:21  %newIndex9 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %tmp_13, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="905" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="5">
<![CDATA[
.preheader17:22  %newIndex9_cast = zext i5 %newIndex9 to i64

]]></Node>
<StgValue><ssdm name="newIndex9_cast"/></StgValue>
</operation>

<operation id="906" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:23  %dense_7_output_array_32 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_32"/></StgValue>
</operation>

<operation id="907" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:24  %dense_7_output_array_33 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_33"/></StgValue>
</operation>

<operation id="908" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:25  %dense_7_output_array_34 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_34"/></StgValue>
</operation>

<operation id="909" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:26  %dense_7_output_array_35 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_35"/></StgValue>
</operation>

<operation id="910" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:27  %dense_7_output_array_36 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_36"/></StgValue>
</operation>

<operation id="911" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:28  %dense_7_output_array_37 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_37"/></StgValue>
</operation>

<operation id="912" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:29  %dense_7_output_array_38 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_38"/></StgValue>
</operation>

<operation id="913" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:30  %dense_7_output_array_39 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_39"/></StgValue>
</operation>

<operation id="914" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:31  %dense_7_output_array_40 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_40"/></StgValue>
</operation>

<operation id="915" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:32  %dense_7_output_array_41 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_41"/></StgValue>
</operation>

<operation id="916" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:33  %dense_7_output_array_42 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_42"/></StgValue>
</operation>

<operation id="917" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:34  %dense_7_output_array_43 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_43"/></StgValue>
</operation>

<operation id="918" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:35  %dense_7_output_array_44 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_44"/></StgValue>
</operation>

<operation id="919" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:36  %dense_7_output_array_45 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_45"/></StgValue>
</operation>

<operation id="920" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:37  %dense_7_output_array_46 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_46"/></StgValue>
</operation>

<operation id="921" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader17:38  %dense_7_output_array_47 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_47"/></StgValue>
</operation>

<operation id="922" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:39  %dense_7_output_array_48 = load float* %dense_7_output_array_32, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_48"/></StgValue>
</operation>

<operation id="923" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:40  %dense_7_output_array_49 = load float* %dense_7_output_array_33, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_49"/></StgValue>
</operation>

<operation id="924" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:41  %dense_7_output_array_50 = load float* %dense_7_output_array_34, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_50"/></StgValue>
</operation>

<operation id="925" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:42  %dense_7_output_array_51 = load float* %dense_7_output_array_35, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_51"/></StgValue>
</operation>

<operation id="926" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:43  %dense_7_output_array_52 = load float* %dense_7_output_array_36, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_52"/></StgValue>
</operation>

<operation id="927" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:44  %dense_7_output_array_53 = load float* %dense_7_output_array_37, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_53"/></StgValue>
</operation>

<operation id="928" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:45  %dense_7_output_array_54 = load float* %dense_7_output_array_38, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_54"/></StgValue>
</operation>

<operation id="929" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:46  %dense_7_output_array_55 = load float* %dense_7_output_array_39, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_55"/></StgValue>
</operation>

<operation id="930" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:47  %dense_7_output_array_56 = load float* %dense_7_output_array_40, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_56"/></StgValue>
</operation>

<operation id="931" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:48  %dense_7_output_array_57 = load float* %dense_7_output_array_41, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_57"/></StgValue>
</operation>

<operation id="932" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:49  %dense_7_output_array_58 = load float* %dense_7_output_array_42, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_58"/></StgValue>
</operation>

<operation id="933" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:50  %dense_7_output_array_59 = load float* %dense_7_output_array_43, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_59"/></StgValue>
</operation>

<operation id="934" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:51  %dense_7_output_array_60 = load float* %dense_7_output_array_44, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_60"/></StgValue>
</operation>

<operation id="935" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:52  %dense_7_output_array_61 = load float* %dense_7_output_array_45, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_61"/></StgValue>
</operation>

<operation id="936" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:53  %dense_7_output_array_62 = load float* %dense_7_output_array_46, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_62"/></StgValue>
</operation>

<operation id="937" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:54  %dense_7_output_array_63 = load float* %dense_7_output_array_47, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_63"/></StgValue>
</operation>

<operation id="938" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.0.preheader:0  br label %.preheader27.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="939" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1738">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader17:6  %inneridx_cast_mid1 = select i1 %i_8, i9 0, i9 -240

]]></Node>
<StgValue><ssdm name="inneridx_cast_mid1"/></StgValue>
</operation>

<operation id="940" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1739">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader17:7  %inneridx_cast = select i1 %i_8, i9 -240, i9 0

]]></Node>
<StgValue><ssdm name="inneridx_cast"/></StgValue>
</operation>

<operation id="941" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader17:8  %inneridx_cast_mid2 = select i1 %exitcond10, i9 %inneridx_cast_mid1, i9 %inneridx_cast

]]></Node>
<StgValue><ssdm name="inneridx_cast_mid2"/></StgValue>
</operation>

<operation id="942" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="9">
<![CDATA[
.preheader17:9  %inneridx_cast_mid2_c = sext i9 %inneridx_cast_mid2 to i10

]]></Node>
<StgValue><ssdm name="inneridx_cast_mid2_c"/></StgValue>
</operation>

<operation id="943" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1740">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader17:13  %i_1 = xor i1 %i_8, true

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="944" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader17:14  %i_8_mid2 = select i1 %exitcond10, i1 %i_1, i1 %i_8

]]></Node>
<StgValue><ssdm name="i_8_mid2"/></StgValue>
</operation>

<operation id="945" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="19" op_0_bw="9">
<![CDATA[
.preheader17:15  %j7_cast = zext i9 %j7_mid2 to i19

]]></Node>
<StgValue><ssdm name="j7_cast"/></StgValue>
</operation>

<operation id="946" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="9">
<![CDATA[
.preheader17:16  %j7_cast1 = zext i9 %j7_mid2 to i64

]]></Node>
<StgValue><ssdm name="j7_cast1"/></StgValue>
</operation>

<operation id="947" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="4">
<![CDATA[
.preheader17:20  %arrayNo3 = zext i4 %arrayNo_trunc3 to i64

]]></Node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="948" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:39  %dense_7_output_array_48 = load float* %dense_7_output_array_32, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_48"/></StgValue>
</operation>

<operation id="949" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:40  %dense_7_output_array_49 = load float* %dense_7_output_array_33, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_49"/></StgValue>
</operation>

<operation id="950" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:41  %dense_7_output_array_50 = load float* %dense_7_output_array_34, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_50"/></StgValue>
</operation>

<operation id="951" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:42  %dense_7_output_array_51 = load float* %dense_7_output_array_35, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_51"/></StgValue>
</operation>

<operation id="952" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:43  %dense_7_output_array_52 = load float* %dense_7_output_array_36, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_52"/></StgValue>
</operation>

<operation id="953" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:44  %dense_7_output_array_53 = load float* %dense_7_output_array_37, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_53"/></StgValue>
</operation>

<operation id="954" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:45  %dense_7_output_array_54 = load float* %dense_7_output_array_38, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_54"/></StgValue>
</operation>

<operation id="955" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:46  %dense_7_output_array_55 = load float* %dense_7_output_array_39, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_55"/></StgValue>
</operation>

<operation id="956" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:47  %dense_7_output_array_56 = load float* %dense_7_output_array_40, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_56"/></StgValue>
</operation>

<operation id="957" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:48  %dense_7_output_array_57 = load float* %dense_7_output_array_41, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_57"/></StgValue>
</operation>

<operation id="958" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:49  %dense_7_output_array_58 = load float* %dense_7_output_array_42, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_58"/></StgValue>
</operation>

<operation id="959" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:50  %dense_7_output_array_59 = load float* %dense_7_output_array_43, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_59"/></StgValue>
</operation>

<operation id="960" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:51  %dense_7_output_array_60 = load float* %dense_7_output_array_44, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_60"/></StgValue>
</operation>

<operation id="961" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:52  %dense_7_output_array_61 = load float* %dense_7_output_array_45, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_61"/></StgValue>
</operation>

<operation id="962" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:53  %dense_7_output_array_62 = load float* %dense_7_output_array_46, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_62"/></StgValue>
</operation>

<operation id="963" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="6">
<![CDATA[
.preheader17:54  %dense_7_output_array_63 = load float* %dense_7_output_array_47, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_63"/></StgValue>
</operation>

<operation id="964" st_id="32" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
.preheader17:55  %sum = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dense_7_output_array_48, float %dense_7_output_array_49, float %dense_7_output_array_50, float %dense_7_output_array_51, float %dense_7_output_array_52, float %dense_7_output_array_53, float %dense_7_output_array_54, float %dense_7_output_array_55, float %dense_7_output_array_56, float %dense_7_output_array_57, float %dense_7_output_array_58, float %dense_7_output_array_59, float %dense_7_output_array_60, float %dense_7_output_array_61, float %dense_7_output_array_62, float %dense_7_output_array_63, i64 %arrayNo3)

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="965" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
.preheader17:56  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="966" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum8 = phi float [ %sum, %.preheader17 ], [ %sum_4, %28 ]

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="967" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %k9 = phi i10 [ 0, %.preheader17 ], [ %k_2, %28 ]

]]></Node>
<StgValue><ssdm name="k9"/></StgValue>
</operation>

<operation id="968" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:2  %phi_mul1 = phi i19 [ 0, %.preheader17 ], [ %next_mul1, %28 ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="969" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond6 = icmp eq i10 %k9, -240

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="970" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="971" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %k_2 = add i10 %k9, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="972" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond6, label %29, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="4" op_0_bw="10">
<![CDATA[
:2  %tmp_95 = trunc i10 %k9 to i4

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="974" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_15 = add i10 %k9, %inneridx_cast_mid2_c

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="975" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %newIndex3 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_15, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="976" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="6">
<![CDATA[
:6  %newIndex10_cast = zext i6 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex10_cast"/></StgValue>
</operation>

<operation id="977" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dropout_4_output_arr_32 = getelementptr [49 x float]* %dropout_4_output_arr, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_32"/></StgValue>
</operation>

<operation id="978" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="6">
<![CDATA[
:8  %dropout_4_output_arr_33 = load float* %dropout_4_output_arr_32, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_33"/></StgValue>
</operation>

<operation id="979" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dropout_4_output_arr_34 = getelementptr [49 x float]* %dropout_4_output_arr_1, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_34"/></StgValue>
</operation>

<operation id="980" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="6">
<![CDATA[
:10  %dropout_4_output_arr_35 = load float* %dropout_4_output_arr_34, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_35"/></StgValue>
</operation>

<operation id="981" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %dropout_4_output_arr_36 = getelementptr [49 x float]* %dropout_4_output_arr_2, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_36"/></StgValue>
</operation>

<operation id="982" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="6">
<![CDATA[
:12  %dropout_4_output_arr_37 = load float* %dropout_4_output_arr_36, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_37"/></StgValue>
</operation>

<operation id="983" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %dropout_4_output_arr_38 = getelementptr [49 x float]* %dropout_4_output_arr_3, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_38"/></StgValue>
</operation>

<operation id="984" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="6">
<![CDATA[
:14  %dropout_4_output_arr_39 = load float* %dropout_4_output_arr_38, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_39"/></StgValue>
</operation>

<operation id="985" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %dropout_4_output_arr_40 = getelementptr [49 x float]* %dropout_4_output_arr_4, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_40"/></StgValue>
</operation>

<operation id="986" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="6">
<![CDATA[
:16  %dropout_4_output_arr_41 = load float* %dropout_4_output_arr_40, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_41"/></StgValue>
</operation>

<operation id="987" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %dropout_4_output_arr_42 = getelementptr [49 x float]* %dropout_4_output_arr_5, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_42"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="6">
<![CDATA[
:18  %dropout_4_output_arr_43 = load float* %dropout_4_output_arr_42, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_43"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %dropout_4_output_arr_44 = getelementptr [49 x float]* %dropout_4_output_arr_6, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_44"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="6">
<![CDATA[
:20  %dropout_4_output_arr_45 = load float* %dropout_4_output_arr_44, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_45"/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %dropout_4_output_arr_46 = getelementptr [49 x float]* %dropout_4_output_arr_7, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_46"/></StgValue>
</operation>

<operation id="992" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="6">
<![CDATA[
:22  %dropout_4_output_arr_47 = load float* %dropout_4_output_arr_46, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_47"/></StgValue>
</operation>

<operation id="993" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %dropout_4_output_arr_48 = getelementptr [49 x float]* %dropout_4_output_arr_8, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_48"/></StgValue>
</operation>

<operation id="994" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="6">
<![CDATA[
:24  %dropout_4_output_arr_49 = load float* %dropout_4_output_arr_48, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_49"/></StgValue>
</operation>

<operation id="995" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %dropout_4_output_arr_50 = getelementptr [49 x float]* %dropout_4_output_arr_9, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_50"/></StgValue>
</operation>

<operation id="996" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="6">
<![CDATA[
:26  %dropout_4_output_arr_51 = load float* %dropout_4_output_arr_50, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_51"/></StgValue>
</operation>

<operation id="997" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dropout_4_output_arr_52 = getelementptr [49 x float]* %dropout_4_output_arr_10, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_52"/></StgValue>
</operation>

<operation id="998" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="6">
<![CDATA[
:28  %dropout_4_output_arr_53 = load float* %dropout_4_output_arr_52, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_53"/></StgValue>
</operation>

<operation id="999" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %dropout_4_output_arr_54 = getelementptr [49 x float]* %dropout_4_output_arr_11, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_54"/></StgValue>
</operation>

<operation id="1000" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="6">
<![CDATA[
:30  %dropout_4_output_arr_55 = load float* %dropout_4_output_arr_54, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_55"/></StgValue>
</operation>

<operation id="1001" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %dropout_4_output_arr_56 = getelementptr [49 x float]* %dropout_4_output_arr_12, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_56"/></StgValue>
</operation>

<operation id="1002" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="6">
<![CDATA[
:32  %dropout_4_output_arr_57 = load float* %dropout_4_output_arr_56, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_57"/></StgValue>
</operation>

<operation id="1003" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %dropout_4_output_arr_58 = getelementptr [49 x float]* %dropout_4_output_arr_13, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_58"/></StgValue>
</operation>

<operation id="1004" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="6">
<![CDATA[
:34  %dropout_4_output_arr_59 = load float* %dropout_4_output_arr_58, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_59"/></StgValue>
</operation>

<operation id="1005" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %dropout_4_output_arr_60 = getelementptr [49 x float]* %dropout_4_output_arr_14, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_60"/></StgValue>
</operation>

<operation id="1006" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="6">
<![CDATA[
:36  %dropout_4_output_arr_61 = load float* %dropout_4_output_arr_60, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_61"/></StgValue>
</operation>

<operation id="1007" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %dropout_4_output_arr_62 = getelementptr [49 x float]* %dropout_4_output_arr_15, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_62"/></StgValue>
</operation>

<operation id="1008" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="6">
<![CDATA[
:38  %dropout_4_output_arr_63 = load float* %dropout_4_output_arr_62, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_63"/></StgValue>
</operation>

<operation id="1009" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:41  %tmp_17 = add i19 %phi_mul1, %j7_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1010" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="19">
<![CDATA[
:42  %tmp_17_cast = zext i19 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %dense_7_kernel_array_1 = getelementptr [614656 x float]* @dense_7_kernel_array, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="dense_7_kernel_array_1"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="20">
<![CDATA[
:44  %dense_7_kernel_array_2 = load float* %dense_7_kernel_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_7_kernel_array_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1013" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="4">
<![CDATA[
:4  %arrayNo4 = zext i4 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="1014" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="6">
<![CDATA[
:8  %dropout_4_output_arr_33 = load float* %dropout_4_output_arr_32, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_33"/></StgValue>
</operation>

<operation id="1015" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="6">
<![CDATA[
:10  %dropout_4_output_arr_35 = load float* %dropout_4_output_arr_34, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_35"/></StgValue>
</operation>

<operation id="1016" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="6">
<![CDATA[
:12  %dropout_4_output_arr_37 = load float* %dropout_4_output_arr_36, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_37"/></StgValue>
</operation>

<operation id="1017" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="6">
<![CDATA[
:14  %dropout_4_output_arr_39 = load float* %dropout_4_output_arr_38, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_39"/></StgValue>
</operation>

<operation id="1018" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="6">
<![CDATA[
:16  %dropout_4_output_arr_41 = load float* %dropout_4_output_arr_40, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_41"/></StgValue>
</operation>

<operation id="1019" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="6">
<![CDATA[
:18  %dropout_4_output_arr_43 = load float* %dropout_4_output_arr_42, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_43"/></StgValue>
</operation>

<operation id="1020" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="6">
<![CDATA[
:20  %dropout_4_output_arr_45 = load float* %dropout_4_output_arr_44, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_45"/></StgValue>
</operation>

<operation id="1021" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="6">
<![CDATA[
:22  %dropout_4_output_arr_47 = load float* %dropout_4_output_arr_46, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_47"/></StgValue>
</operation>

<operation id="1022" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="6">
<![CDATA[
:24  %dropout_4_output_arr_49 = load float* %dropout_4_output_arr_48, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_49"/></StgValue>
</operation>

<operation id="1023" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="6">
<![CDATA[
:26  %dropout_4_output_arr_51 = load float* %dropout_4_output_arr_50, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_51"/></StgValue>
</operation>

<operation id="1024" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="6">
<![CDATA[
:28  %dropout_4_output_arr_53 = load float* %dropout_4_output_arr_52, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_53"/></StgValue>
</operation>

<operation id="1025" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="6">
<![CDATA[
:30  %dropout_4_output_arr_55 = load float* %dropout_4_output_arr_54, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_55"/></StgValue>
</operation>

<operation id="1026" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="6">
<![CDATA[
:32  %dropout_4_output_arr_57 = load float* %dropout_4_output_arr_56, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_57"/></StgValue>
</operation>

<operation id="1027" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="6">
<![CDATA[
:34  %dropout_4_output_arr_59 = load float* %dropout_4_output_arr_58, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_59"/></StgValue>
</operation>

<operation id="1028" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="6">
<![CDATA[
:36  %dropout_4_output_arr_61 = load float* %dropout_4_output_arr_60, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_61"/></StgValue>
</operation>

<operation id="1029" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="6">
<![CDATA[
:38  %dropout_4_output_arr_63 = load float* %dropout_4_output_arr_62, align 4

]]></Node>
<StgValue><ssdm name="dropout_4_output_arr_63"/></StgValue>
</operation>

<operation id="1030" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
:39  %tmp_101 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dropout_4_output_arr_33, float %dropout_4_output_arr_35, float %dropout_4_output_arr_37, float %dropout_4_output_arr_39, float %dropout_4_output_arr_41, float %dropout_4_output_arr_43, float %dropout_4_output_arr_45, float %dropout_4_output_arr_47, float %dropout_4_output_arr_49, float %dropout_4_output_arr_51, float %dropout_4_output_arr_53, float %dropout_4_output_arr_55, float %dropout_4_output_arr_57, float %dropout_4_output_arr_59, float %dropout_4_output_arr_61, float %dropout_4_output_arr_63, i64 %arrayNo4)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1031" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="20">
<![CDATA[
:44  %dense_7_kernel_array_2 = load float* %dense_7_kernel_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_7_kernel_array_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1032" st_id="35" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_18 = fmul float %tmp_101, %dense_7_kernel_array_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1033" st_id="36" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_18 = fmul float %tmp_101, %dense_7_kernel_array_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1034" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:40  %next_mul1 = add i19 392, %phi_mul1

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="1035" st_id="37" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %sum_4 = fadd float %sum8, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1036" st_id="38" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %sum_4 = fadd float %sum8, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1037" st_id="39" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %sum_4 = fadd float %sum8, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1038" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1039" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="40" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %sum_4 = fadd float %sum8, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1041" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:47  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_55)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
:48  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1043" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_7_bias_array_a = getelementptr [784 x float]* @dense_7_bias_array, i64 0, i64 %j7_cast1

]]></Node>
<StgValue><ssdm name="dense_7_bias_array_a"/></StgValue>
</operation>

<operation id="1044" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_7_bias_array_l = load float* %dense_7_bias_array_a, align 4

]]></Node>
<StgValue><ssdm name="dense_7_bias_array_l"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1045" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_7_bias_array_l = load float* %dense_7_bias_array_a, align 4

]]></Node>
<StgValue><ssdm name="dense_7_bias_array_l"/></StgValue>
</operation>

<operation id="1046" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum8, %dense_7_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1047" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum8, %dense_7_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1048" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum8, %dense_7_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1049" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum8, %dense_7_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1050" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:3  switch i4 %arrayNo_trunc3, label %branch1327 [
    i4 0, label %branch1312
    i4 1, label %branch1313
    i4 2, label %branch1314
    i4 3, label %branch1315
    i4 4, label %branch1316
    i4 5, label %branch1317
    i4 6, label %branch1318
    i4 7, label %branch1319
    i4 -8, label %branch1320
    i4 -7, label %branch1321
    i4 -6, label %branch1322
    i4 -5, label %branch1323
    i4 -4, label %branch1324
    i4 -3, label %branch1325
    i4 -2, label %branch1326
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1326:0  store float %sum_3, float* %dense_7_output_array_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch1326:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1325:0  store float %sum_3, float* %dense_7_output_array_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
branch1325:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1324:0  store float %sum_3, float* %dense_7_output_array_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
branch1324:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1323:0  store float %sum_3, float* %dense_7_output_array_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
branch1323:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1322:0  store float %sum_3, float* %dense_7_output_array_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch1322:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1321:0  store float %sum_3, float* %dense_7_output_array_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch1321:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1320:0  store float %sum_3, float* %dense_7_output_array_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
branch1320:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1319:0  store float %sum_3, float* %dense_7_output_array_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch1319:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1318:0  store float %sum_3, float* %dense_7_output_array_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch1318:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1317:0  store float %sum_3, float* %dense_7_output_array_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
branch1317:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1316:0  store float %sum_3, float* %dense_7_output_array_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
branch1316:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1315:0  store float %sum_3, float* %dense_7_output_array_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
branch1315:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1314:0  store float %sum_3, float* %dense_7_output_array_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
branch1314:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1313:0  store float %sum_3, float* %dense_7_output_array_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
branch1313:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1312:0  store float %sum_3, float* %dense_7_output_array_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
branch1312:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1327:0  store float %sum_3, float* %dense_7_output_array_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp><literal name="arrayNo_trunc3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
branch1327:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1083" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %j_2 = add i9 %j7_mid2, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1084" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1085" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader27.0:0  %i_9 = phi i64 [ %i_23_1, %._crit_edge24.15 ], [ 0, %.preheader27.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1086" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader27.0:1  %exitcond5 = icmp eq i64 %i_9, 392

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="1087" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27.0:2  br i1 %exitcond5, label %.loopexit16, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1089" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex8 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_9, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="1090" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="7">
<![CDATA[
:3  %newIndex8_cast = zext i7 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex8_cast"/></StgValue>
</operation>

<operation id="1091" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dense_7_output_array_66 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_66"/></StgValue>
</operation>

<operation id="1092" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="6">
<![CDATA[
:5  %dense_7_output_array_67 = load float* %dense_7_output_array_66, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_67"/></StgValue>
</operation>

<operation id="1093" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.0:1  %dense_7_output_array_64 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_64"/></StgValue>
</operation>

<operation id="1094" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.0:2  %dense_7_output_array_65 = load float* %dense_7_output_array_64, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_65"/></StgValue>
</operation>

<operation id="1095" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.1:0  %dense_7_output_array_68 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_68"/></StgValue>
</operation>

<operation id="1096" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.1:1  %dense_7_output_array_69 = load float* %dense_7_output_array_68, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_69"/></StgValue>
</operation>

<operation id="1097" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.2:0  %dense_7_output_array_70 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_70"/></StgValue>
</operation>

<operation id="1098" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.2:1  %dense_7_output_array_71 = load float* %dense_7_output_array_70, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_71"/></StgValue>
</operation>

<operation id="1099" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.3:0  %dense_7_output_array_72 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_72"/></StgValue>
</operation>

<operation id="1100" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.3:1  %dense_7_output_array_73 = load float* %dense_7_output_array_72, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_73"/></StgValue>
</operation>

<operation id="1101" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.4:0  %dense_7_output_array_74 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_74"/></StgValue>
</operation>

<operation id="1102" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.4:1  %dense_7_output_array_75 = load float* %dense_7_output_array_74, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_75"/></StgValue>
</operation>

<operation id="1103" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.5:0  %dense_7_output_array_76 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_76"/></StgValue>
</operation>

<operation id="1104" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.5:1  %dense_7_output_array_77 = load float* %dense_7_output_array_76, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_77"/></StgValue>
</operation>

<operation id="1105" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.6:0  %dense_7_output_array_78 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_78"/></StgValue>
</operation>

<operation id="1106" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.6:1  %dense_7_output_array_79 = load float* %dense_7_output_array_78, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_79"/></StgValue>
</operation>

<operation id="1107" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge24.7:0  %i_23_s = or i64 %i_9, 8

]]></Node>
<StgValue><ssdm name="i_23_s"/></StgValue>
</operation>

<operation id="1108" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge24.7:1  %exitcond5_8 = icmp eq i64 %i_23_s, 392

]]></Node>
<StgValue><ssdm name="exitcond5_8"/></StgValue>
</operation>

<operation id="1109" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.7:2  br i1 %exitcond5_8, label %.loopexit16, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_7_output_array_82 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_82"/></StgValue>
</operation>

<operation id="1111" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="6">
<![CDATA[
:1  %dense_7_output_array_83 = load float* %dense_7_output_array_82, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_83"/></StgValue>
</operation>

<operation id="1112" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.8:0  %dense_7_output_array_80 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_80"/></StgValue>
</operation>

<operation id="1113" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.8:1  %dense_7_output_array_81 = load float* %dense_7_output_array_80, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_81"/></StgValue>
</operation>

<operation id="1114" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.9:0  %dense_7_output_array_84 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_84"/></StgValue>
</operation>

<operation id="1115" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.9:1  %dense_7_output_array_85 = load float* %dense_7_output_array_84, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_85"/></StgValue>
</operation>

<operation id="1116" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.10:0  %dense_7_output_array_86 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_86"/></StgValue>
</operation>

<operation id="1117" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.10:1  %dense_7_output_array_87 = load float* %dense_7_output_array_86, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_87"/></StgValue>
</operation>

<operation id="1118" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.11:0  %dense_7_output_array_88 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_88"/></StgValue>
</operation>

<operation id="1119" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.11:1  %dense_7_output_array_89 = load float* %dense_7_output_array_88, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_89"/></StgValue>
</operation>

<operation id="1120" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.12:0  %dense_7_output_array_90 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_90"/></StgValue>
</operation>

<operation id="1121" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.12:1  %dense_7_output_array_91 = load float* %dense_7_output_array_90, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_91"/></StgValue>
</operation>

<operation id="1122" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.13:0  %dense_7_output_array_92 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_92"/></StgValue>
</operation>

<operation id="1123" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.13:1  %dense_7_output_array_93 = load float* %dense_7_output_array_92, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_93"/></StgValue>
</operation>

<operation id="1124" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24.14:0  %dense_7_output_array_94 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_94"/></StgValue>
</operation>

<operation id="1125" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.14:1  %dense_7_output_array_95 = load float* %dense_7_output_array_94, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_95"/></StgValue>
</operation>

<operation id="1126" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge24.15:0  %i_23_1 = add i64 %i_9, 16

]]></Node>
<StgValue><ssdm name="i_23_1"/></StgValue>
</operation>

<operation id="1127" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge24.15:1  br label %.preheader27.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1128" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="6">
<![CDATA[
:5  %dense_7_output_array_67 = load float* %dense_7_output_array_66, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_67"/></StgValue>
</operation>

<operation id="1130" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32">
<![CDATA[
:6  %p_to_int = bitcast float %dense_7_output_array_67 to i32

]]></Node>
<StgValue><ssdm name="p_to_int"/></StgValue>
</operation>

<operation id="1131" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1132" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_92 = trunc i32 %p_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1133" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs9 = icmp ne i8 %tmp_86, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="1134" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs9 = icmp eq i23 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="1135" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_88 = or i1 %notrhs9, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1136" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_89 = fcmp ole float %dense_7_output_array_67, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1137" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_90 = and i1 %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1138" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_90, label %branch1040, label %._crit_edge24.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1040:0  store float 0.000000e+00, float* %dense_7_output_array_66, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0">
<![CDATA[
branch1040:1  br label %._crit_edge24.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge24.0:0  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_50)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1142" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.0:2  %dense_7_output_array_65 = load float* %dense_7_output_array_64, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_65"/></StgValue>
</operation>

<operation id="1143" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.0:3  %p_to_int1 = bitcast float %dense_7_output_array_65 to i32

]]></Node>
<StgValue><ssdm name="p_to_int1"/></StgValue>
</operation>

<operation id="1144" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.0:4  %tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1145" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.0:5  %tmp_108 = trunc i32 %p_to_int1 to i23

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1146" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.0:6  %notlhs11 = icmp ne i8 %tmp_100, -1

]]></Node>
<StgValue><ssdm name="notlhs11"/></StgValue>
</operation>

<operation id="1147" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.0:7  %notrhs11 = icmp eq i23 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="notrhs11"/></StgValue>
</operation>

<operation id="1148" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.0:8  %tmp_104 = or i1 %notrhs11, %notlhs11

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1149" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.0:9  %tmp_105 = fcmp ole float %dense_7_output_array_65, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1150" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.0:10  %tmp_106 = and i1 %tmp_104, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1151" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.0:11  br i1 %tmp_106, label %branch1025, label %._crit_edge24.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1152" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1025:0  store float 0.000000e+00, float* %dense_7_output_array_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
branch1025:1  br label %._crit_edge24.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1154" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.1:1  %dense_7_output_array_69 = load float* %dense_7_output_array_68, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_69"/></StgValue>
</operation>

<operation id="1155" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.1:2  %p_to_int2 = bitcast float %dense_7_output_array_69 to i32

]]></Node>
<StgValue><ssdm name="p_to_int2"/></StgValue>
</operation>

<operation id="1156" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.1:3  %tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1157" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.1:4  %tmp_117 = trunc i32 %p_to_int2 to i23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1158" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.1:5  %notlhs13 = icmp ne i8 %tmp_112, -1

]]></Node>
<StgValue><ssdm name="notlhs13"/></StgValue>
</operation>

<operation id="1159" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.1:6  %notrhs13 = icmp eq i23 %tmp_117, 0

]]></Node>
<StgValue><ssdm name="notrhs13"/></StgValue>
</operation>

<operation id="1160" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.1:7  %tmp_114 = or i1 %notrhs13, %notlhs13

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1161" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.1:8  %tmp_115 = fcmp ole float %dense_7_output_array_69, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1162" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.1:9  %tmp_116 = and i1 %tmp_114, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1163" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.1:10  br i1 %tmp_116, label %branch1010, label %._crit_edge24.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1010:0  store float 0.000000e+00, float* %dense_7_output_array_68, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
branch1010:1  br label %._crit_edge24.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.2:1  %dense_7_output_array_71 = load float* %dense_7_output_array_70, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_71"/></StgValue>
</operation>

<operation id="1167" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.2:2  %p_to_int3 = bitcast float %dense_7_output_array_71 to i32

]]></Node>
<StgValue><ssdm name="p_to_int3"/></StgValue>
</operation>

<operation id="1168" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.2:3  %tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1169" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.2:4  %tmp_124 = trunc i32 %p_to_int3 to i23

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1170" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.2:5  %notlhs15 = icmp ne i8 %tmp_123, -1

]]></Node>
<StgValue><ssdm name="notlhs15"/></StgValue>
</operation>

<operation id="1171" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.2:6  %notrhs15 = icmp eq i23 %tmp_124, 0

]]></Node>
<StgValue><ssdm name="notrhs15"/></StgValue>
</operation>

<operation id="1172" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.2:7  %tmp_125 = or i1 %notrhs15, %notlhs15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1173" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.2:8  %tmp_126 = fcmp ole float %dense_7_output_array_71, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1174" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.2:9  %tmp_127 = and i1 %tmp_125, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1175" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.2:10  br i1 %tmp_127, label %branch995, label %._crit_edge24.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch995:0  store float 0.000000e+00, float* %dense_7_output_array_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
branch995:1  br label %._crit_edge24.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.3:1  %dense_7_output_array_73 = load float* %dense_7_output_array_72, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_73"/></StgValue>
</operation>

<operation id="1179" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.3:2  %p_to_int4 = bitcast float %dense_7_output_array_73 to i32

]]></Node>
<StgValue><ssdm name="p_to_int4"/></StgValue>
</operation>

<operation id="1180" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.3:3  %tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1181" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.3:4  %tmp_134 = trunc i32 %p_to_int4 to i23

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1182" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.3:5  %notlhs17 = icmp ne i8 %tmp_133, -1

]]></Node>
<StgValue><ssdm name="notlhs17"/></StgValue>
</operation>

<operation id="1183" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.3:6  %notrhs17 = icmp eq i23 %tmp_134, 0

]]></Node>
<StgValue><ssdm name="notrhs17"/></StgValue>
</operation>

<operation id="1184" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.3:7  %tmp_135 = or i1 %notrhs17, %notlhs17

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1185" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.3:8  %tmp_136 = fcmp ole float %dense_7_output_array_73, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1186" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.3:9  %tmp_137 = and i1 %tmp_135, %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1187" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.3:10  br i1 %tmp_137, label %branch980, label %._crit_edge24.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch980:0  store float 0.000000e+00, float* %dense_7_output_array_72, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
branch980:1  br label %._crit_edge24.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.4:1  %dense_7_output_array_75 = load float* %dense_7_output_array_74, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_75"/></StgValue>
</operation>

<operation id="1191" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.4:2  %p_to_int5 = bitcast float %dense_7_output_array_75 to i32

]]></Node>
<StgValue><ssdm name="p_to_int5"/></StgValue>
</operation>

<operation id="1192" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.4:3  %tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1193" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.4:4  %tmp_144 = trunc i32 %p_to_int5 to i23

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1194" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.4:5  %notlhs19 = icmp ne i8 %tmp_143, -1

]]></Node>
<StgValue><ssdm name="notlhs19"/></StgValue>
</operation>

<operation id="1195" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.4:6  %notrhs19 = icmp eq i23 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="notrhs19"/></StgValue>
</operation>

<operation id="1196" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.4:7  %tmp_145 = or i1 %notrhs19, %notlhs19

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1197" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.4:8  %tmp_146 = fcmp ole float %dense_7_output_array_75, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1198" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.4:9  %tmp_147 = and i1 %tmp_145, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1199" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.4:10  br i1 %tmp_147, label %branch965, label %._crit_edge24.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch965:0  store float 0.000000e+00, float* %dense_7_output_array_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1201" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
branch965:1  br label %._crit_edge24.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.5:1  %dense_7_output_array_77 = load float* %dense_7_output_array_76, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_77"/></StgValue>
</operation>

<operation id="1203" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.5:2  %p_to_int6 = bitcast float %dense_7_output_array_77 to i32

]]></Node>
<StgValue><ssdm name="p_to_int6"/></StgValue>
</operation>

<operation id="1204" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.5:3  %tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1205" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.5:4  %tmp_154 = trunc i32 %p_to_int6 to i23

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1206" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.5:5  %notlhs21 = icmp ne i8 %tmp_153, -1

]]></Node>
<StgValue><ssdm name="notlhs21"/></StgValue>
</operation>

<operation id="1207" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.5:6  %notrhs21 = icmp eq i23 %tmp_154, 0

]]></Node>
<StgValue><ssdm name="notrhs21"/></StgValue>
</operation>

<operation id="1208" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.5:7  %tmp_155 = or i1 %notrhs21, %notlhs21

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1209" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.5:8  %tmp_156 = fcmp ole float %dense_7_output_array_77, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1210" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.5:9  %tmp_157 = and i1 %tmp_155, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1211" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.5:10  br i1 %tmp_157, label %branch950, label %._crit_edge24.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch950:0  store float 0.000000e+00, float* %dense_7_output_array_76, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0">
<![CDATA[
branch950:1  br label %._crit_edge24.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.6:1  %dense_7_output_array_79 = load float* %dense_7_output_array_78, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_79"/></StgValue>
</operation>

<operation id="1215" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.6:2  %p_to_int7 = bitcast float %dense_7_output_array_79 to i32

]]></Node>
<StgValue><ssdm name="p_to_int7"/></StgValue>
</operation>

<operation id="1216" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.6:3  %tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1217" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.6:4  %tmp_164 = trunc i32 %p_to_int7 to i23

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1218" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.6:5  %notlhs23 = icmp ne i8 %tmp_163, -1

]]></Node>
<StgValue><ssdm name="notlhs23"/></StgValue>
</operation>

<operation id="1219" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.6:6  %notrhs23 = icmp eq i23 %tmp_164, 0

]]></Node>
<StgValue><ssdm name="notrhs23"/></StgValue>
</operation>

<operation id="1220" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.6:7  %tmp_165 = or i1 %notrhs23, %notlhs23

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1221" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.6:8  %tmp_166 = fcmp ole float %dense_7_output_array_79, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1222" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.6:9  %tmp_167 = and i1 %tmp_165, %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1223" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.6:10  br i1 %tmp_167, label %branch935, label %._crit_edge24.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch935:0  store float 0.000000e+00, float* %dense_7_output_array_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
branch935:1  br label %._crit_edge24.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="6">
<![CDATA[
:1  %dense_7_output_array_83 = load float* %dense_7_output_array_82, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_83"/></StgValue>
</operation>

<operation id="1227" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32">
<![CDATA[
:2  %p_to_int8 = bitcast float %dense_7_output_array_83 to i32

]]></Node>
<StgValue><ssdm name="p_to_int8"/></StgValue>
</operation>

<operation id="1228" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_168 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1229" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_169 = trunc i32 %p_to_int8 to i23

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1230" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs24 = icmp ne i8 %tmp_168, -1

]]></Node>
<StgValue><ssdm name="notlhs24"/></StgValue>
</operation>

<operation id="1231" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs24 = icmp eq i23 %tmp_169, 0

]]></Node>
<StgValue><ssdm name="notrhs24"/></StgValue>
</operation>

<operation id="1232" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_170 = or i1 %notrhs24, %notlhs24

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1233" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_171 = fcmp ole float %dense_7_output_array_83, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1234" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_172 = and i1 %tmp_170, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1235" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_172, label %branch920, label %._crit_edge24.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch920:0  store float 0.000000e+00, float* %dense_7_output_array_82, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
branch920:1  br label %._crit_edge24.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.8:1  %dense_7_output_array_81 = load float* %dense_7_output_array_80, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_81"/></StgValue>
</operation>

<operation id="1239" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.8:2  %p_to_int9 = bitcast float %dense_7_output_array_81 to i32

]]></Node>
<StgValue><ssdm name="p_to_int9"/></StgValue>
</operation>

<operation id="1240" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.8:3  %tmp_173 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1241" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.8:4  %tmp_174 = trunc i32 %p_to_int9 to i23

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1242" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.8:5  %notlhs25 = icmp ne i8 %tmp_173, -1

]]></Node>
<StgValue><ssdm name="notlhs25"/></StgValue>
</operation>

<operation id="1243" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.8:6  %notrhs25 = icmp eq i23 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="notrhs25"/></StgValue>
</operation>

<operation id="1244" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.8:7  %tmp_175 = or i1 %notrhs25, %notlhs25

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1245" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.8:8  %tmp_176 = fcmp ole float %dense_7_output_array_81, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1246" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.8:9  %tmp_177 = and i1 %tmp_175, %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1247" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.8:10  br i1 %tmp_177, label %branch905, label %._crit_edge24.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch905:0  store float 0.000000e+00, float* %dense_7_output_array_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
branch905:1  br label %._crit_edge24.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.9:1  %dense_7_output_array_85 = load float* %dense_7_output_array_84, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_85"/></StgValue>
</operation>

<operation id="1251" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.9:2  %p_to_int10 = bitcast float %dense_7_output_array_85 to i32

]]></Node>
<StgValue><ssdm name="p_to_int10"/></StgValue>
</operation>

<operation id="1252" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.9:3  %tmp_178 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1253" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.9:4  %tmp_179 = trunc i32 %p_to_int10 to i23

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1254" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.9:5  %notlhs26 = icmp ne i8 %tmp_178, -1

]]></Node>
<StgValue><ssdm name="notlhs26"/></StgValue>
</operation>

<operation id="1255" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.9:6  %notrhs26 = icmp eq i23 %tmp_179, 0

]]></Node>
<StgValue><ssdm name="notrhs26"/></StgValue>
</operation>

<operation id="1256" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.9:7  %tmp_180 = or i1 %notrhs26, %notlhs26

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1257" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.9:8  %tmp_181 = fcmp ole float %dense_7_output_array_85, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1258" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.9:9  %tmp_182 = and i1 %tmp_180, %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1259" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.9:10  br i1 %tmp_182, label %branch890, label %._crit_edge24.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch890:0  store float 0.000000e+00, float* %dense_7_output_array_84, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
branch890:1  br label %._crit_edge24.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.10:1  %dense_7_output_array_87 = load float* %dense_7_output_array_86, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_87"/></StgValue>
</operation>

<operation id="1263" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.10:2  %p_to_int11 = bitcast float %dense_7_output_array_87 to i32

]]></Node>
<StgValue><ssdm name="p_to_int11"/></StgValue>
</operation>

<operation id="1264" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.10:3  %tmp_183 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1265" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.10:4  %tmp_184 = trunc i32 %p_to_int11 to i23

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1266" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.10:5  %notlhs27 = icmp ne i8 %tmp_183, -1

]]></Node>
<StgValue><ssdm name="notlhs27"/></StgValue>
</operation>

<operation id="1267" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.10:6  %notrhs27 = icmp eq i23 %tmp_184, 0

]]></Node>
<StgValue><ssdm name="notrhs27"/></StgValue>
</operation>

<operation id="1268" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.10:7  %tmp_185 = or i1 %notrhs27, %notlhs27

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1269" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.10:8  %tmp_186 = fcmp ole float %dense_7_output_array_87, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1270" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.10:9  %tmp_187 = and i1 %tmp_185, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1271" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.10:10  br i1 %tmp_187, label %branch875, label %._crit_edge24.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch875:0  store float 0.000000e+00, float* %dense_7_output_array_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
branch875:1  br label %._crit_edge24.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.11:1  %dense_7_output_array_89 = load float* %dense_7_output_array_88, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_89"/></StgValue>
</operation>

<operation id="1275" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.11:2  %p_to_int12 = bitcast float %dense_7_output_array_89 to i32

]]></Node>
<StgValue><ssdm name="p_to_int12"/></StgValue>
</operation>

<operation id="1276" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.11:3  %tmp_188 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1277" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.11:4  %tmp_189 = trunc i32 %p_to_int12 to i23

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1278" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.11:5  %notlhs28 = icmp ne i8 %tmp_188, -1

]]></Node>
<StgValue><ssdm name="notlhs28"/></StgValue>
</operation>

<operation id="1279" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.11:6  %notrhs28 = icmp eq i23 %tmp_189, 0

]]></Node>
<StgValue><ssdm name="notrhs28"/></StgValue>
</operation>

<operation id="1280" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.11:7  %tmp_190 = or i1 %notrhs28, %notlhs28

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1281" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.11:8  %tmp_191 = fcmp ole float %dense_7_output_array_89, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1282" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.11:9  %tmp_192 = and i1 %tmp_190, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1283" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.11:10  br i1 %tmp_192, label %branch860, label %._crit_edge24.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1284" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch860:0  store float 0.000000e+00, float* %dense_7_output_array_88, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1285" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
branch860:1  br label %._crit_edge24.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1286" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.12:1  %dense_7_output_array_91 = load float* %dense_7_output_array_90, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_91"/></StgValue>
</operation>

<operation id="1287" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.12:2  %p_to_int13 = bitcast float %dense_7_output_array_91 to i32

]]></Node>
<StgValue><ssdm name="p_to_int13"/></StgValue>
</operation>

<operation id="1288" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.12:3  %tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1289" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.12:4  %tmp_194 = trunc i32 %p_to_int13 to i23

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1290" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.12:5  %notlhs29 = icmp ne i8 %tmp_193, -1

]]></Node>
<StgValue><ssdm name="notlhs29"/></StgValue>
</operation>

<operation id="1291" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.12:6  %notrhs29 = icmp eq i23 %tmp_194, 0

]]></Node>
<StgValue><ssdm name="notrhs29"/></StgValue>
</operation>

<operation id="1292" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.12:7  %tmp_195 = or i1 %notrhs29, %notlhs29

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1293" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.12:8  %tmp_196 = fcmp ole float %dense_7_output_array_91, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1294" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.12:9  %tmp_197 = and i1 %tmp_195, %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1295" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.12:10  br i1 %tmp_197, label %branch845, label %._crit_edge24.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch845:0  store float 0.000000e+00, float* %dense_7_output_array_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
branch845:1  br label %._crit_edge24.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.13:1  %dense_7_output_array_93 = load float* %dense_7_output_array_92, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_93"/></StgValue>
</operation>

<operation id="1299" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.13:2  %p_to_int14 = bitcast float %dense_7_output_array_93 to i32

]]></Node>
<StgValue><ssdm name="p_to_int14"/></StgValue>
</operation>

<operation id="1300" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.13:3  %tmp_198 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1301" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.13:4  %tmp_199 = trunc i32 %p_to_int14 to i23

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1302" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.13:5  %notlhs30 = icmp ne i8 %tmp_198, -1

]]></Node>
<StgValue><ssdm name="notlhs30"/></StgValue>
</operation>

<operation id="1303" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.13:6  %notrhs30 = icmp eq i23 %tmp_199, 0

]]></Node>
<StgValue><ssdm name="notrhs30"/></StgValue>
</operation>

<operation id="1304" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.13:7  %tmp_200 = or i1 %notrhs30, %notlhs30

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1305" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.13:8  %tmp_201 = fcmp ole float %dense_7_output_array_93, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1306" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.13:9  %tmp_202 = and i1 %tmp_200, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1307" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.13:10  br i1 %tmp_202, label %branch830, label %._crit_edge24.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch830:0  store float 0.000000e+00, float* %dense_7_output_array_92, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
branch830:1  br label %._crit_edge24.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge24.14:1  %dense_7_output_array_95 = load float* %dense_7_output_array_94, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_95"/></StgValue>
</operation>

<operation id="1311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge24.14:2  %p_to_int15 = bitcast float %dense_7_output_array_95 to i32

]]></Node>
<StgValue><ssdm name="p_to_int15"/></StgValue>
</operation>

<operation id="1312" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge24.14:3  %tmp_203 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int15, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1313" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge24.14:4  %tmp_204 = trunc i32 %p_to_int15 to i23

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1314" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge24.14:5  %notlhs31 = icmp ne i8 %tmp_203, -1

]]></Node>
<StgValue><ssdm name="notlhs31"/></StgValue>
</operation>

<operation id="1315" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge24.14:6  %notrhs31 = icmp eq i23 %tmp_204, 0

]]></Node>
<StgValue><ssdm name="notrhs31"/></StgValue>
</operation>

<operation id="1316" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.14:7  %tmp_205 = or i1 %notrhs31, %notlhs31

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1317" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge24.14:8  %tmp_206 = fcmp ole float %dense_7_output_array_95, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1318" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge24.14:9  %tmp_207 = and i1 %tmp_205, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.14:10  br i1 %tmp_207, label %branch815, label %._crit_edge24.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch815:0  store float 0.000000e+00, float* %dense_7_output_array_94, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="exitcond5_8" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0">
<![CDATA[
branch815:1  br label %._crit_edge24.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1322" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
.loopexit16:0  br label %.preheader15.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1323" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader15.0:0  %i_5 = phi i9 [ %i_25_1, %.preheader15.9 ], [ 0, %.loopexit16 ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1324" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.0:1  %tmp_93 = icmp ult i9 %i_5, -120

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1325" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15.0:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25, i64 13)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1326" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.0:3  br i1 %tmp_93, label %.preheader15.1, label %._crit_edge25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1327" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader15.1:2  %newIndex10 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %i_5, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="1328" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="5">
<![CDATA[
.preheader15.1:3  %newIndex11_cast = zext i5 %newIndex10 to i64

]]></Node>
<StgValue><ssdm name="newIndex11_cast"/></StgValue>
</operation>

<operation id="1329" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:4  %dense_7_output_array_96 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_96"/></StgValue>
</operation>

<operation id="1330" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:5  %dense_7_output_array_97 = load float* %dense_7_output_array_96, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_97"/></StgValue>
</operation>

<operation id="1331" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:9  %dense_7_output_array_98 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_98"/></StgValue>
</operation>

<operation id="1332" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:10  %dense_7_output_array_99 = load float* %dense_7_output_array_98, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_99"/></StgValue>
</operation>

<operation id="1333" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:13  %dense_7_output_array_100 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_100"/></StgValue>
</operation>

<operation id="1334" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:14  %dense_7_output_array_101 = load float* %dense_7_output_array_100, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_101"/></StgValue>
</operation>

<operation id="1335" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:17  %dense_7_output_array_102 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_102"/></StgValue>
</operation>

<operation id="1336" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:18  %dense_7_output_array_103 = load float* %dense_7_output_array_102, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_103"/></StgValue>
</operation>

<operation id="1337" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:21  %dense_7_output_array_104 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_104"/></StgValue>
</operation>

<operation id="1338" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:22  %dense_7_output_array_105 = load float* %dense_7_output_array_104, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_105"/></StgValue>
</operation>

<operation id="1339" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:25  %dense_7_output_array_106 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_106"/></StgValue>
</operation>

<operation id="1340" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:26  %dense_7_output_array_107 = load float* %dense_7_output_array_106, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_107"/></StgValue>
</operation>

<operation id="1341" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:29  %dense_7_output_array_108 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_108"/></StgValue>
</operation>

<operation id="1342" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:30  %dense_7_output_array_109 = load float* %dense_7_output_array_108, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_109"/></StgValue>
</operation>

<operation id="1343" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:33  %dense_7_output_array_110 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_110"/></StgValue>
</operation>

<operation id="1344" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:34  %dense_7_output_array_111 = load float* %dense_7_output_array_110, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_111"/></StgValue>
</operation>

<operation id="1345" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.1:37  %i_25_s = or i9 %i_5, 8

]]></Node>
<StgValue><ssdm name="i_25_s"/></StgValue>
</operation>

<operation id="1346" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.1:38  %tmp_19_8 = icmp ult i9 %i_25_s, -120

]]></Node>
<StgValue><ssdm name="tmp_19_8"/></StgValue>
</operation>

<operation id="1347" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.1:39  br i1 %tmp_19_8, label %.preheader15.9, label %._crit_edge25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:0  %dense_7_output_array_112 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_112"/></StgValue>
</operation>

<operation id="1349" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:1  %dense_7_output_array_113 = load float* %dense_7_output_array_112, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_113"/></StgValue>
</operation>

<operation id="1350" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:4  %dense_7_output_array_114 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_114"/></StgValue>
</operation>

<operation id="1351" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:5  %dense_7_output_array_115 = load float* %dense_7_output_array_114, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_115"/></StgValue>
</operation>

<operation id="1352" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:8  %dense_7_output_array_116 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_116"/></StgValue>
</operation>

<operation id="1353" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:9  %dense_7_output_array_117 = load float* %dense_7_output_array_116, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_117"/></StgValue>
</operation>

<operation id="1354" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:12  %dense_7_output_array_118 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_118"/></StgValue>
</operation>

<operation id="1355" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:13  %dense_7_output_array_119 = load float* %dense_7_output_array_118, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_119"/></StgValue>
</operation>

<operation id="1356" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:16  %dense_7_output_array_120 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_120"/></StgValue>
</operation>

<operation id="1357" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:17  %dense_7_output_array_121 = load float* %dense_7_output_array_120, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_121"/></StgValue>
</operation>

<operation id="1358" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:20  %dense_7_output_array_122 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_122"/></StgValue>
</operation>

<operation id="1359" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:21  %dense_7_output_array_123 = load float* %dense_7_output_array_122, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_123"/></StgValue>
</operation>

<operation id="1360" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:24  %dense_7_output_array_124 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_124"/></StgValue>
</operation>

<operation id="1361" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:25  %dense_7_output_array_125 = load float* %dense_7_output_array_124, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_125"/></StgValue>
</operation>

<operation id="1362" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:28  %dense_7_output_array_126 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dense_7_output_array_126"/></StgValue>
</operation>

<operation id="1363" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:29  %dense_7_output_array_127 = load float* %dense_7_output_array_126, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_127"/></StgValue>
</operation>

<operation id="1364" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.9:32  %i_25_1 = add i9 %i_5, 16

]]></Node>
<StgValue><ssdm name="i_25_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15.1:0  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1366" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader15.1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:5  %dense_7_output_array_97 = load float* %dense_7_output_array_96, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_97"/></StgValue>
</operation>

<operation id="1368" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:6  %dropout_5_output_arr_16 = getelementptr [49 x float]* %dropout_5_output_arr, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_16"/></StgValue>
</operation>

<operation id="1369" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:7  store float %dense_7_output_array_97, float* %dropout_5_output_arr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader15.1:8  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1371" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:10  %dense_7_output_array_99 = load float* %dense_7_output_array_98, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_99"/></StgValue>
</operation>

<operation id="1372" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:11  %dropout_5_output_arr_17 = getelementptr [49 x float]* %dropout_5_output_arr_1, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_17"/></StgValue>
</operation>

<operation id="1373" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:12  store float %dense_7_output_array_99, float* %dropout_5_output_arr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1374" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:14  %dense_7_output_array_101 = load float* %dense_7_output_array_100, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_101"/></StgValue>
</operation>

<operation id="1375" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:15  %dropout_5_output_arr_18 = getelementptr [49 x float]* %dropout_5_output_arr_2, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_18"/></StgValue>
</operation>

<operation id="1376" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:16  store float %dense_7_output_array_101, float* %dropout_5_output_arr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:18  %dense_7_output_array_103 = load float* %dense_7_output_array_102, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_103"/></StgValue>
</operation>

<operation id="1378" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:19  %dropout_5_output_arr_19 = getelementptr [49 x float]* %dropout_5_output_arr_3, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_19"/></StgValue>
</operation>

<operation id="1379" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:20  store float %dense_7_output_array_103, float* %dropout_5_output_arr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:22  %dense_7_output_array_105 = load float* %dense_7_output_array_104, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_105"/></StgValue>
</operation>

<operation id="1381" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:23  %dropout_5_output_arr_20 = getelementptr [49 x float]* %dropout_5_output_arr_4, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_20"/></StgValue>
</operation>

<operation id="1382" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:24  store float %dense_7_output_array_105, float* %dropout_5_output_arr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:26  %dense_7_output_array_107 = load float* %dense_7_output_array_106, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_107"/></StgValue>
</operation>

<operation id="1384" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:27  %dropout_5_output_arr_21 = getelementptr [49 x float]* %dropout_5_output_arr_5, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_21"/></StgValue>
</operation>

<operation id="1385" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:28  store float %dense_7_output_array_107, float* %dropout_5_output_arr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1386" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:30  %dense_7_output_array_109 = load float* %dense_7_output_array_108, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_109"/></StgValue>
</operation>

<operation id="1387" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:31  %dropout_5_output_arr_22 = getelementptr [49 x float]* %dropout_5_output_arr_6, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_22"/></StgValue>
</operation>

<operation id="1388" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:32  store float %dense_7_output_array_109, float* %dropout_5_output_arr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.1:34  %dense_7_output_array_111 = load float* %dense_7_output_array_110, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_111"/></StgValue>
</operation>

<operation id="1390" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.1:35  %dropout_5_output_arr_23 = getelementptr [49 x float]* %dropout_5_output_arr_7, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_23"/></StgValue>
</operation>

<operation id="1391" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.1:36  store float %dense_7_output_array_111, float* %dropout_5_output_arr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:1  %dense_7_output_array_113 = load float* %dense_7_output_array_112, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_113"/></StgValue>
</operation>

<operation id="1393" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:2  %dropout_5_output_arr_24 = getelementptr [49 x float]* %dropout_5_output_arr_8, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_24"/></StgValue>
</operation>

<operation id="1394" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:3  store float %dense_7_output_array_113, float* %dropout_5_output_arr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:5  %dense_7_output_array_115 = load float* %dense_7_output_array_114, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_115"/></StgValue>
</operation>

<operation id="1396" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:6  %dropout_5_output_arr_25 = getelementptr [49 x float]* %dropout_5_output_arr_9, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_25"/></StgValue>
</operation>

<operation id="1397" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:7  store float %dense_7_output_array_115, float* %dropout_5_output_arr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:9  %dense_7_output_array_117 = load float* %dense_7_output_array_116, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_117"/></StgValue>
</operation>

<operation id="1399" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:10  %dropout_5_output_arr_26 = getelementptr [49 x float]* %dropout_5_output_arr_10, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_26"/></StgValue>
</operation>

<operation id="1400" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:11  store float %dense_7_output_array_117, float* %dropout_5_output_arr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:13  %dense_7_output_array_119 = load float* %dense_7_output_array_118, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_119"/></StgValue>
</operation>

<operation id="1402" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:14  %dropout_5_output_arr_27 = getelementptr [49 x float]* %dropout_5_output_arr_11, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_27"/></StgValue>
</operation>

<operation id="1403" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:15  store float %dense_7_output_array_119, float* %dropout_5_output_arr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:17  %dense_7_output_array_121 = load float* %dense_7_output_array_120, align 16

]]></Node>
<StgValue><ssdm name="dense_7_output_array_121"/></StgValue>
</operation>

<operation id="1405" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:18  %dropout_5_output_arr_28 = getelementptr [49 x float]* %dropout_5_output_arr_12, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_28"/></StgValue>
</operation>

<operation id="1406" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:19  store float %dense_7_output_array_121, float* %dropout_5_output_arr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1407" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:21  %dense_7_output_array_123 = load float* %dense_7_output_array_122, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_123"/></StgValue>
</operation>

<operation id="1408" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:22  %dropout_5_output_arr_29 = getelementptr [49 x float]* %dropout_5_output_arr_13, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_29"/></StgValue>
</operation>

<operation id="1409" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:23  store float %dense_7_output_array_123, float* %dropout_5_output_arr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:25  %dense_7_output_array_125 = load float* %dense_7_output_array_124, align 8

]]></Node>
<StgValue><ssdm name="dense_7_output_array_125"/></StgValue>
</operation>

<operation id="1411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:26  %dropout_5_output_arr_30 = getelementptr [49 x float]* %dropout_5_output_arr_14, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_30"/></StgValue>
</operation>

<operation id="1412" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:27  store float %dense_7_output_array_125, float* %dropout_5_output_arr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="6">
<![CDATA[
.preheader15.9:29  %dense_7_output_array_127 = load float* %dense_7_output_array_126, align 4

]]></Node>
<StgValue><ssdm name="dense_7_output_array_127"/></StgValue>
</operation>

<operation id="1414" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.9:30  %dropout_5_output_arr_31 = getelementptr [49 x float]* %dropout_5_output_arr_15, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_31"/></StgValue>
</operation>

<operation id="1415" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader15.9:31  store float %dense_7_output_array_127, float* %dropout_5_output_arr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1416" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.9:33  br label %.preheader15.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1417" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge25:0  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1418" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i64 [ 0, %._crit_edge25 ], [ %i_26_3, %branch186 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1419" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond4 = icmp eq i64 %i_3, 10

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="1420" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond4, label %.preheader.preheader, label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch16:0  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1422" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch16:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch16:2  %newIndex11 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="1424" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="7">
<![CDATA[
branch16:3  %newIndex12_cast = zext i7 %newIndex11 to i64

]]></Node>
<StgValue><ssdm name="newIndex12_cast"/></StgValue>
</operation>

<operation id="1425" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16:4  %dense_8_output_array = getelementptr [49 x float]* %dense_8_output_array_0, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array"/></StgValue>
</operation>

<operation id="1426" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:5  store float 0.000000e+00, float* %dense_8_output_array, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch16:6  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1428" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16:7  %dense_8_output_array_1_42 = getelementptr [49 x float]* %dense_8_output_array_1, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_1_42"/></StgValue>
</operation>

<operation id="1429" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:8  store float 0.000000e+00, float* %dense_8_output_array_1_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch16:9  %i_26_s = or i64 %i_3, 2

]]></Node>
<StgValue><ssdm name="i_26_s"/></StgValue>
</operation>

<operation id="1431" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch16:10  %exitcond4_2 = icmp eq i64 %i_26_s, 10

]]></Node>
<StgValue><ssdm name="exitcond4_2"/></StgValue>
</operation>

<operation id="1432" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch16:11  br i1 %exitcond4_2, label %.preheader.preheader, label %branch50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:0  %dense_8_output_array_2_43 = getelementptr [49 x float]* %dense_8_output_array_2, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_2_43"/></StgValue>
</operation>

<operation id="1434" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:1  store float 0.000000e+00, float* %dense_8_output_array_2_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:2  %dense_8_output_array_3_44 = getelementptr [49 x float]* %dense_8_output_array_3, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_3_44"/></StgValue>
</operation>

<operation id="1436" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:3  store float 0.000000e+00, float* %dense_8_output_array_3_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:4  %dense_8_output_array_4_45 = getelementptr [49 x float]* %dense_8_output_array_4, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_4_45"/></StgValue>
</operation>

<operation id="1438" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:5  store float 0.000000e+00, float* %dense_8_output_array_4_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:6  %dense_8_output_array_5_46 = getelementptr [49 x float]* %dense_8_output_array_5, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_5_46"/></StgValue>
</operation>

<operation id="1440" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:7  store float 0.000000e+00, float* %dense_8_output_array_5_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:8  %dense_8_output_array_6_47 = getelementptr [49 x float]* %dense_8_output_array_6, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_6_47"/></StgValue>
</operation>

<operation id="1442" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:9  store float 0.000000e+00, float* %dense_8_output_array_6_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:10  %dense_8_output_array_7_48 = getelementptr [49 x float]* %dense_8_output_array_7, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_7_48"/></StgValue>
</operation>

<operation id="1444" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:11  store float 0.000000e+00, float* %dense_8_output_array_7_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch50:12  %i_26_1 = or i64 %i_3, 8

]]></Node>
<StgValue><ssdm name="i_26_1"/></StgValue>
</operation>

<operation id="1446" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch50:13  %exitcond4_8 = icmp eq i64 %i_26_1, 10

]]></Node>
<StgValue><ssdm name="exitcond4_8"/></StgValue>
</operation>

<operation id="1447" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch50:14  br i1 %exitcond4_8, label %.preheader.preheader, label %branch152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch152:0  %dense_8_output_array_8_49 = getelementptr [49 x float]* %dense_8_output_array_8, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_8_49"/></StgValue>
</operation>

<operation id="1449" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch152:1  store float 0.000000e+00, float* %dense_8_output_array_8_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch152:2  %dense_8_output_array_9_50 = getelementptr [49 x float]* %dense_8_output_array_9, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_9_50"/></StgValue>
</operation>

<operation id="1451" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch152:3  store float 0.000000e+00, float* %dense_8_output_array_9_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch152:4  %i_26_2 = or i64 %i_3, 10

]]></Node>
<StgValue><ssdm name="i_26_2"/></StgValue>
</operation>

<operation id="1453" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch152:5  %exitcond4_s = icmp eq i64 %i_26_2, 10

]]></Node>
<StgValue><ssdm name="exitcond4_s"/></StgValue>
</operation>

<operation id="1454" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch152:6  br i1 %exitcond4_s, label %.preheader.preheader, label %branch186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:0  %dense_8_output_array_10_51 = getelementptr [49 x float]* %dense_8_output_array_10, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_10_51"/></StgValue>
</operation>

<operation id="1456" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch186:1  store float 0.000000e+00, float* %dense_8_output_array_10_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:2  %dense_8_output_array_11_52 = getelementptr [49 x float]* %dense_8_output_array_11, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_11_52"/></StgValue>
</operation>

<operation id="1458" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch186:3  store float 0.000000e+00, float* %dense_8_output_array_11_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:4  %dense_8_output_array_12_53 = getelementptr [49 x float]* %dense_8_output_array_12, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_12_53"/></StgValue>
</operation>

<operation id="1460" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch186:5  store float 0.000000e+00, float* %dense_8_output_array_12_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:6  %dense_8_output_array_13_54 = getelementptr [49 x float]* %dense_8_output_array_13, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_13_54"/></StgValue>
</operation>

<operation id="1462" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch186:7  store float 0.000000e+00, float* %dense_8_output_array_13_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:8  %dense_8_output_array_14_55 = getelementptr [49 x float]* %dense_8_output_array_14, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_14_55"/></StgValue>
</operation>

<operation id="1464" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch186:9  store float 0.000000e+00, float* %dense_8_output_array_14_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:10  %dense_8_output_array_15_56 = getelementptr [49 x float]* %dense_8_output_array_15, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_15_56"/></StgValue>
</operation>

<operation id="1466" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch186:11  store float 0.000000e+00, float* %dense_8_output_array_15_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch186:12  %i_26_3 = add i64 %i_3, 16

]]></Node>
<StgValue><ssdm name="i_26_3"/></StgValue>
</operation>

<operation id="1468" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="exitcond4_2" val="0"/>
<literal name="exitcond4_8" val="0"/>
<literal name="exitcond4_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0">
<![CDATA[
branch186:13  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1469" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %dense_8_output_array_16 = getelementptr [49 x float]* %dense_8_output_array_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_16"/></StgValue>
</operation>

<operation id="1470" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %dense_8_output_array_17 = getelementptr [49 x float]* %dense_8_output_array_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_17"/></StgValue>
</operation>

<operation id="1471" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %dense_8_output_array_18 = getelementptr [49 x float]* %dense_8_output_array_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_18"/></StgValue>
</operation>

<operation id="1472" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %dense_8_output_array_19 = getelementptr [49 x float]* %dense_8_output_array_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_19"/></StgValue>
</operation>

<operation id="1473" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %dense_8_output_array_20 = getelementptr [49 x float]* %dense_8_output_array_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_20"/></StgValue>
</operation>

<operation id="1474" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %dense_8_output_array_21 = getelementptr [49 x float]* %dense_8_output_array_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_21"/></StgValue>
</operation>

<operation id="1475" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %dense_8_output_array_22 = getelementptr [49 x float]* %dense_8_output_array_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_22"/></StgValue>
</operation>

<operation id="1476" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %dense_8_output_array_23 = getelementptr [49 x float]* %dense_8_output_array_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_23"/></StgValue>
</operation>

<operation id="1477" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %dense_8_output_array_24 = getelementptr [49 x float]* %dense_8_output_array_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_24"/></StgValue>
</operation>

<operation id="1478" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %dense_8_output_array_25 = getelementptr [49 x float]* %dense_8_output_array_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_25"/></StgValue>
</operation>

<operation id="1479" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %dense_8_output_array_26 = getelementptr [49 x float]* %dense_8_output_array_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_26"/></StgValue>
</operation>

<operation id="1480" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:11  %dense_8_output_array_27 = getelementptr [49 x float]* %dense_8_output_array_11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_27"/></StgValue>
</operation>

<operation id="1481" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %dense_8_output_array_28 = getelementptr [49 x float]* %dense_8_output_array_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_28"/></StgValue>
</operation>

<operation id="1482" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %dense_8_output_array_29 = getelementptr [49 x float]* %dense_8_output_array_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_29"/></StgValue>
</operation>

<operation id="1483" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %dense_8_output_array_30 = getelementptr [49 x float]* %dense_8_output_array_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_30"/></StgValue>
</operation>

<operation id="1484" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %dense_8_output_array_31 = getelementptr [49 x float]* %dense_8_output_array_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_8_output_array_31"/></StgValue>
</operation>

<operation id="1485" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:16  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1486" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten7 = phi i4 [ 0, %.preheader.preheader ], [ %indvar_flatten_next8, %38 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="1487" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %i_s = phi i1 [ false, %.preheader.preheader ], [ %i_mid2, %38 ]

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="1488" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %j3 = phi i4 [ 0, %.preheader.preheader ], [ %j_3, %38 ]

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="1489" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_flatten9 = icmp eq i4 %indvar_flatten7, -6

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="1490" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %indvar_flatten_next8 = add i4 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>

<operation id="1491" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten9, label %.preheader26.0.preheader, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="6">
<![CDATA[
.preheader:13  %dense_8_output_array_32 = load float* %dense_8_output_array_16, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_32"/></StgValue>
</operation>

<operation id="1493" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="6">
<![CDATA[
.preheader:14  %dense_8_output_array_33 = load float* %dense_8_output_array_17, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_33"/></StgValue>
</operation>

<operation id="1494" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="6">
<![CDATA[
.preheader:15  %dense_8_output_array_34 = load float* %dense_8_output_array_18, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_34"/></StgValue>
</operation>

<operation id="1495" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="6">
<![CDATA[
.preheader:16  %dense_8_output_array_35 = load float* %dense_8_output_array_19, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_35"/></StgValue>
</operation>

<operation id="1496" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="6">
<![CDATA[
.preheader:17  %dense_8_output_array_36 = load float* %dense_8_output_array_20, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_36"/></StgValue>
</operation>

<operation id="1497" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="6">
<![CDATA[
.preheader:18  %dense_8_output_array_37 = load float* %dense_8_output_array_21, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_37"/></StgValue>
</operation>

<operation id="1498" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="6">
<![CDATA[
.preheader:19  %dense_8_output_array_38 = load float* %dense_8_output_array_22, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_38"/></StgValue>
</operation>

<operation id="1499" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="6">
<![CDATA[
.preheader:20  %dense_8_output_array_39 = load float* %dense_8_output_array_23, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_39"/></StgValue>
</operation>

<operation id="1500" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="6">
<![CDATA[
.preheader:21  %dense_8_output_array_40 = load float* %dense_8_output_array_24, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_40"/></StgValue>
</operation>

<operation id="1501" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="6">
<![CDATA[
.preheader:22  %dense_8_output_array_41 = load float* %dense_8_output_array_25, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_41"/></StgValue>
</operation>

<operation id="1502" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="6">
<![CDATA[
.preheader:23  %dense_8_output_array_42 = load float* %dense_8_output_array_26, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_42"/></StgValue>
</operation>

<operation id="1503" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="6">
<![CDATA[
.preheader:24  %dense_8_output_array_43 = load float* %dense_8_output_array_27, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_43"/></StgValue>
</operation>

<operation id="1504" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="6">
<![CDATA[
.preheader:25  %dense_8_output_array_44 = load float* %dense_8_output_array_28, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_44"/></StgValue>
</operation>

<operation id="1505" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="6">
<![CDATA[
.preheader:26  %dense_8_output_array_45 = load float* %dense_8_output_array_29, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_45"/></StgValue>
</operation>

<operation id="1506" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="6">
<![CDATA[
.preheader:27  %dense_8_output_array_46 = load float* %dense_8_output_array_30, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_46"/></StgValue>
</operation>

<operation id="1507" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="6">
<![CDATA[
.preheader:28  %dense_8_output_array_47 = load float* %dense_8_output_array_31, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_47"/></StgValue>
</operation>

<operation id="1508" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.0.preheader:0  br label %.preheader26.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1509" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:0  %exitcond11 = icmp eq i4 %j3, -6

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="1510" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:1  %j3_mid2 = select i1 %exitcond11, i4 0, i4 %j3

]]></Node>
<StgValue><ssdm name="j3_mid2"/></StgValue>
</operation>

<operation id="1511" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:2  %inneridx_1_cast_mid1 = select i1 %i_s, i8 0, i8 -120

]]></Node>
<StgValue><ssdm name="inneridx_1_cast_mid1"/></StgValue>
</operation>

<operation id="1512" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:3  %inneridx_1_cast = select i1 %i_s, i8 -120, i8 0

]]></Node>
<StgValue><ssdm name="inneridx_1_cast"/></StgValue>
</operation>

<operation id="1513" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:4  %inneridx_1_cast_mid2 = select i1 %exitcond11, i8 %inneridx_1_cast_mid1, i8 %inneridx_1_cast

]]></Node>
<StgValue><ssdm name="inneridx_1_cast_mid2"/></StgValue>
</operation>

<operation id="1514" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="8">
<![CDATA[
.preheader:5  %inneridx_1_cast_mid2_1 = sext i8 %inneridx_1_cast_mid2 to i9

]]></Node>
<StgValue><ssdm name="inneridx_1_cast_mid2_1"/></StgValue>
</operation>

<operation id="1515" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:6  %tmp_311_mid1 = select i1 %i_s, i4 0, i4 -8

]]></Node>
<StgValue><ssdm name="tmp_311_mid1"/></StgValue>
</operation>

<operation id="1516" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7  %tmp_208 = select i1 %i_s, i4 -8, i4 0

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1517" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:8  %tmp_311_mid2 = select i1 %exitcond11, i4 %tmp_311_mid1, i4 %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_311_mid2"/></StgValue>
</operation>

<operation id="1518" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9  %i_10 = xor i1 %i_s, true

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="1519" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:10  %i_mid2 = select i1 %exitcond11, i1 %i_10, i1 %i_s

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="1520" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="10" op_0_bw="4">
<![CDATA[
.preheader:11  %j3_cast = zext i4 %j3_mid2 to i10

]]></Node>
<StgValue><ssdm name="j3_cast"/></StgValue>
</operation>

<operation id="1521" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="4">
<![CDATA[
.preheader:12  %j3_cast1 = zext i4 %j3_mid2 to i64

]]></Node>
<StgValue><ssdm name="j3_cast1"/></StgValue>
</operation>

<operation id="1522" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="6">
<![CDATA[
.preheader:13  %dense_8_output_array_32 = load float* %dense_8_output_array_16, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_32"/></StgValue>
</operation>

<operation id="1523" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="6">
<![CDATA[
.preheader:14  %dense_8_output_array_33 = load float* %dense_8_output_array_17, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_33"/></StgValue>
</operation>

<operation id="1524" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="6">
<![CDATA[
.preheader:15  %dense_8_output_array_34 = load float* %dense_8_output_array_18, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_34"/></StgValue>
</operation>

<operation id="1525" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="6">
<![CDATA[
.preheader:16  %dense_8_output_array_35 = load float* %dense_8_output_array_19, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_35"/></StgValue>
</operation>

<operation id="1526" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="6">
<![CDATA[
.preheader:17  %dense_8_output_array_36 = load float* %dense_8_output_array_20, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_36"/></StgValue>
</operation>

<operation id="1527" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="6">
<![CDATA[
.preheader:18  %dense_8_output_array_37 = load float* %dense_8_output_array_21, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_37"/></StgValue>
</operation>

<operation id="1528" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="6">
<![CDATA[
.preheader:19  %dense_8_output_array_38 = load float* %dense_8_output_array_22, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_38"/></StgValue>
</operation>

<operation id="1529" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="6">
<![CDATA[
.preheader:20  %dense_8_output_array_39 = load float* %dense_8_output_array_23, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_39"/></StgValue>
</operation>

<operation id="1530" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="6">
<![CDATA[
.preheader:21  %dense_8_output_array_40 = load float* %dense_8_output_array_24, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_40"/></StgValue>
</operation>

<operation id="1531" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="6">
<![CDATA[
.preheader:22  %dense_8_output_array_41 = load float* %dense_8_output_array_25, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_41"/></StgValue>
</operation>

<operation id="1532" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="6">
<![CDATA[
.preheader:23  %dense_8_output_array_42 = load float* %dense_8_output_array_26, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_42"/></StgValue>
</operation>

<operation id="1533" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="6">
<![CDATA[
.preheader:24  %dense_8_output_array_43 = load float* %dense_8_output_array_27, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_43"/></StgValue>
</operation>

<operation id="1534" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="6">
<![CDATA[
.preheader:25  %dense_8_output_array_44 = load float* %dense_8_output_array_28, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_44"/></StgValue>
</operation>

<operation id="1535" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="6">
<![CDATA[
.preheader:26  %dense_8_output_array_45 = load float* %dense_8_output_array_29, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_45"/></StgValue>
</operation>

<operation id="1536" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="6">
<![CDATA[
.preheader:27  %dense_8_output_array_46 = load float* %dense_8_output_array_30, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_46"/></StgValue>
</operation>

<operation id="1537" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="6">
<![CDATA[
.preheader:28  %dense_8_output_array_47 = load float* %dense_8_output_array_31, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_47"/></StgValue>
</operation>

<operation id="1538" st_id="56" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
.preheader:29  %sum_5 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dense_8_output_array_32, float %dense_8_output_array_33, float %dense_8_output_array_34, float %dense_8_output_array_35, float %dense_8_output_array_36, float %dense_8_output_array_37, float %dense_8_output_array_38, float %dense_8_output_array_39, float %dense_8_output_array_40, float %dense_8_output_array_41, float %dense_8_output_array_42, float %dense_8_output_array_43, float %dense_8_output_array_44, float %dense_8_output_array_45, float %dense_8_output_array_46, float %dense_8_output_array_47, i64 %j3_cast1)

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1539" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
.preheader:30  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1540" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum7 = phi float [ %sum_5, %.preheader ], [ %sum_7, %36 ]

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="1541" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %k3 = phi i9 [ 0, %.preheader ], [ %k_3, %36 ]

]]></Node>
<StgValue><ssdm name="k3"/></StgValue>
</operation>

<operation id="1542" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond1 = icmp eq i9 %k3, -120

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="1543" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1544" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %k_3 = add i9 %k3, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1545" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %37, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1546" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="4" op_0_bw="9">
<![CDATA[
:2  %tmp_223 = trunc i9 %k3 to i4

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1547" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_28 = add i9 %inneridx_1_cast_mid2_1, %k3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1548" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %arrayNo_trunc5 = add i4 %tmp_223, %tmp_311_mid2

]]></Node>
<StgValue><ssdm name="arrayNo_trunc5"/></StgValue>
</operation>

<operation id="1549" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex13 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %tmp_28, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="1550" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="5">
<![CDATA[
:7  %newIndex14_cast = zext i5 %newIndex13 to i64

]]></Node>
<StgValue><ssdm name="newIndex14_cast"/></StgValue>
</operation>

<operation id="1551" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dropout_5_output_arr_32 = getelementptr [49 x float]* %dropout_5_output_arr, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_32"/></StgValue>
</operation>

<operation id="1552" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="6">
<![CDATA[
:9  %dropout_5_output_arr_33 = load float* %dropout_5_output_arr_32, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_33"/></StgValue>
</operation>

<operation id="1553" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dropout_5_output_arr_34 = getelementptr [49 x float]* %dropout_5_output_arr_1, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_34"/></StgValue>
</operation>

<operation id="1554" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="6">
<![CDATA[
:11  %dropout_5_output_arr_35 = load float* %dropout_5_output_arr_34, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_35"/></StgValue>
</operation>

<operation id="1555" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %dropout_5_output_arr_36 = getelementptr [49 x float]* %dropout_5_output_arr_2, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_36"/></StgValue>
</operation>

<operation id="1556" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="6">
<![CDATA[
:13  %dropout_5_output_arr_37 = load float* %dropout_5_output_arr_36, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_37"/></StgValue>
</operation>

<operation id="1557" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %dropout_5_output_arr_38 = getelementptr [49 x float]* %dropout_5_output_arr_3, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_38"/></StgValue>
</operation>

<operation id="1558" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="6">
<![CDATA[
:15  %dropout_5_output_arr_39 = load float* %dropout_5_output_arr_38, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_39"/></StgValue>
</operation>

<operation id="1559" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %dropout_5_output_arr_40 = getelementptr [49 x float]* %dropout_5_output_arr_4, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_40"/></StgValue>
</operation>

<operation id="1560" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="6">
<![CDATA[
:17  %dropout_5_output_arr_41 = load float* %dropout_5_output_arr_40, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_41"/></StgValue>
</operation>

<operation id="1561" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %dropout_5_output_arr_42 = getelementptr [49 x float]* %dropout_5_output_arr_5, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_42"/></StgValue>
</operation>

<operation id="1562" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="6">
<![CDATA[
:19  %dropout_5_output_arr_43 = load float* %dropout_5_output_arr_42, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_43"/></StgValue>
</operation>

<operation id="1563" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %dropout_5_output_arr_44 = getelementptr [49 x float]* %dropout_5_output_arr_6, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_44"/></StgValue>
</operation>

<operation id="1564" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="6">
<![CDATA[
:21  %dropout_5_output_arr_45 = load float* %dropout_5_output_arr_44, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_45"/></StgValue>
</operation>

<operation id="1565" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %dropout_5_output_arr_46 = getelementptr [49 x float]* %dropout_5_output_arr_7, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_46"/></StgValue>
</operation>

<operation id="1566" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="6">
<![CDATA[
:23  %dropout_5_output_arr_47 = load float* %dropout_5_output_arr_46, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_47"/></StgValue>
</operation>

<operation id="1567" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %dropout_5_output_arr_48 = getelementptr [49 x float]* %dropout_5_output_arr_8, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_48"/></StgValue>
</operation>

<operation id="1568" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="6">
<![CDATA[
:25  %dropout_5_output_arr_49 = load float* %dropout_5_output_arr_48, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_49"/></StgValue>
</operation>

<operation id="1569" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %dropout_5_output_arr_50 = getelementptr [49 x float]* %dropout_5_output_arr_9, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_50"/></StgValue>
</operation>

<operation id="1570" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="6">
<![CDATA[
:27  %dropout_5_output_arr_51 = load float* %dropout_5_output_arr_50, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_51"/></StgValue>
</operation>

<operation id="1571" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dropout_5_output_arr_52 = getelementptr [49 x float]* %dropout_5_output_arr_10, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_52"/></StgValue>
</operation>

<operation id="1572" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="6">
<![CDATA[
:29  %dropout_5_output_arr_53 = load float* %dropout_5_output_arr_52, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_53"/></StgValue>
</operation>

<operation id="1573" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %dropout_5_output_arr_54 = getelementptr [49 x float]* %dropout_5_output_arr_11, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_54"/></StgValue>
</operation>

<operation id="1574" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="6">
<![CDATA[
:31  %dropout_5_output_arr_55 = load float* %dropout_5_output_arr_54, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_55"/></StgValue>
</operation>

<operation id="1575" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %dropout_5_output_arr_56 = getelementptr [49 x float]* %dropout_5_output_arr_12, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_56"/></StgValue>
</operation>

<operation id="1576" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="6">
<![CDATA[
:33  %dropout_5_output_arr_57 = load float* %dropout_5_output_arr_56, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_57"/></StgValue>
</operation>

<operation id="1577" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %dropout_5_output_arr_58 = getelementptr [49 x float]* %dropout_5_output_arr_13, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_58"/></StgValue>
</operation>

<operation id="1578" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="6">
<![CDATA[
:35  %dropout_5_output_arr_59 = load float* %dropout_5_output_arr_58, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_59"/></StgValue>
</operation>

<operation id="1579" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %dropout_5_output_arr_60 = getelementptr [49 x float]* %dropout_5_output_arr_14, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_60"/></StgValue>
</operation>

<operation id="1580" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="6">
<![CDATA[
:37  %dropout_5_output_arr_61 = load float* %dropout_5_output_arr_60, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_61"/></StgValue>
</operation>

<operation id="1581" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %dropout_5_output_arr_62 = getelementptr [49 x float]* %dropout_5_output_arr_15, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_62"/></StgValue>
</operation>

<operation id="1582" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="6">
<![CDATA[
:39  %dropout_5_output_arr_63 = load float* %dropout_5_output_arr_62, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_63"/></StgValue>
</operation>

<operation id="1583" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:41  %p_shl4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %k3, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="1584" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:42  %p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %k3, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="1585" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:43  %tmp1 = add i10 %p_shl5, %j3_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1586" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="12" op_0_bw="10">
<![CDATA[
:44  %tmp69_cast = zext i10 %tmp1 to i12

]]></Node>
<StgValue><ssdm name="tmp69_cast"/></StgValue>
</operation>

<operation id="1587" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:45  %tmp_30 = add i12 %tmp69_cast, %p_shl4

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1588" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="12">
<![CDATA[
:46  %tmp_30_cast = zext i12 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="1589" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %dense_8_kernel_array_1 = getelementptr [614656 x float]* @dense_8_kernel_array, i64 0, i64 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="dense_8_kernel_array_1"/></StgValue>
</operation>

<operation id="1590" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="20">
<![CDATA[
:48  %dense_8_kernel_array_2 = load float* %dense_8_kernel_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_8_kernel_array_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1591" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="4">
<![CDATA[
:5  %arrayNo5 = zext i4 %arrayNo_trunc5 to i64

]]></Node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="1592" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="6">
<![CDATA[
:9  %dropout_5_output_arr_33 = load float* %dropout_5_output_arr_32, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_33"/></StgValue>
</operation>

<operation id="1593" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="6">
<![CDATA[
:11  %dropout_5_output_arr_35 = load float* %dropout_5_output_arr_34, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_35"/></StgValue>
</operation>

<operation id="1594" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="6">
<![CDATA[
:13  %dropout_5_output_arr_37 = load float* %dropout_5_output_arr_36, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_37"/></StgValue>
</operation>

<operation id="1595" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="6">
<![CDATA[
:15  %dropout_5_output_arr_39 = load float* %dropout_5_output_arr_38, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_39"/></StgValue>
</operation>

<operation id="1596" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="6">
<![CDATA[
:17  %dropout_5_output_arr_41 = load float* %dropout_5_output_arr_40, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_41"/></StgValue>
</operation>

<operation id="1597" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="6">
<![CDATA[
:19  %dropout_5_output_arr_43 = load float* %dropout_5_output_arr_42, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_43"/></StgValue>
</operation>

<operation id="1598" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="6">
<![CDATA[
:21  %dropout_5_output_arr_45 = load float* %dropout_5_output_arr_44, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_45"/></StgValue>
</operation>

<operation id="1599" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="6">
<![CDATA[
:23  %dropout_5_output_arr_47 = load float* %dropout_5_output_arr_46, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_47"/></StgValue>
</operation>

<operation id="1600" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="6">
<![CDATA[
:25  %dropout_5_output_arr_49 = load float* %dropout_5_output_arr_48, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_49"/></StgValue>
</operation>

<operation id="1601" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="6">
<![CDATA[
:27  %dropout_5_output_arr_51 = load float* %dropout_5_output_arr_50, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_51"/></StgValue>
</operation>

<operation id="1602" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="6">
<![CDATA[
:29  %dropout_5_output_arr_53 = load float* %dropout_5_output_arr_52, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_53"/></StgValue>
</operation>

<operation id="1603" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="6">
<![CDATA[
:31  %dropout_5_output_arr_55 = load float* %dropout_5_output_arr_54, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_55"/></StgValue>
</operation>

<operation id="1604" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="6">
<![CDATA[
:33  %dropout_5_output_arr_57 = load float* %dropout_5_output_arr_56, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_57"/></StgValue>
</operation>

<operation id="1605" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="6">
<![CDATA[
:35  %dropout_5_output_arr_59 = load float* %dropout_5_output_arr_58, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_59"/></StgValue>
</operation>

<operation id="1606" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="6">
<![CDATA[
:37  %dropout_5_output_arr_61 = load float* %dropout_5_output_arr_60, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_61"/></StgValue>
</operation>

<operation id="1607" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="6">
<![CDATA[
:39  %dropout_5_output_arr_63 = load float* %dropout_5_output_arr_62, align 4

]]></Node>
<StgValue><ssdm name="dropout_5_output_arr_63"/></StgValue>
</operation>

<operation id="1608" st_id="58" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
:40  %tmp_224 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dropout_5_output_arr_33, float %dropout_5_output_arr_35, float %dropout_5_output_arr_37, float %dropout_5_output_arr_39, float %dropout_5_output_arr_41, float %dropout_5_output_arr_43, float %dropout_5_output_arr_45, float %dropout_5_output_arr_47, float %dropout_5_output_arr_49, float %dropout_5_output_arr_51, float %dropout_5_output_arr_53, float %dropout_5_output_arr_55, float %dropout_5_output_arr_57, float %dropout_5_output_arr_59, float %dropout_5_output_arr_61, float %dropout_5_output_arr_63, i64 %arrayNo5)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1609" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="20">
<![CDATA[
:48  %dense_8_kernel_array_2 = load float* %dense_8_kernel_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_8_kernel_array_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1610" st_id="59" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_31 = fmul float %tmp_224, %dense_8_kernel_array_2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1611" st_id="60" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_31 = fmul float %tmp_224, %dense_8_kernel_array_2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1612" st_id="61" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_7 = fadd float %sum7, %tmp_31

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1613" st_id="62" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_7 = fadd float %sum7, %tmp_31

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1614" st_id="63" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_7 = fadd float %sum7, %tmp_31

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1615" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1616" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1617" st_id="64" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_7 = fadd float %sum7, %tmp_31

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1618" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:51  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1619" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1620" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_8_bias_array_a = getelementptr [784 x float]* @dense_8_bias_array, i64 0, i64 %j3_cast1

]]></Node>
<StgValue><ssdm name="dense_8_bias_array_a"/></StgValue>
</operation>

<operation id="1621" st_id="65" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_8_bias_array_l = load float* %dense_8_bias_array_a, align 4

]]></Node>
<StgValue><ssdm name="dense_8_bias_array_l"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1622" st_id="66" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_8_bias_array_l = load float* %dense_8_bias_array_a, align 4

]]></Node>
<StgValue><ssdm name="dense_8_bias_array_l"/></StgValue>
</operation>

<operation id="1623" st_id="66" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_6 = fadd float %sum7, %dense_8_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1624" st_id="67" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_6 = fadd float %sum7, %dense_8_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1625" st_id="68" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_6 = fadd float %sum7, %dense_8_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1626" st_id="69" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_6 = fadd float %sum7, %dense_8_bias_array_l

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1627" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:3  switch i4 %j3_mid2, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp><literal name="j3_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0  store float %sum_6, float* %dense_8_output_array_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp><literal name="j3_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="j3_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0  store float %sum_6, float* %dense_8_output_array_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="j3_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="j3_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0  store float %sum_6, float* %dense_8_output_array_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="j3_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1634" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp><literal name="j3_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0  store float %sum_6, float* %dense_8_output_array_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp><literal name="j3_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="j3_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:0  store float %sum_6, float* %dense_8_output_array_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="j3_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp><literal name="j3_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:0  store float %sum_6, float* %dense_8_output_array_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp><literal name="j3_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="j3_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:0  store float %sum_6, float* %dense_8_output_array_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1641" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="j3_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1642" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="j3_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float %sum_6, float* %dense_8_output_array_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="j3_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="j3_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float %sum_6, float* %dense_8_output_array_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="j3_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1646" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp><and_exp><literal name="j3_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float %sum_6, float* %dense_8_output_array_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp><and_exp><literal name="j3_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp><literal name="j3_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float %sum_6, float* %dense_8_output_array_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1649" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp><literal name="j3_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1650" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp><literal name="j3_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:0  store float %sum_6, float* %dense_8_output_array_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1651" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp><literal name="j3_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1652" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp><literal name="j3_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:0  store float %sum_6, float* %dense_8_output_array_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp><literal name="j3_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="j3_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store float %sum_6, float* %dense_8_output_array_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="j3_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp><literal name="j3_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store float %sum_6, float* %dense_8_output_array_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1657" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp><literal name="j3_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1658" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="j3_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0  store float %sum_6, float* %dense_8_output_array_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="j3_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1660" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %j_3 = add i4 %j3_mid2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="1661" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1662" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader26.0:0  %i_11 = phi i64 [ %i_28_3, %_ifconv42 ], [ 0, %.preheader26.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="1663" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader26.0:1  %exitcond = icmp eq i64 %i_11, 10

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1664" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26.0:2  br i1 %exitcond, label %.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1665" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_11, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="1666" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:3  %newIndex13_cast = zext i7 %newIndex12 to i64

]]></Node>
<StgValue><ssdm name="newIndex13_cast"/></StgValue>
</operation>

<operation id="1667" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %dense_8_output_array_48 = getelementptr [49 x float]* %dense_8_output_array_0, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_48"/></StgValue>
</operation>

<operation id="1668" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:5  %dense_8_output_array_49 = load float* %dense_8_output_array_48, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_49"/></StgValue>
</operation>

<operation id="1669" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23  %dense_8_output_array_50 = getelementptr [49 x float]* %dense_8_output_array_1, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_50"/></StgValue>
</operation>

<operation id="1670" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:24  %dense_8_output_array_51 = load float* %dense_8_output_array_50, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_51"/></StgValue>
</operation>

<operation id="1671" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %i_28_s = or i64 %i_11, 2

]]></Node>
<StgValue><ssdm name="i_28_s"/></StgValue>
</operation>

<operation id="1672" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %exitcond_2 = icmp eq i64 %i_28_s, 10

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="1673" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:43  br i1 %exitcond_2, label %.loopexit, label %_ifconv8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:0  %dense_8_output_array_52 = getelementptr [49 x float]* %dense_8_output_array_2, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_52"/></StgValue>
</operation>

<operation id="1675" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:1  %dense_8_output_array_53 = load float* %dense_8_output_array_52, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_53"/></StgValue>
</operation>

<operation id="1676" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:18  %dense_8_output_array_54 = getelementptr [49 x float]* %dense_8_output_array_3, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_54"/></StgValue>
</operation>

<operation id="1677" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:19  %dense_8_output_array_55 = load float* %dense_8_output_array_54, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_55"/></StgValue>
</operation>

<operation id="1678" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:36  %dense_8_output_array_56 = getelementptr [49 x float]* %dense_8_output_array_4, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_56"/></StgValue>
</operation>

<operation id="1679" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:37  %dense_8_output_array_57 = load float* %dense_8_output_array_56, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_57"/></StgValue>
</operation>

<operation id="1680" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:54  %dense_8_output_array_58 = getelementptr [49 x float]* %dense_8_output_array_5, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_58"/></StgValue>
</operation>

<operation id="1681" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:55  %dense_8_output_array_59 = load float* %dense_8_output_array_58, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_59"/></StgValue>
</operation>

<operation id="1682" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:72  %dense_8_output_array_60 = getelementptr [49 x float]* %dense_8_output_array_6, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_60"/></StgValue>
</operation>

<operation id="1683" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:73  %dense_8_output_array_61 = load float* %dense_8_output_array_60, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_61"/></StgValue>
</operation>

<operation id="1684" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:90  %dense_8_output_array_62 = getelementptr [49 x float]* %dense_8_output_array_7, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_62"/></StgValue>
</operation>

<operation id="1685" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:91  %dense_8_output_array_63 = load float* %dense_8_output_array_62, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_63"/></StgValue>
</operation>

<operation id="1686" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv8:108  %i_28_1 = or i64 %i_11, 8

]]></Node>
<StgValue><ssdm name="i_28_1"/></StgValue>
</operation>

<operation id="1687" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv8:109  %exitcond_8 = icmp eq i64 %i_28_1, 10

]]></Node>
<StgValue><ssdm name="exitcond_8"/></StgValue>
</operation>

<operation id="1688" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv8:110  br i1 %exitcond_8, label %.loopexit, label %_ifconv33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv33:0  %dense_8_output_array_64 = getelementptr [49 x float]* %dense_8_output_array_8, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_64"/></StgValue>
</operation>

<operation id="1690" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="6">
<![CDATA[
_ifconv33:1  %dense_8_output_array_65 = load float* %dense_8_output_array_64, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_65"/></StgValue>
</operation>

<operation id="1691" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv33:18  %dense_8_output_array_66 = getelementptr [49 x float]* %dense_8_output_array_9, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_66"/></StgValue>
</operation>

<operation id="1692" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="6">
<![CDATA[
_ifconv33:19  %dense_8_output_array_67 = load float* %dense_8_output_array_66, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_67"/></StgValue>
</operation>

<operation id="1693" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv33:36  %i_28_2 = or i64 %i_11, 10

]]></Node>
<StgValue><ssdm name="i_28_2"/></StgValue>
</operation>

<operation id="1694" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv33:37  %exitcond_s = icmp eq i64 %i_28_2, 10

]]></Node>
<StgValue><ssdm name="exitcond_s"/></StgValue>
</operation>

<operation id="1695" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv33:38  br i1 %exitcond_s, label %.loopexit, label %_ifconv42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv42:0  %dense_8_output_array_68 = getelementptr [49 x float]* %dense_8_output_array_10, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_68"/></StgValue>
</operation>

<operation id="1697" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:1  %dense_8_output_array_69 = load float* %dense_8_output_array_68, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_69"/></StgValue>
</operation>

<operation id="1698" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv42:18  %dense_8_output_array_70 = getelementptr [49 x float]* %dense_8_output_array_11, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_70"/></StgValue>
</operation>

<operation id="1699" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:19  %dense_8_output_array_71 = load float* %dense_8_output_array_70, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_71"/></StgValue>
</operation>

<operation id="1700" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv42:36  %dense_8_output_array_72 = getelementptr [49 x float]* %dense_8_output_array_12, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_72"/></StgValue>
</operation>

<operation id="1701" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:37  %dense_8_output_array_73 = load float* %dense_8_output_array_72, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_73"/></StgValue>
</operation>

<operation id="1702" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv42:54  %dense_8_output_array_74 = getelementptr [49 x float]* %dense_8_output_array_13, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_74"/></StgValue>
</operation>

<operation id="1703" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:55  %dense_8_output_array_75 = load float* %dense_8_output_array_74, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_75"/></StgValue>
</operation>

<operation id="1704" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv42:72  %dense_8_output_array_76 = getelementptr [49 x float]* %dense_8_output_array_14, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_76"/></StgValue>
</operation>

<operation id="1705" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:73  %dense_8_output_array_77 = load float* %dense_8_output_array_76, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_77"/></StgValue>
</operation>

<operation id="1706" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv42:90  %dense_8_output_array_78 = getelementptr [49 x float]* %dense_8_output_array_15, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="dense_8_output_array_78"/></StgValue>
</operation>

<operation id="1707" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:91  %dense_8_output_array_79 = load float* %dense_8_output_array_78, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_79"/></StgValue>
</operation>

<operation id="1708" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv42:108  %i_28_3 = add i64 16, %i_11

]]></Node>
<StgValue><ssdm name="i_28_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1709" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:5  %dense_8_output_array_49 = load float* %dense_8_output_array_48, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_49"/></StgValue>
</operation>

<operation id="1710" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:24  %dense_8_output_array_51 = load float* %dense_8_output_array_50, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_51"/></StgValue>
</operation>

<operation id="1711" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:1  %dense_8_output_array_53 = load float* %dense_8_output_array_52, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_53"/></StgValue>
</operation>

<operation id="1712" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:19  %dense_8_output_array_55 = load float* %dense_8_output_array_54, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_55"/></StgValue>
</operation>

<operation id="1713" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:37  %dense_8_output_array_57 = load float* %dense_8_output_array_56, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_57"/></StgValue>
</operation>

<operation id="1714" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:55  %dense_8_output_array_59 = load float* %dense_8_output_array_58, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_59"/></StgValue>
</operation>

<operation id="1715" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:73  %dense_8_output_array_61 = load float* %dense_8_output_array_60, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_61"/></StgValue>
</operation>

<operation id="1716" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:91  %dense_8_output_array_63 = load float* %dense_8_output_array_62, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_63"/></StgValue>
</operation>

<operation id="1717" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="6">
<![CDATA[
_ifconv33:1  %dense_8_output_array_65 = load float* %dense_8_output_array_64, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_65"/></StgValue>
</operation>

<operation id="1718" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="6">
<![CDATA[
_ifconv33:19  %dense_8_output_array_67 = load float* %dense_8_output_array_66, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_67"/></StgValue>
</operation>

<operation id="1719" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:1  %dense_8_output_array_69 = load float* %dense_8_output_array_68, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_69"/></StgValue>
</operation>

<operation id="1720" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:19  %dense_8_output_array_71 = load float* %dense_8_output_array_70, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_71"/></StgValue>
</operation>

<operation id="1721" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:37  %dense_8_output_array_73 = load float* %dense_8_output_array_72, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_73"/></StgValue>
</operation>

<operation id="1722" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:55  %dense_8_output_array_75 = load float* %dense_8_output_array_74, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_75"/></StgValue>
</operation>

<operation id="1723" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:73  %dense_8_output_array_77 = load float* %dense_8_output_array_76, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_77"/></StgValue>
</operation>

<operation id="1724" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="6">
<![CDATA[
_ifconv42:91  %dense_8_output_array_79 = load float* %dense_8_output_array_78, align 4

]]></Node>
<StgValue><ssdm name="dense_8_output_array_79"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1725" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:6  %p_to_int16 = bitcast float %dense_8_output_array_49 to i32

]]></Node>
<StgValue><ssdm name="p_to_int16"/></StgValue>
</operation>

<operation id="1726" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %tmp_209 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int16, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1727" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:8  %tmp_210 = trunc i32 %p_to_int16 to i23

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1728" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %notlhs32 = icmp ne i8 %tmp_209, -1

]]></Node>
<StgValue><ssdm name="notlhs32"/></StgValue>
</operation>

<operation id="1729" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:10  %notrhs32 = icmp eq i23 %tmp_210, 0

]]></Node>
<StgValue><ssdm name="notrhs32"/></StgValue>
</operation>

<operation id="1730" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp_211 = or i1 %notrhs32, %notlhs32

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1731" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_212 = fcmp ole float %dense_8_output_array_49, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1732" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_214 = fcmp oge float %dense_8_output_array_49, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1733" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_99 = fmul float %dense_8_output_array_49, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1734" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:25  %p_to_int17 = bitcast float %dense_8_output_array_51 to i32

]]></Node>
<StgValue><ssdm name="p_to_int17"/></StgValue>
</operation>

<operation id="1735" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_216 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int17, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1736" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:27  %tmp_217 = trunc i32 %p_to_int17 to i23

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1737" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:28  %notlhs33 = icmp ne i8 %tmp_216, -1

]]></Node>
<StgValue><ssdm name="notlhs33"/></StgValue>
</operation>

<operation id="1738" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:29  %notrhs33 = icmp eq i23 %tmp_217, 0

]]></Node>
<StgValue><ssdm name="notrhs33"/></StgValue>
</operation>

<operation id="1739" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %tmp_218 = or i1 %notrhs33, %notlhs33

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1740" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_219 = fcmp ole float %dense_8_output_array_51, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1741" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %tmp_221 = fcmp oge float %dense_8_output_array_51, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1742" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_26_1 = fmul float %dense_8_output_array_51, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="1743" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:2  %p_to_int18 = bitcast float %dense_8_output_array_53 to i32

]]></Node>
<StgValue><ssdm name="p_to_int18"/></StgValue>
</operation>

<operation id="1744" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:3  %tmp_225 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int18, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1745" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:4  %tmp_226 = trunc i32 %p_to_int18 to i23

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1746" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:5  %notlhs34 = icmp ne i8 %tmp_225, -1

]]></Node>
<StgValue><ssdm name="notlhs34"/></StgValue>
</operation>

<operation id="1747" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:6  %notrhs34 = icmp eq i23 %tmp_226, 0

]]></Node>
<StgValue><ssdm name="notrhs34"/></StgValue>
</operation>

<operation id="1748" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:7  %tmp_227 = or i1 %notrhs34, %notlhs34

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1749" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:8  %tmp_228 = fcmp ole float %dense_8_output_array_53, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1750" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:10  %tmp_230 = fcmp oge float %dense_8_output_array_53, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1751" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:12  %tmp_26_2 = fmul float %dense_8_output_array_53, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_2"/></StgValue>
</operation>

<operation id="1752" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:20  %p_to_int19 = bitcast float %dense_8_output_array_55 to i32

]]></Node>
<StgValue><ssdm name="p_to_int19"/></StgValue>
</operation>

<operation id="1753" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:21  %tmp_232 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int19, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1754" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:22  %tmp_233 = trunc i32 %p_to_int19 to i23

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1755" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:23  %notlhs35 = icmp ne i8 %tmp_232, -1

]]></Node>
<StgValue><ssdm name="notlhs35"/></StgValue>
</operation>

<operation id="1756" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:24  %notrhs35 = icmp eq i23 %tmp_233, 0

]]></Node>
<StgValue><ssdm name="notrhs35"/></StgValue>
</operation>

<operation id="1757" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:25  %tmp_234 = or i1 %notrhs35, %notlhs35

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1758" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:26  %tmp_235 = fcmp ole float %dense_8_output_array_55, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1759" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:28  %tmp_237 = fcmp oge float %dense_8_output_array_55, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1760" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:30  %tmp_26_3 = fmul float %dense_8_output_array_55, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_3"/></StgValue>
</operation>

<operation id="1761" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:38  %p_to_int20 = bitcast float %dense_8_output_array_57 to i32

]]></Node>
<StgValue><ssdm name="p_to_int20"/></StgValue>
</operation>

<operation id="1762" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:39  %tmp_239 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int20, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1763" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:40  %tmp_240 = trunc i32 %p_to_int20 to i23

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1764" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:41  %notlhs36 = icmp ne i8 %tmp_239, -1

]]></Node>
<StgValue><ssdm name="notlhs36"/></StgValue>
</operation>

<operation id="1765" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:42  %notrhs36 = icmp eq i23 %tmp_240, 0

]]></Node>
<StgValue><ssdm name="notrhs36"/></StgValue>
</operation>

<operation id="1766" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:43  %tmp_241 = or i1 %notrhs36, %notlhs36

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1767" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:44  %tmp_242 = fcmp ole float %dense_8_output_array_57, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1768" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:46  %tmp_244 = fcmp oge float %dense_8_output_array_57, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1769" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:48  %tmp_26_4 = fmul float %dense_8_output_array_57, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_4"/></StgValue>
</operation>

<operation id="1770" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:56  %p_to_int21 = bitcast float %dense_8_output_array_59 to i32

]]></Node>
<StgValue><ssdm name="p_to_int21"/></StgValue>
</operation>

<operation id="1771" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:57  %tmp_246 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int21, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1772" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:58  %tmp_247 = trunc i32 %p_to_int21 to i23

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1773" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:59  %notlhs37 = icmp ne i8 %tmp_246, -1

]]></Node>
<StgValue><ssdm name="notlhs37"/></StgValue>
</operation>

<operation id="1774" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:60  %notrhs37 = icmp eq i23 %tmp_247, 0

]]></Node>
<StgValue><ssdm name="notrhs37"/></StgValue>
</operation>

<operation id="1775" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:61  %tmp_248 = or i1 %notrhs37, %notlhs37

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1776" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:62  %tmp_249 = fcmp ole float %dense_8_output_array_59, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1777" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:64  %tmp_251 = fcmp oge float %dense_8_output_array_59, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1778" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:66  %tmp_26_5 = fmul float %dense_8_output_array_59, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_5"/></StgValue>
</operation>

<operation id="1779" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:74  %p_to_int22 = bitcast float %dense_8_output_array_61 to i32

]]></Node>
<StgValue><ssdm name="p_to_int22"/></StgValue>
</operation>

<operation id="1780" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:75  %tmp_253 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int22, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1781" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:76  %tmp_254 = trunc i32 %p_to_int22 to i23

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1782" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:77  %notlhs38 = icmp ne i8 %tmp_253, -1

]]></Node>
<StgValue><ssdm name="notlhs38"/></StgValue>
</operation>

<operation id="1783" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:78  %notrhs38 = icmp eq i23 %tmp_254, 0

]]></Node>
<StgValue><ssdm name="notrhs38"/></StgValue>
</operation>

<operation id="1784" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:79  %tmp_255 = or i1 %notrhs38, %notlhs38

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1785" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:80  %tmp_256 = fcmp ole float %dense_8_output_array_61, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1786" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:82  %tmp_258 = fcmp oge float %dense_8_output_array_61, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1787" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:84  %tmp_26_6 = fmul float %dense_8_output_array_61, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_6"/></StgValue>
</operation>

<operation id="1788" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:92  %p_to_int23 = bitcast float %dense_8_output_array_63 to i32

]]></Node>
<StgValue><ssdm name="p_to_int23"/></StgValue>
</operation>

<operation id="1789" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:93  %tmp_260 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1790" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:94  %tmp_261 = trunc i32 %p_to_int23 to i23

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1791" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:95  %notlhs39 = icmp ne i8 %tmp_260, -1

]]></Node>
<StgValue><ssdm name="notlhs39"/></StgValue>
</operation>

<operation id="1792" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:96  %notrhs39 = icmp eq i23 %tmp_261, 0

]]></Node>
<StgValue><ssdm name="notrhs39"/></StgValue>
</operation>

<operation id="1793" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:97  %tmp_262 = or i1 %notrhs39, %notlhs39

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1794" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:98  %tmp_263 = fcmp ole float %dense_8_output_array_63, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1795" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:100  %tmp_265 = fcmp oge float %dense_8_output_array_63, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1796" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:102  %tmp_26_7 = fmul float %dense_8_output_array_63, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_7"/></StgValue>
</operation>

<operation id="1797" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32">
<![CDATA[
_ifconv33:2  %p_to_int24 = bitcast float %dense_8_output_array_65 to i32

]]></Node>
<StgValue><ssdm name="p_to_int24"/></StgValue>
</operation>

<operation id="1798" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv33:3  %tmp_267 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1799" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="23" op_0_bw="32">
<![CDATA[
_ifconv33:4  %tmp_268 = trunc i32 %p_to_int24 to i23

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1800" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv33:5  %notlhs40 = icmp ne i8 %tmp_267, -1

]]></Node>
<StgValue><ssdm name="notlhs40"/></StgValue>
</operation>

<operation id="1801" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv33:6  %notrhs40 = icmp eq i23 %tmp_268, 0

]]></Node>
<StgValue><ssdm name="notrhs40"/></StgValue>
</operation>

<operation id="1802" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:7  %tmp_269 = or i1 %notrhs40, %notlhs40

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1803" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:8  %tmp_270 = fcmp ole float %dense_8_output_array_65, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1804" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:10  %tmp_272 = fcmp oge float %dense_8_output_array_65, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1805" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:12  %tmp_26_8 = fmul float %dense_8_output_array_65, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_8"/></StgValue>
</operation>

<operation id="1806" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32">
<![CDATA[
_ifconv33:20  %p_to_int25 = bitcast float %dense_8_output_array_67 to i32

]]></Node>
<StgValue><ssdm name="p_to_int25"/></StgValue>
</operation>

<operation id="1807" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv33:21  %tmp_274 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int25, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1808" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="23" op_0_bw="32">
<![CDATA[
_ifconv33:22  %tmp_275 = trunc i32 %p_to_int25 to i23

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1809" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv33:23  %notlhs41 = icmp ne i8 %tmp_274, -1

]]></Node>
<StgValue><ssdm name="notlhs41"/></StgValue>
</operation>

<operation id="1810" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv33:24  %notrhs41 = icmp eq i23 %tmp_275, 0

]]></Node>
<StgValue><ssdm name="notrhs41"/></StgValue>
</operation>

<operation id="1811" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:25  %tmp_276 = or i1 %notrhs41, %notlhs41

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1812" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:26  %tmp_277 = fcmp ole float %dense_8_output_array_67, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1813" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:28  %tmp_279 = fcmp oge float %dense_8_output_array_67, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1814" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:30  %tmp_26_9 = fmul float %dense_8_output_array_67, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_9"/></StgValue>
</operation>

<operation id="1815" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32">
<![CDATA[
_ifconv42:2  %p_to_int26 = bitcast float %dense_8_output_array_69 to i32

]]></Node>
<StgValue><ssdm name="p_to_int26"/></StgValue>
</operation>

<operation id="1816" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv42:3  %tmp_281 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int26, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1817" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="23" op_0_bw="32">
<![CDATA[
_ifconv42:4  %tmp_282 = trunc i32 %p_to_int26 to i23

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1818" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv42:5  %notlhs42 = icmp ne i8 %tmp_281, -1

]]></Node>
<StgValue><ssdm name="notlhs42"/></StgValue>
</operation>

<operation id="1819" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv42:6  %notrhs42 = icmp eq i23 %tmp_282, 0

]]></Node>
<StgValue><ssdm name="notrhs42"/></StgValue>
</operation>

<operation id="1820" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:7  %tmp_283 = or i1 %notrhs42, %notlhs42

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1821" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:8  %tmp_284 = fcmp ole float %dense_8_output_array_69, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1822" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:10  %tmp_286 = fcmp oge float %dense_8_output_array_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1823" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:12  %tmp_26_s = fmul float %dense_8_output_array_69, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_s"/></StgValue>
</operation>

<operation id="1824" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32">
<![CDATA[
_ifconv42:20  %p_to_int27 = bitcast float %dense_8_output_array_71 to i32

]]></Node>
<StgValue><ssdm name="p_to_int27"/></StgValue>
</operation>

<operation id="1825" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv42:21  %tmp_288 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int27, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1826" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="23" op_0_bw="32">
<![CDATA[
_ifconv42:22  %tmp_289 = trunc i32 %p_to_int27 to i23

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1827" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv42:23  %notlhs43 = icmp ne i8 %tmp_288, -1

]]></Node>
<StgValue><ssdm name="notlhs43"/></StgValue>
</operation>

<operation id="1828" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv42:24  %notrhs43 = icmp eq i23 %tmp_289, 0

]]></Node>
<StgValue><ssdm name="notrhs43"/></StgValue>
</operation>

<operation id="1829" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:25  %tmp_290 = or i1 %notrhs43, %notlhs43

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1830" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:26  %tmp_291 = fcmp ole float %dense_8_output_array_71, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1831" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:28  %tmp_293 = fcmp oge float %dense_8_output_array_71, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1832" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:30  %tmp_26_10 = fmul float %dense_8_output_array_71, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_10"/></StgValue>
</operation>

<operation id="1833" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32">
<![CDATA[
_ifconv42:38  %p_to_int28 = bitcast float %dense_8_output_array_73 to i32

]]></Node>
<StgValue><ssdm name="p_to_int28"/></StgValue>
</operation>

<operation id="1834" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv42:39  %tmp_295 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1835" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="23" op_0_bw="32">
<![CDATA[
_ifconv42:40  %tmp_296 = trunc i32 %p_to_int28 to i23

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1836" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv42:41  %notlhs44 = icmp ne i8 %tmp_295, -1

]]></Node>
<StgValue><ssdm name="notlhs44"/></StgValue>
</operation>

<operation id="1837" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv42:42  %notrhs44 = icmp eq i23 %tmp_296, 0

]]></Node>
<StgValue><ssdm name="notrhs44"/></StgValue>
</operation>

<operation id="1838" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:43  %tmp_297 = or i1 %notrhs44, %notlhs44

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1839" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:44  %tmp_298 = fcmp ole float %dense_8_output_array_73, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1840" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:46  %tmp_300 = fcmp oge float %dense_8_output_array_73, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1841" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:48  %tmp_26_11 = fmul float %dense_8_output_array_73, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_11"/></StgValue>
</operation>

<operation id="1842" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32">
<![CDATA[
_ifconv42:56  %p_to_int29 = bitcast float %dense_8_output_array_75 to i32

]]></Node>
<StgValue><ssdm name="p_to_int29"/></StgValue>
</operation>

<operation id="1843" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv42:57  %tmp_302 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1844" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="23" op_0_bw="32">
<![CDATA[
_ifconv42:58  %tmp_303 = trunc i32 %p_to_int29 to i23

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1845" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv42:59  %notlhs45 = icmp ne i8 %tmp_302, -1

]]></Node>
<StgValue><ssdm name="notlhs45"/></StgValue>
</operation>

<operation id="1846" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv42:60  %notrhs45 = icmp eq i23 %tmp_303, 0

]]></Node>
<StgValue><ssdm name="notrhs45"/></StgValue>
</operation>

<operation id="1847" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:61  %tmp_304 = or i1 %notrhs45, %notlhs45

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1848" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:62  %tmp_305 = fcmp ole float %dense_8_output_array_75, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1849" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:64  %tmp_307 = fcmp oge float %dense_8_output_array_75, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1850" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:66  %tmp_26_12 = fmul float %dense_8_output_array_75, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_12"/></StgValue>
</operation>

<operation id="1851" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32">
<![CDATA[
_ifconv42:74  %p_to_int30 = bitcast float %dense_8_output_array_77 to i32

]]></Node>
<StgValue><ssdm name="p_to_int30"/></StgValue>
</operation>

<operation id="1852" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv42:75  %tmp_309 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int30, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1853" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="23" op_0_bw="32">
<![CDATA[
_ifconv42:76  %tmp_310 = trunc i32 %p_to_int30 to i23

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1854" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv42:77  %notlhs46 = icmp ne i8 %tmp_309, -1

]]></Node>
<StgValue><ssdm name="notlhs46"/></StgValue>
</operation>

<operation id="1855" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv42:78  %notrhs46 = icmp eq i23 %tmp_310, 0

]]></Node>
<StgValue><ssdm name="notrhs46"/></StgValue>
</operation>

<operation id="1856" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:79  %tmp_311 = or i1 %notrhs46, %notlhs46

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1857" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:80  %tmp_312 = fcmp ole float %dense_8_output_array_77, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1858" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:82  %tmp_314 = fcmp oge float %dense_8_output_array_77, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1859" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:84  %tmp_26_13 = fmul float %dense_8_output_array_77, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_13"/></StgValue>
</operation>

<operation id="1860" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32">
<![CDATA[
_ifconv42:92  %p_to_int31 = bitcast float %dense_8_output_array_79 to i32

]]></Node>
<StgValue><ssdm name="p_to_int31"/></StgValue>
</operation>

<operation id="1861" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv42:93  %tmp_316 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int31, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1862" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="23" op_0_bw="32">
<![CDATA[
_ifconv42:94  %tmp_317 = trunc i32 %p_to_int31 to i23

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1863" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv42:95  %notlhs47 = icmp ne i8 %tmp_316, -1

]]></Node>
<StgValue><ssdm name="notlhs47"/></StgValue>
</operation>

<operation id="1864" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv42:96  %notrhs47 = icmp eq i23 %tmp_317, 0

]]></Node>
<StgValue><ssdm name="notrhs47"/></StgValue>
</operation>

<operation id="1865" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:97  %tmp_318 = or i1 %notrhs47, %notlhs47

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1866" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:98  %tmp_319 = fcmp ole float %dense_8_output_array_79, -2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1867" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:100  %tmp_321 = fcmp oge float %dense_8_output_array_79, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1868" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:102  %tmp_26_14 = fmul float %dense_8_output_array_79, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1869" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_99 = fmul float %dense_8_output_array_49, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1870" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_26_1 = fmul float %dense_8_output_array_51, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="1871" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:12  %tmp_26_2 = fmul float %dense_8_output_array_53, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_2"/></StgValue>
</operation>

<operation id="1872" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:30  %tmp_26_3 = fmul float %dense_8_output_array_55, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_3"/></StgValue>
</operation>

<operation id="1873" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:48  %tmp_26_4 = fmul float %dense_8_output_array_57, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_4"/></StgValue>
</operation>

<operation id="1874" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:66  %tmp_26_5 = fmul float %dense_8_output_array_59, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_5"/></StgValue>
</operation>

<operation id="1875" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:84  %tmp_26_6 = fmul float %dense_8_output_array_61, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_6"/></StgValue>
</operation>

<operation id="1876" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:102  %tmp_26_7 = fmul float %dense_8_output_array_63, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_7"/></StgValue>
</operation>

<operation id="1877" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:12  %tmp_26_8 = fmul float %dense_8_output_array_65, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_8"/></StgValue>
</operation>

<operation id="1878" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:30  %tmp_26_9 = fmul float %dense_8_output_array_67, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_9"/></StgValue>
</operation>

<operation id="1879" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:12  %tmp_26_s = fmul float %dense_8_output_array_69, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_s"/></StgValue>
</operation>

<operation id="1880" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:30  %tmp_26_10 = fmul float %dense_8_output_array_71, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_10"/></StgValue>
</operation>

<operation id="1881" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:48  %tmp_26_11 = fmul float %dense_8_output_array_73, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_11"/></StgValue>
</operation>

<operation id="1882" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:66  %tmp_26_12 = fmul float %dense_8_output_array_75, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_12"/></StgValue>
</operation>

<operation id="1883" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:84  %tmp_26_13 = fmul float %dense_8_output_array_77, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_13"/></StgValue>
</operation>

<operation id="1884" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:102  %tmp_26_14 = fmul float %dense_8_output_array_79, 0x3FC99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_26_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1885" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_102 = fadd float %tmp_99, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1886" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="1887" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:13  %tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="1888" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:31  %tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="1889" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:49  %tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="1890" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:67  %tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="1891" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:85  %tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1892" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:103  %tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1893" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:13  %tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_8"/></StgValue>
</operation>

<operation id="1894" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:31  %tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_9"/></StgValue>
</operation>

<operation id="1895" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:13  %tmp_27_s = fadd float %tmp_26_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_s"/></StgValue>
</operation>

<operation id="1896" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:31  %tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_10"/></StgValue>
</operation>

<operation id="1897" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:49  %tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_11"/></StgValue>
</operation>

<operation id="1898" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:67  %tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_12"/></StgValue>
</operation>

<operation id="1899" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:85  %tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_13"/></StgValue>
</operation>

<operation id="1900" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:103  %tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1901" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_102 = fadd float %tmp_99, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1902" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="1903" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:13  %tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="1904" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:31  %tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="1905" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:49  %tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="1906" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:67  %tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="1907" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:85  %tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1908" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:103  %tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1909" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:13  %tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_8"/></StgValue>
</operation>

<operation id="1910" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:31  %tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_9"/></StgValue>
</operation>

<operation id="1911" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:13  %tmp_27_s = fadd float %tmp_26_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_s"/></StgValue>
</operation>

<operation id="1912" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:31  %tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_10"/></StgValue>
</operation>

<operation id="1913" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:49  %tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_11"/></StgValue>
</operation>

<operation id="1914" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:67  %tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_12"/></StgValue>
</operation>

<operation id="1915" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:85  %tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_13"/></StgValue>
</operation>

<operation id="1916" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:103  %tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1917" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_102 = fadd float %tmp_99, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1918" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="1919" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:13  %tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="1920" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:31  %tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="1921" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:49  %tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="1922" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:67  %tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="1923" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:85  %tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1924" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:103  %tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1925" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:13  %tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_8"/></StgValue>
</operation>

<operation id="1926" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:31  %tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_9"/></StgValue>
</operation>

<operation id="1927" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:13  %tmp_27_s = fadd float %tmp_26_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_s"/></StgValue>
</operation>

<operation id="1928" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:31  %tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_10"/></StgValue>
</operation>

<operation id="1929" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:49  %tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_11"/></StgValue>
</operation>

<operation id="1930" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:67  %tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_12"/></StgValue>
</operation>

<operation id="1931" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:85  %tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_13"/></StgValue>
</operation>

<operation id="1932" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:103  %tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1933" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1934" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1935" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %tmp_213 = and i1 %tmp_211, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1936" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %tmp_215 = and i1 %tmp_211, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1937" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_102 = fadd float %tmp_99, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1938" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %sel_tmp1 = select i1 %tmp_213, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="1939" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %sel_tmp2_demorgan = or i1 %tmp_213, %tmp_215

]]></Node>
<StgValue><ssdm name="sel_tmp2_demorgan"/></StgValue>
</operation>

<operation id="1940" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %storemerge = select i1 %sel_tmp2_demorgan, float %sel_tmp1, float %tmp_102

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="1941" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv:21  store float %storemerge, float* %dense_8_output_array_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:22  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1943" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %tmp_220 = and i1 %tmp_218, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1944" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %tmp_222 = and i1 %tmp_218, %tmp_221

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1945" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="1946" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %sel_tmp5 = select i1 %tmp_220, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="1947" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %sel_tmp6_demorgan = or i1 %tmp_220, %tmp_222

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="1948" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:39  %storemerge_1 = select i1 %sel_tmp6_demorgan, float %sel_tmp5, float %tmp_27_1

]]></Node>
<StgValue><ssdm name="storemerge_1"/></StgValue>
</operation>

<operation id="1949" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv:40  store float %storemerge_1, float* %dense_8_output_array_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1950" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:9  %tmp_229 = and i1 %tmp_227, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1951" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:11  %tmp_231 = and i1 %tmp_227, %tmp_230

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1952" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:13  %tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="1953" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:14  %sel_tmp = select i1 %tmp_229, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="1954" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:15  %sel_tmp11_demorgan = or i1 %tmp_229, %tmp_231

]]></Node>
<StgValue><ssdm name="sel_tmp11_demorgan"/></StgValue>
</operation>

<operation id="1955" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:16  %storemerge_2 = select i1 %sel_tmp11_demorgan, float %sel_tmp, float %tmp_27_2

]]></Node>
<StgValue><ssdm name="storemerge_2"/></StgValue>
</operation>

<operation id="1956" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv8:17  store float %storemerge_2, float* %dense_8_output_array_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:27  %tmp_236 = and i1 %tmp_234, %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1958" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:29  %tmp_238 = and i1 %tmp_234, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1959" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:31  %tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="1960" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:32  %sel_tmp2 = select i1 %tmp_236, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="1961" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:33  %sel_tmp15_demorgan = or i1 %tmp_236, %tmp_238

]]></Node>
<StgValue><ssdm name="sel_tmp15_demorgan"/></StgValue>
</operation>

<operation id="1962" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:34  %storemerge_3 = select i1 %sel_tmp15_demorgan, float %sel_tmp2, float %tmp_27_3

]]></Node>
<StgValue><ssdm name="storemerge_3"/></StgValue>
</operation>

<operation id="1963" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv8:35  store float %storemerge_3, float* %dense_8_output_array_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:45  %tmp_243 = and i1 %tmp_241, %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1965" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:47  %tmp_245 = and i1 %tmp_241, %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1966" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:49  %tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="1967" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:50  %sel_tmp3 = select i1 %tmp_243, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="1968" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:51  %sel_tmp19_demorgan = or i1 %tmp_243, %tmp_245

]]></Node>
<StgValue><ssdm name="sel_tmp19_demorgan"/></StgValue>
</operation>

<operation id="1969" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:52  %storemerge_4 = select i1 %sel_tmp19_demorgan, float %sel_tmp3, float %tmp_27_4

]]></Node>
<StgValue><ssdm name="storemerge_4"/></StgValue>
</operation>

<operation id="1970" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv8:53  store float %storemerge_4, float* %dense_8_output_array_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:63  %tmp_250 = and i1 %tmp_248, %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1972" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:65  %tmp_252 = and i1 %tmp_248, %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1973" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:67  %tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="1974" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:68  %sel_tmp4 = select i1 %tmp_250, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="1975" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:69  %sel_tmp23_demorgan = or i1 %tmp_250, %tmp_252

]]></Node>
<StgValue><ssdm name="sel_tmp23_demorgan"/></StgValue>
</operation>

<operation id="1976" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:70  %storemerge_5 = select i1 %sel_tmp23_demorgan, float %sel_tmp4, float %tmp_27_5

]]></Node>
<StgValue><ssdm name="storemerge_5"/></StgValue>
</operation>

<operation id="1977" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv8:71  store float %storemerge_5, float* %dense_8_output_array_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:81  %tmp_257 = and i1 %tmp_255, %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1979" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:83  %tmp_259 = and i1 %tmp_255, %tmp_258

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1980" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:85  %tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1981" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:86  %sel_tmp6 = select i1 %tmp_257, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="1982" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:87  %sel_tmp27_demorgan = or i1 %tmp_257, %tmp_259

]]></Node>
<StgValue><ssdm name="sel_tmp27_demorgan"/></StgValue>
</operation>

<operation id="1983" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:88  %storemerge_6 = select i1 %sel_tmp27_demorgan, float %sel_tmp6, float %tmp_27_6

]]></Node>
<StgValue><ssdm name="storemerge_6"/></StgValue>
</operation>

<operation id="1984" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv8:89  store float %storemerge_6, float* %dense_8_output_array_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:99  %tmp_264 = and i1 %tmp_262, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1986" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:101  %tmp_266 = and i1 %tmp_262, %tmp_265

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1987" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:103  %tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1988" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:104  %sel_tmp7 = select i1 %tmp_264, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="1989" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:105  %sel_tmp31_demorgan = or i1 %tmp_264, %tmp_266

]]></Node>
<StgValue><ssdm name="sel_tmp31_demorgan"/></StgValue>
</operation>

<operation id="1990" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:106  %storemerge_7 = select i1 %sel_tmp31_demorgan, float %sel_tmp7, float %tmp_27_7

]]></Node>
<StgValue><ssdm name="storemerge_7"/></StgValue>
</operation>

<operation id="1991" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv8:107  store float %storemerge_7, float* %dense_8_output_array_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:9  %tmp_271 = and i1 %tmp_269, %tmp_270

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1993" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:11  %tmp_273 = and i1 %tmp_269, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1994" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:13  %tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_8"/></StgValue>
</operation>

<operation id="1995" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv33:14  %sel_tmp8 = select i1 %tmp_271, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="1996" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:15  %sel_tmp36_demorgan = or i1 %tmp_271, %tmp_273

]]></Node>
<StgValue><ssdm name="sel_tmp36_demorgan"/></StgValue>
</operation>

<operation id="1997" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv33:16  %storemerge_8 = select i1 %sel_tmp36_demorgan, float %sel_tmp8, float %tmp_27_8

]]></Node>
<StgValue><ssdm name="storemerge_8"/></StgValue>
</operation>

<operation id="1998" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv33:17  store float %storemerge_8, float* %dense_8_output_array_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1999" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:27  %tmp_278 = and i1 %tmp_276, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2000" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:29  %tmp_280 = and i1 %tmp_276, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="2001" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv33:31  %tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_9"/></StgValue>
</operation>

<operation id="2002" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv33:32  %sel_tmp9 = select i1 %tmp_278, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="2003" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv33:33  %sel_tmp40_demorgan = or i1 %tmp_278, %tmp_280

]]></Node>
<StgValue><ssdm name="sel_tmp40_demorgan"/></StgValue>
</operation>

<operation id="2004" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv33:34  %storemerge_9 = select i1 %sel_tmp40_demorgan, float %sel_tmp9, float %tmp_27_9

]]></Node>
<StgValue><ssdm name="storemerge_9"/></StgValue>
</operation>

<operation id="2005" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv33:35  store float %storemerge_9, float* %dense_8_output_array_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:9  %tmp_285 = and i1 %tmp_283, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2007" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:11  %tmp_287 = and i1 %tmp_283, %tmp_286

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2008" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:13  %tmp_27_s = fadd float %tmp_26_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_s"/></StgValue>
</operation>

<operation id="2009" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:14  %sel_tmp10 = select i1 %tmp_285, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="2010" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:15  %sel_tmp45_demorgan = or i1 %tmp_285, %tmp_287

]]></Node>
<StgValue><ssdm name="sel_tmp45_demorgan"/></StgValue>
</operation>

<operation id="2011" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:16  %storemerge_s = select i1 %sel_tmp45_demorgan, float %sel_tmp10, float %tmp_27_s

]]></Node>
<StgValue><ssdm name="storemerge_s"/></StgValue>
</operation>

<operation id="2012" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv42:17  store float %storemerge_s, float* %dense_8_output_array_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:27  %tmp_292 = and i1 %tmp_290, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2014" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:29  %tmp_294 = and i1 %tmp_290, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2015" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:31  %tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_10"/></StgValue>
</operation>

<operation id="2016" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:32  %sel_tmp11 = select i1 %tmp_292, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="2017" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:33  %sel_tmp49_demorgan = or i1 %tmp_292, %tmp_294

]]></Node>
<StgValue><ssdm name="sel_tmp49_demorgan"/></StgValue>
</operation>

<operation id="2018" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:34  %storemerge_10 = select i1 %sel_tmp49_demorgan, float %sel_tmp11, float %tmp_27_10

]]></Node>
<StgValue><ssdm name="storemerge_10"/></StgValue>
</operation>

<operation id="2019" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv42:35  store float %storemerge_10, float* %dense_8_output_array_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:45  %tmp_299 = and i1 %tmp_297, %tmp_298

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2021" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:47  %tmp_301 = and i1 %tmp_297, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2022" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:49  %tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_11"/></StgValue>
</operation>

<operation id="2023" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:50  %sel_tmp12 = select i1 %tmp_299, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="2024" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:51  %sel_tmp53_demorgan = or i1 %tmp_299, %tmp_301

]]></Node>
<StgValue><ssdm name="sel_tmp53_demorgan"/></StgValue>
</operation>

<operation id="2025" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:52  %storemerge_11 = select i1 %sel_tmp53_demorgan, float %sel_tmp12, float %tmp_27_11

]]></Node>
<StgValue><ssdm name="storemerge_11"/></StgValue>
</operation>

<operation id="2026" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv42:53  store float %storemerge_11, float* %dense_8_output_array_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:63  %tmp_306 = and i1 %tmp_304, %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2028" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:65  %tmp_308 = and i1 %tmp_304, %tmp_307

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2029" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:67  %tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_12"/></StgValue>
</operation>

<operation id="2030" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:68  %sel_tmp13 = select i1 %tmp_306, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="2031" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:69  %sel_tmp57_demorgan = or i1 %tmp_306, %tmp_308

]]></Node>
<StgValue><ssdm name="sel_tmp57_demorgan"/></StgValue>
</operation>

<operation id="2032" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:70  %storemerge_12 = select i1 %sel_tmp57_demorgan, float %sel_tmp13, float %tmp_27_12

]]></Node>
<StgValue><ssdm name="storemerge_12"/></StgValue>
</operation>

<operation id="2033" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv42:71  store float %storemerge_12, float* %dense_8_output_array_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:81  %tmp_313 = and i1 %tmp_311, %tmp_312

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2035" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:83  %tmp_315 = and i1 %tmp_311, %tmp_314

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2036" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:85  %tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_13"/></StgValue>
</operation>

<operation id="2037" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:86  %sel_tmp14 = select i1 %tmp_313, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="2038" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:87  %sel_tmp61_demorgan = or i1 %tmp_313, %tmp_315

]]></Node>
<StgValue><ssdm name="sel_tmp61_demorgan"/></StgValue>
</operation>

<operation id="2039" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:88  %storemerge_13 = select i1 %sel_tmp61_demorgan, float %sel_tmp14, float %tmp_27_13

]]></Node>
<StgValue><ssdm name="storemerge_13"/></StgValue>
</operation>

<operation id="2040" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv42:89  store float %storemerge_13, float* %dense_8_output_array_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2041" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:99  %tmp_320 = and i1 %tmp_318, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2042" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:101  %tmp_322 = and i1 %tmp_318, %tmp_321

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2043" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv42:103  %tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27_14"/></StgValue>
</operation>

<operation id="2044" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:104  %sel_tmp15 = select i1 %tmp_320, float 0.000000e+00, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="2045" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv42:105  %sel_tmp65_demorgan = or i1 %tmp_320, %tmp_322

]]></Node>
<StgValue><ssdm name="sel_tmp65_demorgan"/></StgValue>
</operation>

<operation id="2046" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv42:106  %storemerge_14 = select i1 %sel_tmp65_demorgan, float %sel_tmp15, float %tmp_27_14

]]></Node>
<StgValue><ssdm name="storemerge_14"/></StgValue>
</operation>

<operation id="2047" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv42:107  store float %storemerge_14, float* %dense_8_output_array_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="exitcond_8" val="0"/>
<literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="0">
<![CDATA[
_ifconv42:109  br label %.preheader26.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2049" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
