Analysis & Elaboration report for scint_reader_top
Tue Sep  3 23:11:48 2013
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for fifo_32:inst|dcfifo:dcfifo_component
  6. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated
  7. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p
  8. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p
  9. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp
 10. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram
 11. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr
 12. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp
 13. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16
 14. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp
 15. Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18
 16. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component
 17. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated
 18. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p
 19. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p
 20. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp
 21. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram
 22. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr
 23. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp
 24. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16
 25. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp
 26. Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18
 27. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component
 28. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated
 29. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p
 30. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p
 31. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp
 32. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram
 33. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr
 34. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp
 35. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16
 36. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp
 37. Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18
 38. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component
 39. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated
 40. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p
 41. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p
 42. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp
 43. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram
 44. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr
 45. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp
 46. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16
 47. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp
 48. Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18
 49. Parameter Settings for User Entity Instance: fifo_32:inst|dcfifo:dcfifo_component
 50. Parameter Settings for User Entity Instance: fifo_32:inst1|dcfifo:dcfifo_component
 51. Parameter Settings for User Entity Instance: fifo_32:inst2|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: fifo_32:inst3|dcfifo:dcfifo_component
 53. dcfifo Parameter Settings by Entity Instance
 54. Analysis & Elaboration Settings
 55. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Sep  3 23:11:48 2013           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; scint_reader_top                                ;
; Top-level Entity Name              ; scint_reader_top                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |scint_reader_top|fifo_32:inst  ; /home/warren/projects/fpga/scint_reader/fifo_32.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |scint_reader_top|fifo_32:inst1 ; /home/warren/projects/fpga/scint_reader/fifo_32.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |scint_reader_top|fifo_32:inst2 ; /home/warren/projects/fpga/scint_reader/fifo_32.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |scint_reader_top|fifo_32:inst3 ; /home/warren/projects/fpga/scint_reader/fifo_32.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------+
; Assignment                      ; Value ; From ; To         ;
+---------------------------------+-------+------+------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -          ;
+---------------------------------+-------+------+------------+


+----------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------+
; Assignment                      ; Value ; From ; To                                    ;
+---------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                ;
+---------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                 ;
+---------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst1|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                 ;
+---------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst2|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                 ;
+---------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_32:inst3|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_32:inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------+
; Parameter Name          ; Value       ; Type                                      ;
+-------------------------+-------------+-------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                            ;
; LPM_WIDTH               ; 32          ; Signed Integer                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                   ;
; USE_EAB                 ; ON          ; Untyped                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                            ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                   ;
; CBXI_PARAMETER          ; dcfifo_klj1 ; Untyped                                   ;
+-------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_32:inst1|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                    ;
; USE_EAB                 ; ON          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_klj1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_32:inst2|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                    ;
; USE_EAB                 ; ON          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_klj1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_32:inst3|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                    ;
; USE_EAB                 ; ON          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_klj1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                       ;
+----------------------------+---------------------------------------+
; Name                       ; Value                                 ;
+----------------------------+---------------------------------------+
; Number of entity instances ; 4                                     ;
; Entity Instance            ; fifo_32:inst|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 32                                    ;
;     -- LPM_NUMWORDS        ; 128                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                   ;
;     -- USE_EAB             ; ON                                    ;
; Entity Instance            ; fifo_32:inst1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 32                                    ;
;     -- LPM_NUMWORDS        ; 128                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                   ;
;     -- USE_EAB             ; ON                                    ;
; Entity Instance            ; fifo_32:inst2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 32                                    ;
;     -- LPM_NUMWORDS        ; 128                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                   ;
;     -- USE_EAB             ; ON                                    ;
; Entity Instance            ; fifo_32:inst3|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 32                                    ;
;     -- LPM_NUMWORDS        ; 128                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                   ;
;     -- USE_EAB             ; ON                                    ;
+----------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; scint_reader_top   ; scint_reader_top   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep  3 23:11:37 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scint_reader -c scint_reader_top --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file simple_counter.v
    Info (12023): Found entity 1: simple_counter
Info (12021): Found 1 design units, including 1 entities, in source file nano_timer.v
    Info (12023): Found entity 1: nano_timer
Info (12021): Found 1 design units, including 1 entities, in source file timestamp_reg.v
    Info (12023): Found entity 1: timestamp_reg
Info (12021): Found 1 design units, including 1 entities, in source file fifo_32.v
    Info (12023): Found entity 1: fifo_32
Info (12021): Found 4 design units, including 4 entities, in source file event_trigger.v
    Info (12023): Found entity 1: FF
    Info (12023): Found entity 2: AND_1
    Info (12023): Found entity 3: NOT_1
    Info (12023): Found entity 4: event_trig
Info (12021): Found 1 design units, including 1 entities, in source file edge_trigger.bdf
    Info (12023): Found entity 1: edge_trigger
Warning (12125): Using design file scint_reader_top.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scint_reader_top
Info (12127): Elaborating entity "scint_reader_top" for the top level hierarchy
Info (12128): Elaborating entity "edge_trigger" for hierarchy "edge_trigger:inst4"
Info (12128): Elaborating entity "FF" for hierarchy "edge_trigger:inst4|FF:sig_ff"
Info (12128): Elaborating entity "fifo_32" for hierarchy "fifo_32:inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo_32:inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo_32:inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_klj1.tdf
    Info (12023): Found entity 1: dcfifo_klj1
Info (12128): Elaborating entity "dcfifo_klj1" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf
    Info (12023): Found entity 1: a_graycounter_f86
Info (12128): Elaborating entity "a_graycounter_f86" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_f86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf
    Info (12023): Found entity 1: a_graycounter_41c
Info (12128): Elaborating entity "a_graycounter_41c" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_41c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf
    Info (12023): Found entity 1: a_graycounter_31c
Info (12128): Elaborating entity "a_graycounter_31c" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_31c:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3nu.tdf
    Info (12023): Found entity 1: altsyncram_3nu
Info (12128): Elaborating entity "altsyncram_3nu" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_3nu:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info (12023): Found entity 1: dffpipe_c2e
Info (12128): Elaborating entity "dffpipe_c2e" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_c2e:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_6u7
Info (12128): Elaborating entity "alt_synch_pipe_6u7" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_6u7:rs_dgwp|dffpipe_0v8:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_7u7
Info (12128): Elaborating entity "alt_synch_pipe_7u7" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_7u7:ws_dgrp|dffpipe_1v8:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_s16.tdf
    Info (12023): Found entity 1: cmpr_s16
Info (12128): Elaborating entity "cmpr_s16" for hierarchy "fifo_32:inst|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|cmpr_s16:rdempty_eq_comp"
Info (12128): Elaborating entity "nano_timer" for hierarchy "nano_timer:nano_sec_timer"
Info: Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Tue Sep  3 23:11:48 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:06


