
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf8_17'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1547.13-1547.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1548.13-1548.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1549.16-1549.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1545.1-1551.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x5'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1667.13-1667.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1668.13-1668.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1669.16-1669.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1665.1-1671.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1793.13-1793.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1794.13-1794.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1795.13-1795.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1796.13-1796.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1797.13-1797.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1798.13-1798.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1799.13-1799.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1800.13-1800.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1801.16-1801.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1791.1-1803.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1925.13-1925.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1926.13-1926.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1927.13-1927.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1928.13-1928.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1929.13-1929.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1930.13-1930.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1931.13-1931.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1932.13-1932.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1933.16-1933.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1923.1-1935.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2057.13-2057.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2058.13-2058.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2059.13-2059.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2060.13-2060.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2061.13-2061.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2062.13-2062.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2063.13-2063.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2064.13-2064.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2065.16-2065.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2055.1-2067.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2188.13-2188.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2189.13-2189.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2190.13-2190.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2191.13-2191.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2192.13-2192.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2193.13-2193.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2194.13-2194.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2195.16-2195.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2186.1-2197.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2313.13-2313.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2314.13-2314.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2315.16-2315.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2311.1-2317.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf8_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf8_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc424'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf8_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf8_readFilters56'.
Generating RTLIL representation for module `\td_fused_top_tdf8_readInputs57'.
Generating RTLIL representation for module `\td_fused_top_tdf8_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   2 design levels: td_fused_top_ap_hadd_3_full_dsp_16
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
root of   0 design levels: td_fused_top_tdf8_get_next_ijk
root of   0 design levels: td_fused_top_tdf8_readInputs57
root of   0 design levels: td_fused_top_tdf8_readFilters56
root of   4 design levels: td_fused_top_tdf8_dot_product
root of   4 design levels: td_fused_top_tdf8_accum_1
root of   4 design levels: td_fused_top_tdf8_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc424
root of   4 design levels: td_fused_top_tdf8_adjust
root of   0 design levels: td_fused_top_tdf8_writeOutputs_unaligned
root of   2 design levels: td_fused_top_ap_hcmp_0_no_dsp_16
root of   3 design levels: td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
root of   4 design levels: td_fused_top_tdf8_poolOutputs
root of   0 design levels: td_fused_top_fifo_w8_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d2_S_x
root of   0 design levels: td_fused_top_fifo_w8_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S
root of   0 design levels: td_fused_top_fifo_w4_d8_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d8_S_x
root of   0 design levels: td_fused_top_fifo_w8_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d8_S
root of   0 design levels: td_fused_top_fifo_w1_d8_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d8_S_x0
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x5_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x5
root of   0 design levels: td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf8_readFilters56_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454
root of   6 design levels: td_fused_top_tdf8_17
Automatically selected td_fused_top_tdf8_17 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf8_17
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37454
Used module:         \td_fused_top_start_for_tdf8_readFilters56_U0
Used module:             \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x5
Used module:             \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:         \td_fused_top_fifo_w1_d8_S_x0
Used module:             \td_fused_top_fifo_w1_d8_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w8_d8_S
Used module:             \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d8_S_x
Used module:             \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S
Used module:             \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w8_d2_S_x
Used module:             \td_fused_top_fifo_w8_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf8_poolOutputs
Used module:             \td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                 \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_tdf8_writeOutputs_unaligned
Used module:         \td_fused_top_tdf8_adjust
Used module:             \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             \td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:             \td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc424
Used module:         \td_fused_top_tdf8_accum_2
Used module:         \td_fused_top_tdf8_accum_1
Used module:         \td_fused_top_tdf8_dot_product
Used module:         \td_fused_top_tdf8_readFilters56
Used module:         \td_fused_top_tdf8_readInputs57
Used module:         \td_fused_top_tdf8_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf8_17
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37454
Used module:         \td_fused_top_start_for_tdf8_readFilters56_U0
Used module:             \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x5
Used module:             \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:         \td_fused_top_fifo_w1_d8_S_x0
Used module:             \td_fused_top_fifo_w1_d8_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w8_d8_S
Used module:             \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d8_S_x
Used module:             \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S
Used module:             \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w8_d2_S_x
Used module:             \td_fused_top_fifo_w8_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf8_poolOutputs
Used module:             $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                 \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_tdf8_writeOutputs_unaligned
Used module:         \td_fused_top_tdf8_adjust
Used module:             $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc424
Used module:         \td_fused_top_tdf8_accum_2
Used module:         \td_fused_top_tdf8_accum_1
Used module:         \td_fused_top_tdf8_dot_product
Used module:         \td_fused_top_tdf8_readFilters56
Used module:         \td_fused_top_tdf8_readInputs57
Used module:         \td_fused_top_tdf8_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
Used module:         $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
Used module:         $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
Used module:         $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf8_17
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37454
Used module:         \td_fused_top_start_for_tdf8_readFilters56_U0
Used module:             \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x5
Used module:             \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:         \td_fused_top_fifo_w1_d8_S_x0
Used module:             \td_fused_top_fifo_w1_d8_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w8_d8_S
Used module:             \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d8_S_x
Used module:             \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S
Used module:             \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w8_d2_S_x
Used module:             \td_fused_top_fifo_w8_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf8_poolOutputs
Used module:             $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                 \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_tdf8_writeOutputs_unaligned
Used module:         \td_fused_top_tdf8_adjust
Used module:             $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc424
Used module:         \td_fused_top_tdf8_accum_2
Used module:         \td_fused_top_tdf8_accum_1
Used module:         \td_fused_top_tdf8_dot_product
Used module:         \td_fused_top_tdf8_readFilters56
Used module:         \td_fused_top_tdf8_readInputs57
Used module:         \td_fused_top_tdf8_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
Used module:         $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
Used module:         $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
Used module:         $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Removing unused module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Removed 8 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6056$1872'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5395$1553'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4784$1246'.
Cleaned up 3 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2741$3855 in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8957$3333 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8957$3333 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8912$3330 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8912$3330 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8783$3306 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8783$3306 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8764$3305 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8764$3305 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8297$3248 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8209$3821 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8199$3813 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8189$3805 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8176$3798 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8167$3796 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8158$3794 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8146$3790 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8134$3786 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7895$3696 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7885$3688 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7875$3680 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7863$3676 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7851$3672 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7458$2884 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7683$3645 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7673$3637 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7663$3629 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7650$3622 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7637$3615 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7628$3613 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7619$3611 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7607$3607 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7595$3603 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7045$2668 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7037$2649 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7029$2642 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7021$2638 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7013$2619 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7005$2612 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6997$2608 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6989$2589 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6981$2582 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6973$2563 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6965$2556 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6957$2537 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6949$2518 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6941$2511 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6933$2492 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6925$2485 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6917$2481 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6909$2462 in module td_fused_top_tdf8_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6865$2353 in module td_fused_top_tdf8_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6853$2332 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6845$2330 in module td_fused_top_tdf8_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6381$2184 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6373$2160 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6365$2144 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6357$2128 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6343$2120 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6329$2112 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6321$2100 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6313$2088 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6299$2080 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6285$2072 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6277$2070 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6269$2062 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6261$2054 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6253$2046 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6245$2038 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6237$2030 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6229$2024 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6221$2020 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6213$2018 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6205$2016 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6114$1946 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6106$1932 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6098$1918 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6090$1904 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6082$1890 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6070$1879 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6056$1872 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6044$1859 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6032$1855 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6024$1853 in module td_fused_top_tdf8_readInputs57.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5621$1771 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5613$1765 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5605$1761 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5597$1752 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5589$1745 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5581$1727 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5573$1725 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5565$1719 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5557$1711 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5549$1701 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5541$1697 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5533$1695 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5525$1689 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5517$1685 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5463$1633 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5455$1619 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5447$1603 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5439$1587 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5431$1571 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5419$1560 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5409$1557 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5395$1553 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5385$1550 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5373$1539 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5361$1535 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5353$1533 in module td_fused_top_tdf8_readFilters56.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5055$1451 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5047$1445 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5039$1439 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5031$1435 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5023$1429 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5015$1427 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5007$1419 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4999$1413 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4991$1397 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4983$1393 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4975$1391 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4967$1385 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4959$1381 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4882$1325 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4874$1311 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4866$1297 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4858$1285 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4850$1271 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4838$1262 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4828$1259 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4818$1256 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4808$1253 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4798$1250 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4784$1246 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4774$1243 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4762$1234 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4750$1230 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4742$1228 in module td_fused_top_tdf8_dot_product.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4346$1143 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4332$1122 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4318$1101 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4304$1080 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4290$1059 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4282$1057 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4274$1049 in module td_fused_top_tdf8_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4256$1041 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4248$1035 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4240$1031 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4232$1029 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4224$1027 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4216$1023 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4208$1019 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4200$1017 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4192$1015 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4184$991 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4176$967 in module td_fused_top_tdf8_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4158$953 in module td_fused_top_tdf8_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4140$939 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4067$857 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4059$852 in module td_fused_top_tdf8_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4047$835 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4037$830 in module td_fused_top_tdf8_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4025$817 in module td_fused_top_tdf8_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4013$813 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4005$811 in module td_fused_top_tdf8_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3734$793 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3726$789 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3718$785 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3710$781 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3702$779 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3694$775 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3686$771 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3672$761 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3664$753 in module td_fused_top_tdf8_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3652$747 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3644$745 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3634$740 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3533$734 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3525$727 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3517$720 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3509$716 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3501$709 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3491$701 in module td_fused_top_Block_entry_proc_proc424.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3479$692 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3471$690 in module td_fused_top_Block_entry_proc_proc424.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3323$672 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3315$663 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3307$656 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3299$654 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3291$650 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3283$648 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3275$633 in module td_fused_top_tdf8_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3244$623 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3236$621 in module td_fused_top_tdf8_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3030$605 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3022$599 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3014$593 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3006$589 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2998$585 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2990$581 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2982$577 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2974$575 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2966$571 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2958$567 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2950$561 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2900$518 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2892$516 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7370$3518 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7360$3510 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7350$3502 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7337$3495 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7328$3493 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7319$3491 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7307$3487 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7295$3483 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2601$456 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2593$445 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2585$443 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2577$432 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2569$430 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2561$419 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2553$417 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2545$406 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2537$404 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2529$386 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2521$382 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2513$378 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2505$374 in module td_fused_top_tdf8_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2479$357 in module td_fused_top_tdf8_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2467$351 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2459$349 in module td_fused_top_tdf8_poolOutputs.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2311$348 in module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2311$348 in module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2240$316 in module td_fused_top_fifo_w8_d2_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2186$315 in module td_fused_top_fifo_w8_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2110$283 in module td_fused_top_fifo_w8_d7_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2055$282 in module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2055$282 in module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1978$250 in module td_fused_top_fifo_w4_d8_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1923$249 in module td_fused_top_fifo_w8_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1923$249 in module td_fused_top_fifo_w8_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1846$217 in module td_fused_top_fifo_w8_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1791$216 in module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1791$216 in module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1714$184 in module td_fused_top_fifo_w1_d8_S_x0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1665$183 in module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1665$183 in module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1594$151 in module td_fused_top_fifo_w16_d2_S_x5.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1545$150 in module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1545$150 in module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1474$118 in module td_fused_top_start_for_tdf8_readFilters56_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1221$68 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1209$64 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1197$60 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1185$56 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:285$50 in module td_fused_top_tdf8_17.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:277$44 in module td_fused_top_tdf8_17.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:269$38 in module td_fused_top_tdf8_17.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:261$34 in module td_fused_top_tdf8_17.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:249$20 in module td_fused_top_tdf8_17.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:237$6 in module td_fused_top_tdf8_17.
Removed a total of 10 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 318 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8049$3842'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8048$3841'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8047$3840'.
  Set init value: \count = 2'00
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8044$3837'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8043$3836'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8042$3835'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8041$3834'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8040$3833'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8039$3832'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7812$3711'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7811$3710'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7810$3709'.
  Set init value: \count = 2'00
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7809$3708'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7808$3707'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7517$3666'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7516$3665'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7515$3664'.
  Set init value: \count = 2'00
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7514$3663'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7513$3662'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7512$3661'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7511$3660'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7510$3659'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7509$3658'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7508$3657'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7507$3656'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$2739'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_p = 2'00
  Set init value: \j_p = 2'00
  Set init value: \i_8 = 16'0000000000000000
  Set init value: \j_8 = 16'0000000000000000
  Set init value: \k_8 = 16'0000000000000000
  Set init value: \i_out = 16'0000000000000000
  Set init value: \j_out = 16'0000000000000000
Found init rule in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$2329'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1852'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
Found init rule in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1532'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1227'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$810'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 7'0000001
  Set init value: \accum_in_4_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$739'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$689'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 17'00000000000000001
Found init rule in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$620'.
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_3 = 16'0000000000000000
  Set init value: \outputChanIdx_3 = 16'0000000000000000
  Set init value: \outputRow_13_0 = 16'0000000000000000
  Set init value: \outputRow_13_1 = 16'0000000000000000
  Set init value: \outputRow_13_2 = 16'0000000000000000
  Set init value: \outputRow_13_3 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7210$3539'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7209$3538'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7208$3537'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7205$3534'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7204$3533'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7203$3532'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7202$3531'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7201$3530'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7200$3529'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$509'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \max_vals_0 = 16'0000000000000000
  Set init value: \grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg = 1'0
Found init rule in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2233$346'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2232$345'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2231$344'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2103$313'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2102$312'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2101$311'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1971$280'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1970$279'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1969$278'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1839$247'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1838$246'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1837$245'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1707$214'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1706$213'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1705$212'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1587$181'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1586$180'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1585$179'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1467$148'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1466$147'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1465$146'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$117'.
  Set init value: \ap_sync_reg_channel_write_input_indices_1 = 1'0
  Set init value: \ap_sync_reg_channel_write_input_indices_0 = 1'0
  Set init value: \ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf8_readInputs57_U0_ap_ready = 1'0
Found init rule in `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$55'.
  Set init value: \loop_dataflow_input_count = 18'000000000000000000
  Set init value: \loop_dataflow_output_count = 18'000000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9636$3408'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2766$3858'.
     1/1: $0\dout_r[0:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2762$3857'.
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2754$3856'.
     1/3: $0\opcode_buf1[4:0]
     2/3: $0\din1_buf1[15:0]
     3/3: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2741$3855'.
     1/1: $1\op_tdata[7:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9228$3372'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9615$3853'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9611$3852'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9604$3851'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9138$3849'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9134$3848'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9127$3847'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8957$3333'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8948$3331'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8912$3330'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8849$3320'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8783$3306'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8764$3305'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8297$3248'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_EN[15:0]$3257
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_DATA[15:0]$3256
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_ADDR[8:0]$3255
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_EN[15:0]$3254
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_DATA[15:0]$3253
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_ADDR[8:0]$3252
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_EN[15:0]$3246
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_DATA[15:0]$3245
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_ADDR[8:0]$3244
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_EN[15:0]$3243
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_DATA[15:0]$3242
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_ADDR[8:0]$3241
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9207$3845'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9203$3844'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9196$3843'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_EN[15:0]$3102
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_DATA[15:0]$3101
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_ADDR[9:0]$3100
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_EN[15:0]$3099
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_DATA[15:0]$3098
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_ADDR[9:0]$3097
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_EN[15:0]$3091
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_DATA[15:0]$3090
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_ADDR[9:0]$3089
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_EN[15:0]$3088
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_DATA[15:0]$3087
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_ADDR[9:0]$3086
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8049$3842'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8048$3841'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8047$3840'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8046$3839'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8045$3838'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8044$3837'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8043$3836'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8042$3835'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8041$3834'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8040$3833'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8039$3832'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8209$3821'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8199$3813'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8189$3805'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8176$3798'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8167$3796'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8158$3794'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8146$3790'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8134$3786'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7767$3033'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_EN[15:0]$3031
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_DATA[15:0]$3030
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_ADDR[8:0]$3029
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_EN[15:0]$3028
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_DATA[15:0]$3027
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_ADDR[8:0]$3026
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7812$3711'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7811$3710'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7810$3709'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7809$3708'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7808$3707'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7895$3696'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7885$3688'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7875$3680'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7863$3676'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7851$3672'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7458$2884'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_EN[15:0]$2893
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_DATA[15:0]$2892
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_ADDR[2:0]$2891
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_EN[15:0]$2890
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_DATA[15:0]$2889
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_ADDR[2:0]$2888
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_EN[15:0]$2882
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_DATA[15:0]$2881
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_ADDR[2:0]$2880
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_EN[15:0]$2879
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_DATA[15:0]$2878
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_ADDR[2:0]$2877
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7517$3666'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7516$3665'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7515$3664'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7514$3663'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7513$3662'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7512$3661'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7511$3660'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7510$3659'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7509$3658'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7508$3657'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7507$3656'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7683$3645'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7673$3637'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7663$3629'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7650$3622'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7637$3615'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7628$3613'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7619$3611'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7607$3607'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7595$3603'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$2739'.
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7088$2684'.
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7045$2668'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7037$2649'.
     1/1: $1\storeOutput_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7029$2642'.
     1/1: $1\storeOutput_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7021$2638'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7013$2619'.
     1/1: $1\resetMaximum_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7005$2612'.
     1/1: $1\resetMaximum_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6997$2608'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6989$2589'.
     1/1: $1\output_indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6981$2582'.
     1/1: $1\output_indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6973$2563'.
     1/1: $1\output_indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6965$2556'.
     1/1: $1\output_indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6957$2537'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6949$2518'.
     1/1: $1\input_indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6941$2511'.
     1/1: $1\input_indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6933$2492'.
     1/1: $1\input_indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6925$2485'.
     1/1: $1\input_indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6917$2481'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6909$2462'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6903$2441'.
     1/1: $0\k_8[15:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6897$2422'.
     1/1: $0\j_p[1:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6890$2401'.
     1/2: $0\j_out[15:0]
     2/2: $0\j_8[15:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6884$2380'.
     1/1: $0\i_p[1:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6877$2359'.
     1/2: $0\i_out[15:0]
     2/2: $0\i_8[15:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6865$2353'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6853$2332'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6845$2330'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$2329'.
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6459$2238'.
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6381$2184'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6373$2160'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6365$2144'.
     1/1: $1\ifmap_vec_we1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6357$2128'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6343$2120'.
     1/3: $3\ifmap_vec_d1[15:0]
     2/3: $2\ifmap_vec_d1[15:0]
     3/3: $1\ifmap_vec_d1[15:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6329$2112'.
     1/3: $3\ifmap_vec_d0[15:0]
     2/3: $2\ifmap_vec_d0[15:0]
     3/3: $1\ifmap_vec_d0[15:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6321$2100'.
     1/1: $1\ifmap_vec_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6313$2088'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6299$2080'.
     1/3: $3\ifmap_vec_address1[8:0]
     2/3: $2\ifmap_vec_address1[8:0]
     3/3: $1\ifmap_vec_address1[8:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6285$2072'.
     1/3: $3\ifmap_vec_address0[8:0]
     2/3: $2\ifmap_vec_address0[8:0]
     3/3: $1\ifmap_vec_address0[8:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6277$2070'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6269$2062'.
     1/1: $1\ap_phi_mux_kk_0_i_phi_fu_243_p4[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6261$2054'.
     1/1: $1\ap_phi_mux_jj_phi_fu_231_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6253$2046'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_220_p4[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6245$2038'.
     1/1: $1\ap_phi_mux_indvar_flatten47_phi_fu_196_p4[6:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6237$2030'.
     1/1: $1\ap_phi_mux_ii_phi_fu_208_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6229$2024'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6221$2020'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6213$2018'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6205$2016'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6198$2010'.
     1/2: $0\select_ln33_6_reg_1104[15:0]
     2/2: $0\select_ln33_5_reg_1099[15:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6190$2002'.
     1/3: $0\select_ln20_5_reg_1077[5:0]
     2/3: $0\select_ln20_1_reg_1051[1:0]
     3/3: $0\select_ln19_1_reg_1038[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
     1/6: $0\p_mid137_reg_958[9:0]
     2/6: $0\or_ln23_1_reg_953[0:0]
     3/6: $0\p_cast_reg_947[4:0]
     4/6: $0\sext_ln22_reg_941[17:0]
     5/6: $0\trunc_ln22_reg_935[9:0]
     6/6: $0\p_cast_i_reg_929[17:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
     1/5: $0\icmp_ln19_reg_976_pp0_iter2_reg[0:0]
     2/5: $0\icmp_ln19_reg_976_pp0_iter1_reg[0:0]
     3/5: $0\icmp_ln19_reg_976[0:0]
     4/5: $0\is_padding_reg_969[0:0]
     5/5: $0\p_cast5_i_reg_963[4:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6162$1992'.
     1/2: $0\empty_63_reg_1065_pp0_iter1_reg[4:0]
     2/2: $0\select_ln20_2_reg_1057_pp0_iter1_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6154$1986'.
     1/3: $0\empty_63_reg_1065[4:0]
     2/3: $0\select_ln20_2_reg_1057[0:0]
     3/3: $0\select_ln20_reg_1045[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6147$1980'.
     1/2: $0\add_ln33_1_reg_1094[8:0]
     2/2: $0\add_ln33_reg_1087[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6141$1972'.
     1/1: $0\add_ln25_reg_1082[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
     1/8: $0\add_ln20_1_reg_1028[5:0]
     2/8: $0\or_ln23_5_reg_1021[0:0]
     3/8: $0\add_ln20_reg_1015[1:0]
     4/8: $0\or_ln23_3_reg_1008[0:0]
     5/8: $0\p_cast5_i_mid1_reg_1002[4:0]
     6/8: $0\select_ln19_reg_997[1:0]
     7/8: $0\icmp_ln20_reg_985[0:0]
     8/8: $0\add_ln19_reg_980[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6122$1960'.
     1/1: $0\add_ln19_1_reg_1033[6:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6114$1946'.
     1/1: $0\kk_0_i_reg_239[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6106$1932'.
     1/1: $0\jj_reg_227[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6098$1918'.
     1/1: $0\indvar_flatten_reg_216[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6090$1904'.
     1/1: $0\indvar_flatten47_reg_192[6:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6082$1890'.
     1/1: $0\ii_reg_204[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6070$1879'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6056$1872'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6044$1859'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6032$1855'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6024$1853'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1852'.
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5682$1823'.
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5621$1771'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5613$1765'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5605$1761'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5597$1752'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5589$1745'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5581$1727'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5573$1725'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5565$1719'.
     1/1: $1\ap_phi_mux_jj_phi_fu_160_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5557$1711'.
     1/1: $1\ap_phi_mux_ii_phi_fu_138_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5549$1701'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5541$1697'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5533$1695'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5525$1689'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5517$1685'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5511$1683'.
     1/1: $0\sext_ln47_reg_408[11:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5505$1675'.
     1/1: $0\select_ln48_1_reg_442[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5499$1667'.
     1/1: $0\select_ln47_1_reg_429[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5493$1661'.
     1/1: $0\icmp_ln48_reg_422[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5486$1657'.
     1/2: $0\icmp_ln47_reg_418_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln47_reg_418[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5477$1655'.
     1/4: $0\add_ln55_4_reg_452_pp0_iter3_reg[8:0]
     2/4: $0\add_ln55_4_reg_452_pp0_iter2_reg[8:0]
     3/4: $0\icmp_ln47_reg_418_pp0_iter3_reg[0:0]
     4/4: $0\icmp_ln47_reg_418_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5471$1649'.
     1/1: $0\add_ln55_4_reg_452[8:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5463$1633'.
     1/1: $0\kk_reg_167[5:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5455$1619'.
     1/1: $0\jj_reg_156[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5447$1603'.
     1/1: $0\indvar_flatten_reg_145[7:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5439$1587'.
     1/1: $0\indvar_flatten13_reg_123[8:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5431$1571'.
     1/1: $0\ii_reg_134[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5419$1560'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5409$1557'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5395$1553'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5385$1550'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5373$1539'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5361$1535'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5353$1533'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1532'.
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5110$1498'.
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5055$1451'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5047$1445'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5039$1439'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5031$1435'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5023$1429'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5015$1427'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5007$1419'.
     1/1: $1\ap_phi_mux_jj_phi_fu_123_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4999$1413'.
     1/1: $1\ap_phi_mux_ii_phi_fu_146_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4991$1397'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4983$1393'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4975$1391'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4967$1385'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4959$1381'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4953$1375'.
     1/1: $0\select_ln148_2_reg_460[3:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4947$1367'.
     1/1: $0\select_ln148_1_reg_434[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4941$1359'.
     1/1: $0\select_ln147_2_reg_455[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4935$1355'.
     1/1: $0\mul_reg_485[15:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4928$1351'.
     1/2: $0\weight_vecs_0_load_reg_480[15:0]
     2/2: $0\ifmap_vec_load_reg_475[15:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
     1/15: $0\select_ln148_2_reg_460_pp0_iter6_reg[3:0]
     2/15: $0\select_ln148_2_reg_460_pp0_iter5_reg[3:0]
     3/15: $0\select_ln148_2_reg_460_pp0_iter4_reg[3:0]
     4/15: $0\select_ln148_2_reg_460_pp0_iter3_reg[3:0]
     5/15: $0\select_ln148_2_reg_460_pp0_iter2_reg[3:0]
     6/15: $0\trunc_ln150_reg_440_pp0_iter6_reg[4:0]
     7/15: $0\trunc_ln150_reg_440_pp0_iter5_reg[4:0]
     8/15: $0\trunc_ln150_reg_440_pp0_iter4_reg[4:0]
     9/15: $0\trunc_ln150_reg_440_pp0_iter3_reg[4:0]
    10/15: $0\trunc_ln150_reg_440_pp0_iter2_reg[4:0]
    11/15: $0\icmp_ln147_reg_408_pp0_iter6_reg[0:0]
    12/15: $0\icmp_ln147_reg_408_pp0_iter5_reg[0:0]
    13/15: $0\icmp_ln147_reg_408_pp0_iter4_reg[0:0]
    14/15: $0\icmp_ln147_reg_408_pp0_iter3_reg[0:0]
    15/15: $0\icmp_ln147_reg_408_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4900$1345'.
     1/3: $0\trunc_ln150_reg_440_pp0_iter1_reg[4:0]
     2/3: $0\icmp_ln147_reg_408_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln147_reg_408[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
     1/5: $0\trunc_ln150_reg_440[4:0]
     2/5: $0\select_ln148_reg_429[5:0]
     3/5: $0\add_ln148_reg_424[1:0]
     4/5: $0\and_ln147_reg_419[0:0]
     5/5: $0\icmp_ln148_reg_412[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4882$1325'.
     1/1: $0\jj_reg_119[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4874$1311'.
     1/1: $0\indvar_flatten_reg_108[7:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4866$1297'.
     1/1: $0\indvar_flatten17_reg_97[8:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4858$1285'.
     1/1: $0\ii_reg_142[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4850$1271'.
     1/1: $0\ic_reg_131[5:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4838$1262'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4828$1259'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4818$1256'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4808$1253'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4798$1250'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4784$1246'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4774$1243'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4762$1234'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4750$1230'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4742$1228'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1227'.
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4482$1197'.
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4458$1193'.
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4346$1143'.
     1/9: $9\ap_NS_fsm[7:0]
     2/9: $8\ap_NS_fsm[7:0]
     3/9: $7\ap_NS_fsm[7:0]
     4/9: $6\ap_NS_fsm[7:0]
     5/9: $5\ap_NS_fsm[7:0]
     6/9: $4\ap_NS_fsm[7:0]
     7/9: $3\ap_NS_fsm[7:0]
     8/9: $2\ap_NS_fsm[7:0]
     9/9: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4332$1122'.
     1/4: $4\grp_fu_310_p1[15:0]
     2/4: $3\grp_fu_310_p1[15:0]
     3/4: $2\grp_fu_310_p1[15:0]
     4/4: $1\grp_fu_310_p1[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4318$1101'.
     1/4: $4\grp_fu_310_p0[15:0]
     2/4: $3\grp_fu_310_p0[15:0]
     3/4: $2\grp_fu_310_p0[15:0]
     4/4: $1\grp_fu_310_p0[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4304$1080'.
     1/4: $4\grp_fu_305_p1[15:0]
     2/4: $3\grp_fu_305_p1[15:0]
     3/4: $2\grp_fu_305_p1[15:0]
     4/4: $1\grp_fu_305_p1[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4290$1059'.
     1/4: $4\grp_fu_305_p0[15:0]
     2/4: $3\grp_fu_305_p0[15:0]
     3/4: $2\grp_fu_305_p0[15:0]
     4/4: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4282$1057'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4274$1049'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4256$1041'.
     1/5: $5\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4248$1035'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4240$1031'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4232$1029'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4224$1027'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4216$1023'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4208$1019'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4200$1017'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4192$1015'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4184$991'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4176$967'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4158$953'.
     1/5: $5\accum_in_0_address1[8:0]
     2/5: $4\accum_in_0_address1[8:0]
     3/5: $3\accum_in_0_address1[8:0]
     4/5: $2\accum_in_0_address1[8:0]
     5/5: $1\accum_in_0_address1[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4140$939'.
     1/5: $5\accum_in_0_address0[8:0]
     2/5: $4\accum_in_0_address0[8:0]
     3/5: $3\accum_in_0_address0[8:0]
     4/5: $2\accum_in_0_address0[8:0]
     5/5: $1\accum_in_0_address0[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4133$931'.
     1/2: $0\psum_6_07_reg_192[15:0]
     2/2: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4126$923'.
     1/2: $0\psum_4_05_reg_216[15:0]
     2/2: $0\psum_5_06_reg_204[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4119$915'.
     1/2: $0\psum_2_03_reg_240[15:0]
     2/2: $0\psum_3_04_reg_228[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4112$907'.
     1/2: $0\psum_0_01_reg_264[15:0]
     2/2: $0\psum_1_02_reg_252[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4104$903'.
     1/3: $0\icmp_ln49_reg_492_pp0_iter2_reg[0:0]
     2/3: $0\icmp_ln49_reg_492_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln49_reg_492[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4097$895'.
     1/2: $0\accum_in_0_load_8_reg_511[15:0]
     2/2: $0\accum_in_0_load_reg_506[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4090$887'.
     1/2: $0\accum_in_0_load_14_reg_576[15:0]
     2/2: $0\accum_in_0_load_13_reg_571[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4082$879'.
     1/3: $0\accum_in_0_load_12_reg_556[15:0]
     2/3: $0\accum_in_0_load_11_reg_551[15:0]
     3/3: $0\add_ln49_reg_546[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4075$871'.
     1/2: $0\accum_in_0_load_10_reg_531[15:0]
     2/2: $0\accum_in_0_load_9_reg_526[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4067$857'.
     1/1: $0\x_reg_168[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4059$852'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4047$835'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4037$830'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4025$817'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4013$813'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4005$811'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$810'.
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3783$804'.
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3734$793'.
     1/3: $3\ap_NS_fsm[6:0]
     2/3: $2\ap_NS_fsm[6:0]
     3/3: $1\ap_NS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3726$789'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3718$785'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3710$781'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3702$779'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3694$775'.
     1/1: $1\accum_in_4_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3686$771'.
     1/1: $1\accum_in_4[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3680$769'.
     1/1: $0\add_ln81_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3672$761'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3664$753'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3652$747'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3644$745'.
     1/1: $0\ap_CS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3634$740'.
     1/1: $0\accum_in_4_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$739'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3546$735'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3533$734'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3525$727'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3517$720'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3509$716'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3501$709'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3491$701'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3479$692'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3471$690'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$689'.
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3406$681'.
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3323$672'.
     1/2: $2\ap_NS_fsm[16:0]
     2/2: $1\ap_NS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3315$663'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3307$656'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3299$654'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3291$650'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3283$648'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3275$633'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3268$631'.
     1/2: $0\tmp_16_i_i_reg_172[15:0]
     2/2: $0\tmp_15_i_i_reg_167[15:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3262$629'.
     1/1: $0\sub_i_i_i_reg_177[15:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3256$627'.
     1/1: $0\mul_i_i_i_reg_187[15:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3244$623'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3236$621'.
     1/1: $0\ap_CS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$620'.
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3030$605'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3022$599'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3014$593'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3006$589'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2998$585'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2990$581'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2982$577'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2974$575'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2966$571'.
     1/1: $1\ap_phi_mux_empty_phi_fu_94_p4[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2958$567'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2950$561'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2944$555'.
     1/1: $0\outputRow_13_3[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2938$549'.
     1/1: $0\outputRow_13_2[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2932$543'.
     1/1: $0\outputRow_13_1[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2926$537'.
     1/1: $0\outputRow_13_0[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2920$535'.
     1/1: $0\outputCount_3[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2914$529'.
     1/1: $0\outputChanIdx_3[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2908$527'.
     1/1: $0\icmp_ln88_reg_297[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2900$518'.
     1/1: $0\empty_reg_91[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2892$516'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7210$3539'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7209$3538'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7208$3537'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7207$3536'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7206$3535'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7205$3534'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7204$3533'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7203$3532'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7202$3531'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7201$3530'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7200$3529'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7370$3518'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7360$3510'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7350$3502'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7337$3495'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7328$3493'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7319$3491'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7307$3487'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7295$3483'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$509'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2651$502'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2647$494'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2643$490'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2601$456'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2593$445'.
     1/1: $1\storeOutput7_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2585$443'.
     1/1: $1\storeOutput7_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2577$432'.
     1/1: $1\resetMaximum6_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2569$430'.
     1/1: $1\resetMaximum6_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2561$419'.
     1/1: $1\output_indices_15_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2553$417'.
     1/1: $1\output_indices_15_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2545$406'.
     1/1: $1\output_indices_04_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2537$404'.
     1/1: $1\output_indices_04_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2529$386'.
     1/1: $1\grp_fu_110_ce[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2521$382'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2513$378'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2505$374'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2497$372'.
     1/3: $0\storeOutput7_read_reg_157[0:0]
     2/3: $0\output_indices_15_read_reg_152[7:0]
     3/3: $0\output_indices_04_read_reg_147[3:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2491$361'.
     1/1: $0\max_vals_0[15:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2479$357'.
     1/1: $0\grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2467$351'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2459$349'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2311$348'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2300$347'.
     1/2: $0\sr_1[7:0]
     2/2: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2233$346'.
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2232$345'.
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2231$344'.
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2240$316'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2186$315'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
     1/7: $0\sr_6[7:0]
     2/7: $0\sr_5[7:0]
     3/7: $0\sr_4[7:0]
     4/7: $0\sr_3[7:0]
     5/7: $0\sr_2[7:0]
     6/7: $0\sr_1[7:0]
     7/7: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2103$313'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2102$312'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2101$311'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2110$283'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2055$282'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
     1/8: $0\sr_7[3:0]
     2/8: $0\sr_6[3:0]
     3/8: $0\sr_5[3:0]
     4/8: $0\sr_4[3:0]
     5/8: $0\sr_3[3:0]
     6/8: $0\sr_2[3:0]
     7/8: $0\sr_1[3:0]
     8/8: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1971$280'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1970$279'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1969$278'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1978$250'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1923$249'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
     1/8: $0\sr_7[7:0]
     2/8: $0\sr_6[7:0]
     3/8: $0\sr_5[7:0]
     4/8: $0\sr_4[7:0]
     5/8: $0\sr_3[7:0]
     6/8: $0\sr_2[7:0]
     7/8: $0\sr_1[7:0]
     8/8: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1839$247'.
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1838$246'.
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1837$245'.
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1846$217'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1791$216'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
     1/8: $0\sr_7[0:0]
     2/8: $0\sr_6[0:0]
     3/8: $0\sr_5[0:0]
     4/8: $0\sr_4[0:0]
     5/8: $0\sr_3[0:0]
     6/8: $0\sr_2[0:0]
     7/8: $0\sr_1[0:0]
     8/8: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1707$214'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1706$213'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1705$212'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1714$184'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1665$183'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1654$182'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1587$181'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1586$180'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1585$179'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1594$151'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1545$150'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1534$149'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1467$148'.
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1466$147'.
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1465$146'.
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1474$118'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$117'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1221$68'.
     1/1: $0\ap_sync_reg_tdf8_readInputs57_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1209$64'.
     1/1: $0\ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1197$60'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_1[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1185$56'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_0[0:0]
Creating decoders for process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$55'.
Creating decoders for process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:285$50'.
     1/1: $1\dataflow_in_loop_TOP_LOOP37454_U0_ap_continue[0:0]
Creating decoders for process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:277$44'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:269$38'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:261$34'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:249$20'.
     1/1: $0\loop_dataflow_output_count[17:0]
Creating decoders for process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:237$6'.
     1/1: $0\loop_dataflow_input_count[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\op_tdata' from process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2741$3855'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8957$3333'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8957$3333': $auto$proc_dlatch.cc:427:proc_dlatch$6492
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8948$3331'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8912$3330'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8912$3330': $auto$proc_dlatch.cc:427:proc_dlatch$6501
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8849$3320'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8783$3306'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8764$3305'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
No latch inferred for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_valid1' from process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8046$3839'.
No latch inferred for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_q1' from process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8045$3838'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7088$2684'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7045$2668'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\storeOutput_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7037$2649'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\storeOutput_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7029$2642'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\start_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7021$2638'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\resetMaximum_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7013$2619'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\resetMaximum_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7005$2612'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\real_start' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6997$2608'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_1_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6989$2589'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_1_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6981$2582'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_0_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6973$2563'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_0_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6965$2556'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6957$2537'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6949$2518'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6941$2511'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out1_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6933$2492'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out1_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6925$2485'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6917$2481'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_done' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6909$2462'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_block_state1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6459$2238'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_NS_fsm' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6381$2184'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\in_data_ce0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6373$2160'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_we1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6365$2144'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_we0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6357$2128'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_d1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6343$2120'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_d0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6329$2112'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_ce1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6321$2100'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_ce0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6313$2088'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_address1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6299$2080'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_address0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6285$2072'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_ready' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6277$2070'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_kk_0_i_phi_fu_243_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6269$2062'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_jj_phi_fu_231_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6261$2054'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_indvar_flatten_phi_fu_220_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6253$2046'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_indvar_flatten47_phi_fu_196_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6245$2038'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_ii_phi_fu_208_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6237$2030'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_idle_pp0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6229$2024'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_idle' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6221$2020'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_done' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6213$2018'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6205$2016'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_block_state1' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5682$1823'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_NS_fsm' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5621$1771'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\weight_vecs_0_we0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5613$1765'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\weight_vecs_0_ce0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5605$1761'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\input_indices_23_read' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5597$1752'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\input_indices_23_blk_n' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5589$1745'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\filter_data_ce0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5581$1727'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_ready' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5573$1725'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_phi_mux_jj_phi_fu_160_p4' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5565$1719'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_phi_mux_ii_phi_fu_138_p4' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5557$1711'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_idle_pp0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5549$1701'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_idle' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5541$1697'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_done' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5533$1695'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5525$1689'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5517$1685'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_block_state1' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5110$1498'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5055$1451'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\weight_vecs_0_ce0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5047$1445'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\products_0_we0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5039$1439'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\products_0_ce0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5031$1435'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ifmap_vec_ce0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5023$1429'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_ready' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5015$1427'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_phi_mux_jj_phi_fu_123_p4' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5007$1419'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_phi_mux_ii_phi_fu_146_p4' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4999$1413'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4991$1397'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_idle' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4983$1393'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_done' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4975$1391'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4967$1385'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4959$1381'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_condition_514' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4482$1197'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_block_state1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4458$1193'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4346$1143'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_310_p1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4332$1122'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_310_p0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4318$1101'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_305_p1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4304$1080'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4290$1059'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_ready' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4282$1057'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4274$1049'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_phi_mux_phi_ln69_phi_fu_290_p8' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4256$1041'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4248$1035'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_idle' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4240$1031'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_done' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4232$1029'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4224$1027'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_we1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4216$1023'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_we0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4208$1019'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4200$1017'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4192$1015'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4184$991'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4176$967'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4158$953'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4140$939'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_block_state1' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3783$804'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3734$793'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_ready' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3726$789'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_idle' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3718$785'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_done' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3710$781'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3702$779'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\accum_in_4_ap_vld' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3694$775'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\accum_in_4' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3686$771'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3546$735'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3533$734'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_return' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3525$727'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3517$720'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3509$716'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_done' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3501$709'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_block_state1' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3406$681'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3323$672'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\input_indices_23_read' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3315$663'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\input_indices_23_blk_n' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3307$656'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_ready' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3299$654'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_idle' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3291$650'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_done' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3283$648'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\adjustments_ce0' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3275$633'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3030$605'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3022$599'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3014$593'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_3_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3006$589'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_2_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2998$585'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_1_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2990$581'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_0_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2982$577'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2974$575'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_94_p4' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2966$571'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2958$567'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2950$561'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7207$3536'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7206$3535'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_block_state4_on_subcall_done' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2651$502'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_block_state2' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2647$494'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_block_state1' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2643$490'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_NS_fsm' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2601$456'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\storeOutput7_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2593$445'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\storeOutput7_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2585$443'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\resetMaximum6_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2577$432'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\resetMaximum6_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2569$430'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_15_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2561$419'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_15_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2553$417'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_04_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2545$406'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_04_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2537$404'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\grp_fu_110_ce' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2529$386'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_ready' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2521$382'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_idle' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2513$378'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_done' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2505$374'.
No latch inferred for signal `\td_fused_top_fifo_w8_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2311$348'.
No latch inferred for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2186$315'.
No latch inferred for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2055$282'.
No latch inferred for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1923$249'.
No latch inferred for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1791$216'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1665$183'.
No latch inferred for signal `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1545$150'.
No latch inferred for signal `\td_fused_top_tdf8_17.\dataflow_in_loop_TOP_LOOP37454_U0_ap_continue' from process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:285$50'.
No latch inferred for signal `\td_fused_top_tdf8_17.\ap_ready' from process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:277$44'.
No latch inferred for signal `\td_fused_top_tdf8_17.\ap_idle' from process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:269$38'.
No latch inferred for signal `\td_fused_top_tdf8_17.\ap_done' from process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:261$34'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9636$3408'.
  created $dff cell `$procdff$6502' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9636$3408'.
  created $dff cell `$procdff$6503' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9636$3408'.
  created $dff cell `$procdff$6504' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\dout_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2766$3858'.
  created $dff cell `$procdff$6505' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\ce_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2762$3857'.
  created $dff cell `$procdff$6506' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din0_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2754$3856'.
  created $dff cell `$procdff$6507' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din1_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2754$3856'.
  created $dff cell `$procdff$6508' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\opcode_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2754$3856'.
  created $dff cell `$procdff$6509' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9228$3372'.
  created $dff cell `$procdff$6510' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9228$3372'.
  created $dff cell `$procdff$6511' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9228$3372'.
  created $dff cell `$procdff$6512' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9615$3853'.
  created $dff cell `$procdff$6513' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9611$3852'.
  created $dff cell `$procdff$6514' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9604$3851'.
  created $dff cell `$procdff$6515' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9604$3851'.
  created $dff cell `$procdff$6516' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9138$3849'.
  created $dff cell `$procdff$6517' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9134$3848'.
  created $dff cell `$procdff$6518' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9127$3847'.
  created $dff cell `$procdff$6519' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9127$3847'.
  created $dff cell `$procdff$6520' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8297$3248'.
  created $dff cell `$procdff$6521' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8297$3248'.
  created $dff cell `$procdff$6522' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8301$3236_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8297$3248'.
  created $dff cell `$procdff$6523' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237'.
  created $dff cell `$procdff$6524' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237'.
  created $dff cell `$procdff$6525' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237'.
  created $dff cell `$procdff$6526' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8291$3235_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237'.
  created $dff cell `$procdff$6527' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9207$3845'.
  created $dff cell `$procdff$6528' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9203$3844'.
  created $dff cell `$procdff$6529' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9196$3843'.
  created $dff cell `$procdff$6530' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9196$3843'.
  created $dff cell `$procdff$6531' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093'.
  created $dff cell `$procdff$6532' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093'.
  created $dff cell `$procdff$6533' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093'.
  created $dff cell `$procdff$6534' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7991$3081_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093'.
  created $dff cell `$procdff$6535' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082'.
  created $dff cell `$procdff$6536' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082'.
  created $dff cell `$procdff$6537' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082'.
  created $dff cell `$procdff$6538' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7981$3080_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082'.
  created $dff cell `$procdff$6539' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\empty_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8209$3821'.
  created $dff cell `$procdff$6540' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\full_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8199$3813'.
  created $dff cell `$procdff$6541' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\count' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8189$3805'.
  created $dff cell `$procdff$6542' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_q0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8176$3798'.
  created $dff cell `$procdff$6543' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_valid0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8176$3798'.
  created $dff cell `$procdff$6544' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\prev_tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8167$3796'.
  created $dff cell `$procdff$6545' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\prev_iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8158$3794'.
  created $dff cell `$procdff$6546' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8146$3790'.
  created $dff cell `$procdff$6547' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8134$3786'.
  created $dff cell `$procdff$6548' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7767$3033'.
  created $dff cell `$procdff$6549' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022'.
  created $dff cell `$procdff$6550' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022'.
  created $dff cell `$procdff$6551' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022'.
  created $dff cell `$procdff$6552' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7761$3021_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022'.
  created $dff cell `$procdff$6553' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\empty_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7895$3696'.
  created $dff cell `$procdff$6554' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\full_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7885$3688'.
  created $dff cell `$procdff$6555' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\count' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7875$3680'.
  created $dff cell `$procdff$6556' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7863$3676'.
  created $dff cell `$procdff$6557' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7851$3672'.
  created $dff cell `$procdff$6558' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7458$2884'.
  created $dff cell `$procdff$6559' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7458$2884'.
  created $dff cell `$procdff$6560' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7462$2872_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7458$2884'.
  created $dff cell `$procdff$6561' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873'.
  created $dff cell `$procdff$6562' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873'.
  created $dff cell `$procdff$6563' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873'.
  created $dff cell `$procdff$6564' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7452$2871_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873'.
  created $dff cell `$procdff$6565' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\empty_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7683$3645'.
  created $dff cell `$procdff$6566' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\full_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7673$3637'.
  created $dff cell `$procdff$6567' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\count' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7663$3629'.
  created $dff cell `$procdff$6568' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_q1' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7650$3622'.
  created $dff cell `$procdff$6569' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_valid1' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7650$3622'.
  created $dff cell `$procdff$6570' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_q0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7637$3615'.
  created $dff cell `$procdff$6571' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_valid0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7637$3615'.
  created $dff cell `$procdff$6572' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\prev_tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7628$3613'.
  created $dff cell `$procdff$6573' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\prev_iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7619$3611'.
  created $dff cell `$procdff$6574' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7607$3607'.
  created $dff cell `$procdff$6575' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7595$3603'.
  created $dff cell `$procdff$6576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\k_8' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6903$2441'.
  created $dff cell `$procdff$6577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\j_p' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6897$2422'.
  created $dff cell `$procdff$6578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\j_8' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6890$2401'.
  created $dff cell `$procdff$6579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\j_out' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6890$2401'.
  created $dff cell `$procdff$6580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\i_p' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6884$2380'.
  created $dff cell `$procdff$6581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\i_8' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6877$2359'.
  created $dff cell `$procdff$6582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\i_out' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6877$2359'.
  created $dff cell `$procdff$6583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6865$2353'.
  created $dff cell `$procdff$6584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6853$2332'.
  created $dff cell `$procdff$6585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6845$2330'.
  created $dff cell `$procdff$6586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln33_5_reg_1099' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6198$2010'.
  created $dff cell `$procdff$6587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln33_6_reg_1104' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6198$2010'.
  created $dff cell `$procdff$6588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln19_1_reg_1038' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6190$2002'.
  created $dff cell `$procdff$6589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_1_reg_1051' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6190$2002'.
  created $dff cell `$procdff$6590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_5_reg_1077' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6190$2002'.
  created $dff cell `$procdff$6591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast_i_reg_929' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
  created $dff cell `$procdff$6592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\trunc_ln22_reg_935' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
  created $dff cell `$procdff$6593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\sext_ln22_reg_941' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
  created $dff cell `$procdff$6594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast_reg_947' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
  created $dff cell `$procdff$6595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\or_ln23_1_reg_953' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
  created $dff cell `$procdff$6596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_mid137_reg_958' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
  created $dff cell `$procdff$6597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast5_i_reg_963' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
  created $dff cell `$procdff$6598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\is_padding_reg_969' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
  created $dff cell `$procdff$6599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln19_reg_976' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
  created $dff cell `$procdff$6600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln19_reg_976_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
  created $dff cell `$procdff$6601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln19_reg_976_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
  created $dff cell `$procdff$6602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_2_reg_1057_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6162$1992'.
  created $dff cell `$procdff$6603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\empty_63_reg_1065_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6162$1992'.
  created $dff cell `$procdff$6604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_reg_1045' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6154$1986'.
  created $dff cell `$procdff$6605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_2_reg_1057' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6154$1986'.
  created $dff cell `$procdff$6606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\empty_63_reg_1065' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6154$1986'.
  created $dff cell `$procdff$6607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln33_reg_1087' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6147$1980'.
  created $dff cell `$procdff$6608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln33_1_reg_1094' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6147$1980'.
  created $dff cell `$procdff$6609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln25_reg_1082' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6141$1972'.
  created $dff cell `$procdff$6610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln19_reg_980' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln20_reg_985' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln19_reg_997' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast5_i_mid1_reg_1002' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\or_ln23_3_reg_1008' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln20_reg_1015' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\or_ln23_5_reg_1021' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln20_1_reg_1028' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
  created $dff cell `$procdff$6618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln19_1_reg_1033' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6122$1960'.
  created $dff cell `$procdff$6619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\kk_0_i_reg_239' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6114$1946'.
  created $dff cell `$procdff$6620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\jj_reg_227' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6106$1932'.
  created $dff cell `$procdff$6621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\indvar_flatten_reg_216' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6098$1918'.
  created $dff cell `$procdff$6622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\indvar_flatten47_reg_192' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6090$1904'.
  created $dff cell `$procdff$6623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ii_reg_204' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6082$1890'.
  created $dff cell `$procdff$6624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6070$1879'.
  created $dff cell `$procdff$6625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6056$1872'.
  created $dff cell `$procdff$6626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6044$1859'.
  created $dff cell `$procdff$6627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_done_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6032$1855'.
  created $dff cell `$procdff$6628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_CS_fsm' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6024$1853'.
  created $dff cell `$procdff$6629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\sext_ln47_reg_408' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5511$1683'.
  created $dff cell `$procdff$6630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\select_ln48_1_reg_442' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5505$1675'.
  created $dff cell `$procdff$6631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\select_ln47_1_reg_429' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5499$1667'.
  created $dff cell `$procdff$6632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln48_reg_422' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5493$1661'.
  created $dff cell `$procdff$6633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5486$1657'.
  created $dff cell `$procdff$6634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418_pp0_iter1_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5486$1657'.
  created $dff cell `$procdff$6635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418_pp0_iter2_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5477$1655'.
  created $dff cell `$procdff$6636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418_pp0_iter3_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5477$1655'.
  created $dff cell `$procdff$6637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\add_ln55_4_reg_452_pp0_iter2_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5477$1655'.
  created $dff cell `$procdff$6638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\add_ln55_4_reg_452_pp0_iter3_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5477$1655'.
  created $dff cell `$procdff$6639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\add_ln55_4_reg_452' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5471$1649'.
  created $dff cell `$procdff$6640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\kk_reg_167' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5463$1633'.
  created $dff cell `$procdff$6641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\jj_reg_156' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5455$1619'.
  created $dff cell `$procdff$6642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\indvar_flatten_reg_145' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5447$1603'.
  created $dff cell `$procdff$6643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\indvar_flatten13_reg_123' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5439$1587'.
  created $dff cell `$procdff$6644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ii_reg_134' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5431$1571'.
  created $dff cell `$procdff$6645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5419$1560'.
  created $dff cell `$procdff$6646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5409$1557'.
  created $dff cell `$procdff$6647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5395$1553'.
  created $dff cell `$procdff$6648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5385$1550'.
  created $dff cell `$procdff$6649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5373$1539'.
  created $dff cell `$procdff$6650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_done_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5361$1535'.
  created $dff cell `$procdff$6651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_CS_fsm' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5353$1533'.
  created $dff cell `$procdff$6652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4953$1375'.
  created $dff cell `$procdff$6653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_1_reg_434' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4947$1367'.
  created $dff cell `$procdff$6654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln147_2_reg_455' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4941$1359'.
  created $dff cell `$procdff$6655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\mul_reg_485' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4935$1355'.
  created $dff cell `$procdff$6656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ifmap_vec_load_reg_475' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4928$1351'.
  created $dff cell `$procdff$6657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\weight_vecs_0_load_reg_480' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4928$1351'.
  created $dff cell `$procdff$6658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter2_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter3_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter4_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter5_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter6_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter2_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter3_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter4_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter5_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter6_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter2_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter3_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter4_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter5_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter6_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
  created $dff cell `$procdff$6673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4900$1345'.
  created $dff cell `$procdff$6674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter1_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4900$1345'.
  created $dff cell `$procdff$6675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter1_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4900$1345'.
  created $dff cell `$procdff$6676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln148_reg_412' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
  created $dff cell `$procdff$6677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\and_ln147_reg_419' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
  created $dff cell `$procdff$6678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\add_ln148_reg_424' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
  created $dff cell `$procdff$6679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_reg_429' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
  created $dff cell `$procdff$6680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
  created $dff cell `$procdff$6681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\jj_reg_119' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4882$1325'.
  created $dff cell `$procdff$6682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\indvar_flatten_reg_108' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4874$1311'.
  created $dff cell `$procdff$6683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\indvar_flatten17_reg_97' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4866$1297'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ii_reg_142' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4858$1285'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ic_reg_131' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4850$1271'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4838$1262'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4828$1259'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4818$1256'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4808$1253'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4798$1250'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4784$1246'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4774$1243'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4762$1234'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_done_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4750$1230'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4742$1228'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4133$931'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4133$931'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4126$923'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4126$923'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4119$915'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4119$915'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4112$907'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4112$907'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\icmp_ln49_reg_492' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4104$903'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\icmp_ln49_reg_492_pp0_iter1_reg' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4104$903'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\icmp_ln49_reg_492_pp0_iter2_reg' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4104$903'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_reg_506' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4097$895'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_8_reg_511' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4097$895'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_13_reg_571' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4090$887'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_14_reg_576' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4090$887'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\add_ln49_reg_546' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4082$879'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_11_reg_551' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4082$879'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_12_reg_556' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4082$879'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_9_reg_526' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4075$871'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_10_reg_531' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4075$871'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\x_reg_168' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4067$857'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\q_reg_276' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4059$852'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4047$835'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4037$830'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4025$817'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_done_reg' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4013$813'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4005$811'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\add_ln81_reg_91' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3680$769'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3672$761'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3664$753'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\ap_done_reg' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3652$747'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3644$745'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\accum_in_4_preg' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3634$740'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc424.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3491$701'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc424.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3479$692'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc424.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3471$690'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\tmp_15_i_i_reg_167' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3268$631'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\tmp_16_i_i_reg_172' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3268$631'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\sub_i_i_i_reg_177' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3262$629'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\mul_i_i_i_reg_187' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3256$627'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\ap_done_reg' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3244$623'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3236$621'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_3' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2944$555'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_2' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2938$549'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_1' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2932$543'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_0' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2926$537'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputCount_3' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2920$535'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputChanIdx_3' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2914$529'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\icmp_ln88_reg_297' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2908$527'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\empty_reg_91' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2900$518'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2892$516'.
  created $dff cell `$procdff$6747' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7370$3518'.
  created $dff cell `$procdff$6748' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7360$3510'.
  created $dff cell `$procdff$6749' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7350$3502'.
  created $dff cell `$procdff$6750' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7337$3495'.
  created $dff cell `$procdff$6751' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7337$3495'.
  created $dff cell `$procdff$6752' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7328$3493'.
  created $dff cell `$procdff$6753' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7319$3491'.
  created $dff cell `$procdff$6754' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7307$3487'.
  created $dff cell `$procdff$6755' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7295$3483'.
  created $dff cell `$procdff$6756' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_04_read_reg_147' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2497$372'.
  created $dff cell `$procdff$6757' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_15_read_reg_152' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2497$372'.
  created $dff cell `$procdff$6758' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\storeOutput7_read_reg_157' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2497$372'.
  created $dff cell `$procdff$6759' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\max_vals_0' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2491$361'.
  created $dff cell `$procdff$6760' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2479$357'.
  created $dff cell `$procdff$6761' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\ap_done_reg' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2467$351'.
  created $dff cell `$procdff$6762' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\ap_CS_fsm' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2459$349'.
  created $dff cell `$procdff$6763' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2300$347'.
  created $dff cell `$procdff$6764' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2300$347'.
  created $dff cell `$procdff$6765' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2240$316'.
  created $dff cell `$procdff$6766' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2240$316'.
  created $dff cell `$procdff$6767' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2240$316'.
  created $dff cell `$procdff$6768' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
  created $dff cell `$procdff$6769' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
  created $dff cell `$procdff$6770' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
  created $dff cell `$procdff$6771' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
  created $dff cell `$procdff$6772' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
  created $dff cell `$procdff$6773' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
  created $dff cell `$procdff$6774' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
  created $dff cell `$procdff$6775' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2110$283'.
  created $dff cell `$procdff$6776' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2110$283'.
  created $dff cell `$procdff$6777' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2110$283'.
  created $dff cell `$procdff$6778' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6779' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6780' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6781' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6782' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6783' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6784' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6785' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_7' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
  created $dff cell `$procdff$6786' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x.\mOutPtr' using process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1978$250'.
  created $dff cell `$procdff$6787' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1978$250'.
  created $dff cell `$procdff$6788' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x.\internal_full_n' using process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1978$250'.
  created $dff cell `$procdff$6789' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6790' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6791' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6792' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6793' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6794' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6795' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6796' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
  created $dff cell `$procdff$6797' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1846$217'.
  created $dff cell `$procdff$6798' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1846$217'.
  created $dff cell `$procdff$6799' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1846$217'.
  created $dff cell `$procdff$6800' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6801' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6802' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_2' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6803' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_3' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6804' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_4' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6805' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_5' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6806' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_6' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6807' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_7' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
  created $dff cell `$procdff$6808' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1714$184'.
  created $dff cell `$procdff$6809' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1714$184'.
  created $dff cell `$procdff$6810' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1714$184'.
  created $dff cell `$procdff$6811' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1654$182'.
  created $dff cell `$procdff$6812' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1654$182'.
  created $dff cell `$procdff$6813' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1594$151'.
  created $dff cell `$procdff$6814' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1594$151'.
  created $dff cell `$procdff$6815' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1594$151'.
  created $dff cell `$procdff$6816' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1534$149'.
  created $dff cell `$procdff$6817' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1534$149'.
  created $dff cell `$procdff$6818' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1474$118'.
  created $dff cell `$procdff$6819' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1474$118'.
  created $dff cell `$procdff$6820' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1474$118'.
  created $dff cell `$procdff$6821' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_tdf8_readInputs57_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1221$68'.
  created $dff cell `$procdff$6822' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1209$64'.
  created $dff cell `$procdff$6823' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_channel_write_input_indices_1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1197$60'.
  created $dff cell `$procdff$6824' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_channel_write_input_indices_0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1185$56'.
  created $dff cell `$procdff$6825' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_17.\loop_dataflow_output_count' using process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:249$20'.
  created $dff cell `$procdff$6826' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_17.\loop_dataflow_input_count' using process `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:237$6'.
  created $dff cell `$procdff$6827' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9636$3408'.
Removing empty process `td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9636$3408'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2766$3858'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2766$3858'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2762$3857'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2754$3856'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2754$3856'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2741$3855'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2741$3855'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9317$3373'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9228$3372'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9228$3372'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9615$3853'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9615$3853'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9611$3852'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9604$3851'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9604$3851'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9138$3849'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9138$3849'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9134$3848'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9127$3847'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9127$3847'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8957$3333'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8957$3333'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8948$3331'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8912$3330'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8912$3330'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8849$3320'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8783$3306'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8783$3306'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8764$3305'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8764$3305'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8461$3258'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8297$3248'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8297$3248'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8287$3237'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9207$3845'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9207$3845'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9203$3844'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9196$3843'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9196$3843'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7987$3093'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7977$3082'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8049$3842'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8048$3841'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8047$3840'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8046$3839'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8045$3838'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8044$3837'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8043$3836'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8042$3835'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8041$3834'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8040$3833'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8039$3832'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8209$3821'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8209$3821'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8199$3813'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8199$3813'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8189$3805'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8189$3805'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8176$3798'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8176$3798'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8167$3796'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8167$3796'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8158$3794'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8158$3794'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8146$3790'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8146$3790'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8134$3786'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8134$3786'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7767$3033'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7767$3033'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7757$3022'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7812$3711'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7811$3710'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7810$3709'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7809$3708'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7808$3707'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7895$3696'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7895$3696'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7885$3688'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7885$3688'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7875$3680'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7875$3680'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7863$3676'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7863$3676'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7851$3672'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7851$3672'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7458$2884'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7458$2884'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7448$2873'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7517$3666'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7516$3665'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7515$3664'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7514$3663'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7513$3662'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7512$3661'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7511$3660'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7510$3659'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7509$3658'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7508$3657'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7507$3656'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7683$3645'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7683$3645'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7673$3637'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7673$3637'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7663$3629'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7663$3629'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7650$3622'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7650$3622'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7637$3615'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7637$3615'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7628$3613'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7628$3613'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7619$3611'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7619$3611'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7607$3607'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7607$3607'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7595$3603'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7595$3603'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$2739'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7088$2684'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7045$2668'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7045$2668'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7037$2649'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7037$2649'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7029$2642'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7029$2642'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7021$2638'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7021$2638'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7013$2619'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7013$2619'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7005$2612'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7005$2612'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6997$2608'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6997$2608'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6989$2589'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6989$2589'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6981$2582'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6981$2582'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6973$2563'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6973$2563'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6965$2556'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6965$2556'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6957$2537'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6957$2537'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6949$2518'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6949$2518'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6941$2511'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6941$2511'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6933$2492'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6933$2492'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6925$2485'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6925$2485'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6917$2481'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6917$2481'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6909$2462'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6909$2462'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6903$2441'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6903$2441'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6897$2422'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6897$2422'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6890$2401'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6890$2401'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6884$2380'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6884$2380'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6877$2359'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6877$2359'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6865$2353'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6865$2353'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6853$2332'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6853$2332'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6845$2330'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6845$2330'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$2329'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6459$2238'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6381$2184'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6381$2184'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6373$2160'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6373$2160'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6365$2144'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6365$2144'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6357$2128'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6357$2128'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6343$2120'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6343$2120'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6329$2112'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6329$2112'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6321$2100'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6321$2100'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6313$2088'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6313$2088'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6299$2080'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6299$2080'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6285$2072'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6285$2072'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6277$2070'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6277$2070'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6269$2062'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6269$2062'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6261$2054'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6261$2054'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6253$2046'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6253$2046'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6245$2038'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6245$2038'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6237$2030'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6237$2030'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6229$2024'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6229$2024'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6221$2020'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6221$2020'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6213$2018'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6213$2018'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6205$2016'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6205$2016'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6198$2010'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6198$2010'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6190$2002'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6190$2002'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6179$2000'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6169$1996'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6162$1992'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6162$1992'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6154$1986'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6154$1986'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6147$1980'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6147$1980'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6141$1972'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6141$1972'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6128$1966'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6122$1960'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6122$1960'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6114$1946'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6114$1946'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6106$1932'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6106$1932'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6098$1918'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6098$1918'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6090$1904'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6090$1904'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6082$1890'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6082$1890'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6070$1879'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6070$1879'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6056$1872'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6056$1872'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6044$1859'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6044$1859'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6032$1855'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6032$1855'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6024$1853'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6024$1853'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1852'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5682$1823'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5621$1771'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5621$1771'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5613$1765'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5613$1765'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5605$1761'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5605$1761'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5597$1752'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5597$1752'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5589$1745'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5589$1745'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5581$1727'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5581$1727'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5573$1725'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5573$1725'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5565$1719'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5565$1719'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5557$1711'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5557$1711'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5549$1701'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5549$1701'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5541$1697'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5541$1697'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5533$1695'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5533$1695'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5525$1689'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5525$1689'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5517$1685'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5517$1685'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5511$1683'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5511$1683'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5505$1675'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5505$1675'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5499$1667'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5499$1667'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5493$1661'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5493$1661'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5486$1657'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5486$1657'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5477$1655'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5477$1655'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5471$1649'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5471$1649'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5463$1633'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5463$1633'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5455$1619'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5455$1619'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5447$1603'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5447$1603'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5439$1587'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5439$1587'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5431$1571'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5431$1571'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5419$1560'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5419$1560'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5409$1557'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5409$1557'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5395$1553'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5395$1553'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5385$1550'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5385$1550'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5373$1539'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5373$1539'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5361$1535'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5361$1535'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5353$1533'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5353$1533'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1532'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5110$1498'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5055$1451'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5055$1451'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5047$1445'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5047$1445'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5039$1439'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5039$1439'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5031$1435'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5031$1435'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5023$1429'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5023$1429'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5015$1427'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5015$1427'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5007$1419'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5007$1419'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4999$1413'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4999$1413'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4991$1397'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4991$1397'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4983$1393'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4983$1393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4975$1391'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4975$1391'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4967$1385'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4967$1385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4959$1381'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4959$1381'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4953$1375'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4953$1375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4947$1367'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4947$1367'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4941$1359'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4941$1359'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4935$1355'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4935$1355'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4928$1351'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4928$1351'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4908$1349'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4900$1345'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4900$1345'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4890$1339'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4882$1325'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4882$1325'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4874$1311'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4874$1311'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4866$1297'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4866$1297'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4858$1285'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4858$1285'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4850$1271'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4850$1271'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4838$1262'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4838$1262'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4828$1259'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4828$1259'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4818$1256'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4818$1256'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4808$1253'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4808$1253'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4798$1250'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4798$1250'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4784$1246'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4784$1246'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4774$1243'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4774$1243'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4762$1234'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4762$1234'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4750$1230'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4750$1230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4742$1228'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4742$1228'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$1227'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4482$1197'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4458$1193'.
Found and cleaned up 9 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4346$1143'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4346$1143'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4332$1122'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4332$1122'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4318$1101'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4318$1101'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4304$1080'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4304$1080'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4290$1059'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4290$1059'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4282$1057'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4282$1057'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4274$1049'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4274$1049'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4256$1041'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4256$1041'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4248$1035'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4248$1035'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4240$1031'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4240$1031'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4232$1029'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4232$1029'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4224$1027'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4224$1027'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4216$1023'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4216$1023'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4208$1019'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4208$1019'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4200$1017'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4200$1017'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4192$1015'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4192$1015'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4184$991'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4184$991'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4176$967'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4176$967'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4158$953'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4158$953'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4140$939'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4140$939'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4133$931'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4133$931'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4126$923'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4126$923'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4119$915'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4119$915'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4112$907'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4112$907'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4104$903'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4104$903'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4097$895'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4097$895'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4090$887'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4090$887'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4082$879'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4082$879'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4075$871'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4075$871'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4067$857'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4067$857'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4059$852'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4059$852'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4047$835'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4047$835'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4037$830'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4037$830'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4025$817'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4025$817'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4013$813'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4013$813'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4005$811'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4005$811'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$810'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3783$804'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3734$793'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3734$793'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3726$789'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3726$789'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3718$785'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3718$785'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3710$781'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3710$781'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3702$779'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3702$779'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3694$775'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3694$775'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3686$771'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3686$771'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3680$769'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3680$769'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3672$761'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3672$761'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3664$753'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3664$753'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3652$747'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3652$747'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3644$745'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3644$745'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3634$740'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3634$740'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$739'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3546$735'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3533$734'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3533$734'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3525$727'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3525$727'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3517$720'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3517$720'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3509$716'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3509$716'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3501$709'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3501$709'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3491$701'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3491$701'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3479$692'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3479$692'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3471$690'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3471$690'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$689'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3406$681'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3323$672'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3323$672'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3315$663'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3315$663'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3307$656'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3307$656'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3299$654'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3299$654'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3291$650'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3291$650'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3283$648'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3283$648'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3275$633'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3275$633'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3268$631'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3268$631'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3262$629'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3262$629'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3256$627'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3256$627'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3244$623'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3244$623'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3236$621'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3236$621'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$620'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3030$605'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3030$605'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3022$599'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3022$599'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3014$593'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3014$593'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3006$589'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3006$589'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2998$585'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2998$585'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2990$581'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2990$581'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2982$577'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2982$577'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2974$575'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2974$575'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2966$571'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2966$571'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2958$567'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2958$567'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2950$561'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2950$561'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2944$555'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2944$555'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2938$549'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2938$549'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2932$543'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2932$543'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2926$537'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2926$537'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2920$535'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2920$535'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2914$529'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2914$529'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2908$527'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2908$527'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2900$518'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2900$518'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2892$516'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2892$516'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7210$3539'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7209$3538'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7208$3537'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7207$3536'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7206$3535'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7205$3534'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7204$3533'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7203$3532'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7202$3531'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7201$3530'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7200$3529'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7370$3518'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7370$3518'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7360$3510'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7360$3510'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7350$3502'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7350$3502'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7337$3495'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7337$3495'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7328$3493'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7328$3493'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7319$3491'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7319$3491'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7307$3487'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7307$3487'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7295$3483'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7295$3483'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$509'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2651$502'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2647$494'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2643$490'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2601$456'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2601$456'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2593$445'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2593$445'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2585$443'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2585$443'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2577$432'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2577$432'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2569$430'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2569$430'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2561$419'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2561$419'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2553$417'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2553$417'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2545$406'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2545$406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2537$404'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2537$404'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2529$386'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2529$386'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2521$382'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2521$382'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2513$378'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2513$378'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2505$374'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2505$374'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2497$372'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2497$372'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2491$361'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2491$361'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2479$357'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2479$357'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2467$351'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2467$351'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2459$349'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2459$349'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2311$348'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2311$348'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2300$347'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2300$347'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2233$346'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2232$345'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2231$344'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2240$316'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2240$316'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2186$315'.
Removing empty process `td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2186$315'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
Removing empty process `td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2170$314'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2103$313'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2102$312'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2101$311'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2110$283'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2110$283'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2055$282'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2055$282'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:2038$281'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1971$280'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1970$279'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1969$278'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1978$250'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1978$250'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1923$249'.
Removing empty process `td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1923$249'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
Removing empty process `td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1906$248'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1839$247'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1838$246'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1837$245'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1846$217'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1846$217'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1791$216'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1791$216'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1774$215'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1707$214'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1706$213'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1705$212'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1714$184'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1714$184'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1665$183'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1665$183'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1654$182'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1654$182'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1587$181'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1586$180'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1585$179'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1594$151'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1594$151'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1545$150'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1545$150'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1534$149'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1534$149'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1467$148'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1466$147'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1465$146'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1474$118'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1474$118'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$117'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1221$68'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1221$68'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1209$64'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1209$64'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1197$60'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1197$60'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1185$56'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1185$56'.
Removing empty process `td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:0$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:285$50'.
Removing empty process `td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:285$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:277$44'.
Removing empty process `td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:277$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:269$38'.
Removing empty process `td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:269$38'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:261$34'.
Removing empty process `td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:261$34'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:249$20'.
Removing empty process `td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:249$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:237$6'.
Removing empty process `td_fused_top_tdf8_17.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:237$6'.
Cleaned up 551 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_tdf8_get_next_ijk.
<suppressed ~181 debug messages>
Optimizing module td_fused_top_tdf8_readInputs57.
<suppressed ~317 debug messages>
Optimizing module td_fused_top_tdf8_readFilters56.
<suppressed ~212 debug messages>
Optimizing module td_fused_top_tdf8_dot_product.
<suppressed ~227 debug messages>
Optimizing module td_fused_top_tdf8_accum_1.
<suppressed ~326 debug messages>
Optimizing module td_fused_top_tdf8_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc424.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf8_adjust.
<suppressed ~33 debug messages>
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.
<suppressed ~42 debug messages>
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf8_poolOutputs.
<suppressed ~78 debug messages>
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
<suppressed ~21 debug messages>
Optimizing module td_fused_top_tdf8_17.
<suppressed ~17 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module td_fused_top_tdf8_get_next_ijk.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_tdf8_17.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
<suppressed ~732 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
<suppressed ~273 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
<suppressed ~264 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
<suppressed ~216 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
<suppressed ~33 debug messages>
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
<suppressed ~255 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_17'.
<suppressed ~27 debug messages>
Removed a total of 959 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9402$3375: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:9402$3375: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4145.
    dead port 2/2 on $mux $procmux$4139.
    dead port 2/2 on $mux $procmux$4133.
    dead port 2/2 on $mux $procmux$4118.
    dead port 2/2 on $mux $procmux$4112.
    dead port 2/2 on $mux $procmux$4106.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4211.
    dead port 2/2 on $mux $procmux$4205.
    dead port 2/2 on $mux $procmux$4199.
    dead port 2/2 on $mux $procmux$4181.
    dead port 2/2 on $mux $procmux$4175.
    dead port 2/2 on $mux $procmux$4169.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4303.
    dead port 2/2 on $mux $procmux$4297.
    dead port 2/2 on $mux $procmux$4291.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4400.
    dead port 2/2 on $mux $procmux$4394.
    dead port 2/2 on $mux $procmux$4388.
    dead port 2/2 on $mux $procmux$4373.
    dead port 2/2 on $mux $procmux$4367.
    dead port 2/2 on $mux $procmux$4361.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4519.
    dead port 2/2 on $mux $procmux$4519.
    dead port 1/2 on $mux $procmux$4534.
    dead port 2/2 on $mux $procmux$4534.
    dead port 1/2 on $mux $procmux$4504.
    dead port 2/2 on $mux $procmux$4504.
    dead port 1/2 on $mux $procmux$4495.
    dead port 2/2 on $mux $procmux$4495.
    dead port 1/2 on $mux $procmux$4528.
    dead port 2/2 on $mux $procmux$4528.
    dead port 1/2 on $mux $procmux$4513.
    dead port 2/2 on $mux $procmux$4513.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4673.
    dead port 2/2 on $mux $procmux$4679.
    dead port 2/2 on $mux $procmux$4697.
    dead port 2/2 on $mux $procmux$4655.
    dead port 2/2 on $mux $procmux$4691.
    dead port 1/2 on $mux $procmux$4671.
    dead port 1/2 on $mux $procmux$4689.
    dead port 2/2 on $mux $procmux$4649.
    dead port 1/2 on $mux $procmux$4647.
    dead port 2/2 on $mux $procmux$4583.
    dead port 2/2 on $mux $procmux$4637.
    dead port 2/2 on $mux $procmux$4631.
    dead port 1/2 on $mux $procmux$4581.
    dead port 2/2 on $mux $procmux$4590.
    dead port 2/2 on $mux $procmux$4598.
    dead port 2/2 on $mux $procmux$4607.
    dead port 1/2 on $mux $procmux$4629.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4898.
    dead port 2/2 on $mux $procmux$4898.
    dead port 1/2 on $mux $procmux$4974.
    dead port 2/2 on $mux $procmux$4974.
    dead port 1/2 on $mux $procmux$4864.
    dead port 2/2 on $mux $procmux$4866.
    dead port 2/2 on $mux $procmux$4873.
    dead port 2/2 on $mux $procmux$4881.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5027.
    dead port 1/2 on $mux $procmux$5025.
    dead port 2/2 on $mux $procmux$5042.
    dead port 1/2 on $mux $procmux$5168.
    dead port 2/2 on $mux $procmux$5168.
    dead port 2/2 on $mux $procmux$5034.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5427.
    dead port 1/2 on $mux $procmux$5433.
    dead port 1/2 on $mux $procmux$5436.
    dead port 1/2 on $mux $procmux$5533.
    dead port 1/2 on $mux $procmux$5421.
    dead port 1/2 on $mux $procmux$5536.
    dead port 1/2 on $mux $procmux$5539.
    dead port 2/2 on $mux $procmux$5541.
    dead port 1/2 on $mux $procmux$5548.
    dead port 1/2 on $mux $procmux$5551.
    dead port 2/2 on $mux $procmux$5553.
    dead port 2/2 on $mux $procmux$5233.
    dead port 1/2 on $mux $procmux$5560.
    dead port 1/2 on $mux $procmux$5424.
    dead port 2/2 on $mux $procmux$5562.
    dead port 1/2 on $mux $procmux$5473.
    dead port 2/2 on $mux $procmux$5568.
    dead port 1/2 on $mux $procmux$5476.
    dead port 1/2 on $mux $procmux$5442.
    dead port 1/2 on $mux $procmux$5578.
    dead port 1/2 on $mux $procmux$5581.
    dead port 1/2 on $mux $procmux$5584.
    dead port 2/2 on $mux $procmux$5586.
    dead port 2/2 on $mux $procmux$5242.
    dead port 1/2 on $mux $procmux$5593.
    dead port 2/2 on $mux $procmux$5250.
    dead port 2/2 on $mux $procmux$5253.
    dead port 1/2 on $mux $procmux$5596.
    dead port 2/2 on $mux $procmux$5598.
    dead port 2/2 on $mux $procmux$5255.
    dead port 1/2 on $mux $procmux$5605.
    dead port 2/2 on $mux $procmux$5607.
    dead port 2/2 on $mux $procmux$5493.
    dead port 2/2 on $mux $procmux$5265.
    dead port 2/2 on $mux $procmux$5274.
    dead port 2/2 on $mux $procmux$5613.
    dead port 2/2 on $mux $procmux$5277.
    dead port 2/2 on $mux $procmux$5279.
    dead port 2/2 on $mux $procmux$5487.
    dead port 2/2 on $mux $procmux$5290.
    dead port 2/2 on $mux $procmux$5302.
    dead port 2/2 on $mux $procmux$5315.
    dead port 2/2 on $mux $procmux$5478.
    dead port 1/2 on $mux $procmux$5458.
    dead port 1/2 on $mux $procmux$5331.
    dead port 1/2 on $mux $procmux$5334.
    dead port 1/2 on $mux $procmux$5337.
    dead port 1/2 on $mux $procmux$5343.
    dead port 1/2 on $mux $procmux$5346.
    dead port 1/2 on $mux $procmux$5352.
    dead port 1/2 on $mux $procmux$5361.
    dead port 1/2 on $mux $procmux$5364.
    dead port 1/2 on $mux $procmux$5461.
    dead port 1/2 on $mux $procmux$5367.
    dead port 1/2 on $mux $procmux$5373.
    dead port 1/2 on $mux $procmux$5376.
    dead port 1/2 on $mux $procmux$5382.
    dead port 1/2 on $mux $procmux$5464.
    dead port 2/2 on $mux $procmux$5466.
    dead port 1/2 on $mux $procmux$5485.
    dead port 1/2 on $mux $procmux$5391.
    dead port 1/2 on $mux $procmux$5394.
    dead port 1/2 on $mux $procmux$5397.
    dead port 1/2 on $mux $procmux$5403.
    dead port 1/2 on $mux $procmux$5406.
    dead port 1/2 on $mux $procmux$5412.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5721.
    dead port 2/2 on $mux $procmux$5709.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3410$688: \grp_fu_77_p2 -> { 1'0 \grp_fu_77_p2 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5854.
    dead port 2/2 on $mux $procmux$5854.
    dead port 2/2 on $mux $procmux$5829.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5892.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6033.
    dead port 1/2 on $mux $procmux$6023.
    dead port 1/2 on $mux $procmux$6072.
    dead port 2/2 on $mux $procmux$6072.
    dead port 1/2 on $mux $procmux$6060.
    dead port 2/2 on $mux $procmux$6060.
    dead port 2/2 on $mux $procmux$6042.
    dead port 2/2 on $mux $procmux$6014.
    dead port 2/2 on $mux $procmux$6025.
    dead port 1/2 on $mux $procmux$6054.
    dead port 2/2 on $mux $procmux$6054.
    dead port 1/2 on $mux $procmux$6066.
    dead port 2/2 on $mux $procmux$6066.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 149 multiplexer ports.
<suppressed ~585 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3930: { $procmux$3974_CMP $procmux$3973_CMP $auto$opt_reduce.cc:134:opt_mux$6882 }
    New ctrl vector for $pmux cell $procmux$3945: { $procmux$3974_CMP $procmux$3973_CMP $auto$opt_reduce.cc:134:opt_mux$6884 }
    New ctrl vector for $pmux cell $procmux$3925: { $procmux$3974_CMP $auto$opt_reduce.cc:134:opt_mux$6886 }
    New ctrl vector for $pmux cell $procmux$3965: { $procmux$3974_CMP $auto$opt_reduce.cc:134:opt_mux$6888 }
    New ctrl vector for $pmux cell $procmux$3940: { $procmux$3974_CMP $procmux$3973_CMP $auto$opt_reduce.cc:134:opt_mux$6890 }
    New ctrl vector for $pmux cell $procmux$3920: { $procmux$3974_CMP $auto$opt_reduce.cc:134:opt_mux$6892 }
    New ctrl vector for $pmux cell $procmux$3935: { $procmux$3974_CMP $procmux$3973_CMP $auto$opt_reduce.cc:134:opt_mux$6894 }
    New ctrl vector for $pmux cell $procmux$3970: { }
    New ctrl vector for $pmux cell $procmux$3915: { $procmux$3974_CMP $auto$opt_reduce.cc:134:opt_mux$6896 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$4030: { }
    New ctrl vector for $pmux cell $procmux$3980: { $procmux$4034_CMP $procmux$4033_CMP $auto$opt_reduce.cc:134:opt_mux$6898 }
    New ctrl vector for $pmux cell $procmux$3975: { $procmux$4034_CMP $auto$opt_reduce.cc:134:opt_mux$6900 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$4065: { $procmux$4074_CMP $procmux$4072_CMP $auto$opt_reduce.cc:134:opt_mux$6902 }
    New ctrl vector for $pmux cell $procmux$4070: { $procmux$4074_CMP $auto$opt_reduce.cc:134:opt_mux$6904 $procmux$4071_CMP }
    New ctrl vector for $pmux cell $procmux$4055: { $procmux$4074_CMP $procmux$4073_CMP $auto$opt_reduce.cc:134:opt_mux$6906 }
    New ctrl vector for $pmux cell $procmux$4050: { $procmux$4054_CMP $auto$opt_reduce.cc:134:opt_mux$6908 $procmux$4051_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4131:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4131_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4131_Y [0]
      New connections: $procmux$4131_Y [15:1] = { $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] $procmux$4131_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4104:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4104_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4104_Y [0]
      New connections: $procmux$4104_Y [15:1] = { $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4148:
      Old ports: A=16'0000000000000000, B=$procmux$4131_Y, Y=$procmux$4148_Y
      New ports: A=1'0, B=$procmux$4131_Y [0], Y=$procmux$4148_Y [0]
      New connections: $procmux$4148_Y [15:1] = { $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] $procmux$4148_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4121:
      Old ports: A=16'0000000000000000, B=$procmux$4104_Y, Y=$procmux$4121_Y
      New ports: A=1'0, B=$procmux$4104_Y [0], Y=$procmux$4121_Y [0]
      New connections: $procmux$4121_Y [15:1] = { $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] $procmux$4121_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4197:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4197_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4197_Y [0]
      New connections: $procmux$4197_Y [15:1] = { $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] $procmux$4197_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4167:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4167_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4167_Y [0]
      New connections: $procmux$4167_Y [15:1] = { $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] $procmux$4167_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4214:
      Old ports: A=16'0000000000000000, B=$procmux$4197_Y, Y=$procmux$4214_Y
      New ports: A=1'0, B=$procmux$4197_Y [0], Y=$procmux$4214_Y [0]
      New connections: $procmux$4214_Y [15:1] = { $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] $procmux$4214_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4184:
      Old ports: A=16'0000000000000000, B=$procmux$4167_Y, Y=$procmux$4184_Y
      New ports: A=1'0, B=$procmux$4167_Y [0], Y=$procmux$4184_Y [0]
      New connections: $procmux$4184_Y [15:1] = { $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] $procmux$4184_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4289:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4289_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4289_Y [0]
      New connections: $procmux$4289_Y [15:1] = { $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] $procmux$4289_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4306:
      Old ports: A=16'0000000000000000, B=$procmux$4289_Y, Y=$procmux$4306_Y
      New ports: A=1'0, B=$procmux$4289_Y [0], Y=$procmux$4306_Y [0]
      New connections: $procmux$4306_Y [15:1] = { $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] $procmux$4306_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4386:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4386_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4386_Y [0]
      New connections: $procmux$4386_Y [15:1] = { $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4359:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4359_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4359_Y [0]
      New connections: $procmux$4359_Y [15:1] = { $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] $procmux$4359_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4403:
      Old ports: A=16'0000000000000000, B=$procmux$4386_Y, Y=$procmux$4403_Y
      New ports: A=1'0, B=$procmux$4386_Y [0], Y=$procmux$4403_Y [0]
      New connections: $procmux$4403_Y [15:1] = { $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] $procmux$4403_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4376:
      Old ports: A=16'0000000000000000, B=$procmux$4359_Y, Y=$procmux$4376_Y
      New ports: A=1'0, B=$procmux$4359_Y [0], Y=$procmux$4376_Y [0]
      New connections: $procmux$4376_Y [15:1] = { $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] $procmux$4376_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
  Optimizing cells in module \td_fused_top_tdf8_17.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Finding identical cells in module `\td_fused_top_tdf8_17'.
Removed a total of 41 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6502 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6503 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6504 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6509 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \opcode, Q = \opcode_buf1).
Adding EN signal on $procdff$6507 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6508 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6510 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6511 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6512 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6516 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6515 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6520 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6519 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6524 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8292$3247_DATA, Q = \q0).
Adding EN signal on $procdff$6531 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6530 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6536 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7982$3092_DATA, Q = \q0).
Adding EN signal on $procdff$6532 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7992$3103_DATA, Q = \q1).
Adding SRST signal on $procdff$6546 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6547 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4272_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6928 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4270_Y, Q = \tptr).
Adding SRST signal on $procdff$6548 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4280_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6930 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4278_Y, Q = \iptr).
Adding SRST signal on $procdff$6544 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4252_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6932 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4252_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6545 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6542 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4244_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6937 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4244_Y, Q = \count).
Adding SRST signal on $procdff$6543 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4258_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6941 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:8181$3804_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6541 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4236_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6943 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4236_Y, Q = \full_n).
Adding SRST signal on $procdff$6540 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4225_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6947 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6549 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7770$3034_DATA, Q = \q1).
Adding EN signal on $procdff$6550 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7762$3032_DATA, Q = \q0).
Adding SRST signal on $procdff$6558 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4352_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6953 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4350_Y, Q = \iptr).
Adding SRST signal on $procdff$6556 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4336_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6955 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4336_Y, Q = \count).
Adding SRST signal on $procdff$6557 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4344_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6959 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4342_Y, Q = \tptr).
Adding SRST signal on $procdff$6555 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4328_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6961 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4328_Y, Q = \full_n).
Adding SRST signal on $procdff$6554 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4317_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6965 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6562 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7453$2883_DATA, Q = \q0).
Adding SRST signal on $procdff$6569 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4447_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6970 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7655$3628_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6575 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4475_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6972 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4473_Y, Q = \tptr).
Adding SRST signal on $procdff$6576 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4483_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6974 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4481_Y, Q = \iptr).
Adding SRST signal on $procdff$6567 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4425_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6976 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4425_Y, Q = \full_n).
Adding SRST signal on $procdff$6568 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4433_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6980 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4433_Y, Q = \count).
Adding SRST signal on $procdff$6566 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4414_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6984 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6574 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6572 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4455_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6989 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4455_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6573 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6571 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4461_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6994 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7642$3621_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6570 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4441_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6996 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4441_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6584 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $procmux$4559_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7000 ($sdff) from module td_fused_top_tdf8_get_next_ijk (D = $procmux$4559_Y, Q = \start_once_reg).
Adding EN signal on $procdff$6583 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7140$2733_Y, Q = \i_out).
Adding SRST signal on $auto$ff.cc:262:slice$7004 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln146_fu_264_p2, Q = \i_out, rval = 16'0000000000000000).
Adding EN signal on $procdff$6582 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7142$2735_Y, Q = \i_8).
Adding SRST signal on $auto$ff.cc:262:slice$7006 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln145_fu_258_p2, Q = \i_8, rval = 16'0000000000000000).
Adding EN signal on $procdff$6581 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7138$2731_Y, Q = \i_p).
Adding SRST signal on $auto$ff.cc:262:slice$7008 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \select_ln135_fu_328_p3, Q = \i_p, rval = 2'00).
Adding EN signal on $procdff$6580 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7136$2729_Y, Q = \j_out).
Adding SRST signal on $auto$ff.cc:262:slice$7010 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln141_fu_246_p2, Q = \j_out, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6586 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding EN signal on $procdff$6579 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7132$2725_Y, Q = \j_8).
Adding SRST signal on $auto$ff.cc:262:slice$7013 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln140_fu_240_p2, Q = \j_8, rval = 16'0000000000000000).
Adding EN signal on $procdff$6578 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7130$2723_Y, Q = \j_p).
Adding SRST signal on $auto$ff.cc:262:slice$7015 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln131_fu_204_p2, Q = \j_p, rval = 2'00).
Adding SRST signal on $procdff$6585 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $procmux$4564_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6577 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7134$2727_Y, Q = \k_8).
Adding SRST signal on $auto$ff.cc:262:slice$7020 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \select_ln138_fu_378_p3, Q = \k_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6629 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6628 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4847_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6627 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4839_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7026 ($sdff) from module td_fused_top_tdf8_readInputs57 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6626 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4834_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7030 ($sdff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4832_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6625 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4826_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7032 ($sdff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4826_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$6623 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4816_Y, Q = \indvar_flatten47_reg_192).
Adding EN signal on $procdff$6622 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4811_Y, Q = \indvar_flatten_reg_216).
Adding EN signal on $procdff$6621 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4806_Y, Q = \jj_reg_227).
Adding EN signal on $procdff$6620 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4801_Y, Q = \kk_0_i_reg_239).
Adding EN signal on $procdff$6619 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6415$2226_Y, Q = \add_ln19_1_reg_1033).
Adding EN signal on $procdff$6618 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6419$2228_Y, Q = \add_ln20_1_reg_1028).
Adding EN signal on $procdff$6617 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6539$2271_Y, Q = \or_ln23_5_reg_1021).
Adding EN signal on $procdff$6616 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6421$2229_Y, Q = \add_ln20_reg_1015).
Adding EN signal on $procdff$6615 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6535$2269_Y, Q = \or_ln23_3_reg_1008).
Adding EN signal on $procdff$6614 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6551$2277_Y, Q = \p_cast5_i_mid1_reg_1002).
Adding EN signal on $procdff$6613 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6583$2303_Y, Q = \select_ln19_reg_997).
Adding EN signal on $procdff$6612 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6505$2257_Y, Q = \icmp_ln20_reg_985).
Adding EN signal on $procdff$6611 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6417$2227_Y, Q = \add_ln19_reg_980).
Adding EN signal on $procdff$6610 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6429$2233_Y, Q = \add_ln25_reg_1082).
Adding EN signal on $procdff$6609 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6433$2235_Y, Q = \add_ln33_1_reg_1094).
Adding EN signal on $procdff$6608 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6435$2236_Y, Q = \add_ln33_reg_1087).
Adding EN signal on $procdff$6607 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6595$2315_Y [4:0], Q = \empty_63_reg_1065).
Adding EN signal on $procdff$6606 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6587$2307_Y, Q = \select_ln20_2_reg_1057).
Adding EN signal on $procdff$6605 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6595$2315_Y, Q = \select_ln20_reg_1045).
Adding SRST signal on $auto$ff.cc:262:slice$7062 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \ap_phi_mux_kk_0_i_phi_fu_243_p4 [5], Q = \select_ln20_reg_1045 [5], rval = 1'0).
Adding EN signal on $procdff$6604 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \empty_63_reg_1065, Q = \empty_63_reg_1065_pp0_iter1_reg).
Adding EN signal on $procdff$6603 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \select_ln20_2_reg_1057, Q = \select_ln20_2_reg_1057_pp0_iter1_reg).
Adding EN signal on $procdff$6602 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \icmp_ln19_reg_976_pp0_iter1_reg, Q = \icmp_ln19_reg_976_pp0_iter2_reg).
Adding EN signal on $procdff$6601 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \icmp_ln19_reg_976, Q = \icmp_ln19_reg_976_pp0_iter1_reg).
Adding EN signal on $procdff$6600 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6503$2255_Y, Q = \icmp_ln19_reg_976).
Adding EN signal on $procdff$6599 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6525$2266_Y, Q = \is_padding_reg_969).
Adding EN signal on $procdff$6598 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6549$2276_Y, Q = \p_cast5_i_reg_963).
Adding EN signal on $procdff$6597 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6561$2282_Y, Q = \p_mid137_reg_958).
Adding EN signal on $procdff$6596 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6533$2268_Y, Q = \or_ln23_1_reg_953).
Adding EN signal on $procdff$6595 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6553$2278_Y, Q = \p_cast_reg_947).
Adding EN signal on $procdff$6594 ($dff) from module td_fused_top_tdf8_readInputs57 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6427$2232_Y }, Q = \sext_ln22_reg_941).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7075 ($dffe) from module td_fused_top_tdf8_readInputs57.
Adding EN signal on $procdff$6593 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \j_13 [9:0], Q = \trunc_ln22_reg_935).
Adding EN signal on $procdff$6592 ($dff) from module td_fused_top_tdf8_readInputs57 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6491$2249_Y }, Q = \p_cast_i_reg_929).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7078 ($dffe) from module td_fused_top_tdf8_readInputs57.
Adding EN signal on $procdff$6591 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6593$2313_Y, Q = \select_ln20_5_reg_1077).
Adding SRST signal on $auto$ff.cc:262:slice$7080 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \add_ln20_1_reg_1028, Q = \select_ln20_5_reg_1077, rval = 6'000001).
Adding EN signal on $procdff$6588 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6601$2321_Y, Q = \select_ln33_6_reg_1104).
Adding SRST signal on $auto$ff.cc:262:slice$7082 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \bitcast_ln32_6_fu_884_p1, Q = \select_ln33_6_reg_1104, rval = 16'0000000000000000).
Adding EN signal on $procdff$6587 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6599$2319_Y, Q = \select_ln33_5_reg_1099).
Adding SRST signal on $auto$ff.cc:262:slice$7084 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \bitcast_ln32_5_fu_863_p1, Q = \select_ln33_5_reg_1099, rval = 16'0000000000000000).
Adding EN signal on $procdff$6624 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4821_Y, Q = \ii_reg_204).
Adding EN signal on $procdff$6590 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6585$2305_Y, Q = \select_ln20_1_reg_1051).
Adding EN signal on $procdff$6589 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:6571$2291_Y, Q = \select_ln19_1_reg_1038).
Adding SRST signal on $procdff$6652 ($dff) from module td_fused_top_tdf8_readFilters56 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6651 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$5008_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6650 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$5000_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7095 ($sdff) from module td_fused_top_tdf8_readFilters56 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6649 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4995_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6648 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4990_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$6645 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4972_Y, Q = \ii_reg_134).
Adding EN signal on $procdff$6644 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4967_Y, Q = \indvar_flatten13_reg_123).
Adding EN signal on $procdff$6643 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4962_Y, Q = \indvar_flatten_reg_145).
Adding EN signal on $procdff$6642 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4957_Y, Q = \jj_reg_156).
Adding EN signal on $procdff$6641 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4952_Y, Q = \kk_reg_167).
Adding EN signal on $procdff$6635 ($dff) from module td_fused_top_tdf8_readFilters56 (D = \icmp_ln47_reg_418, Q = \icmp_ln47_reg_418_pp0_iter1_reg).
Adding EN signal on $procdff$6634 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5700$1831_Y, Q = \icmp_ln47_reg_418).
Adding EN signal on $procdff$6633 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5702$1833_Y, Q = \icmp_ln48_reg_422).
Adding EN signal on $procdff$6632 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5708$1838_Y, Q = \select_ln47_1_reg_429).
Adding EN signal on $procdff$6631 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5712$1842_Y, Q = \select_ln48_1_reg_442).
Adding EN signal on $procdff$6630 ($dff) from module td_fused_top_tdf8_readFilters56 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5726$1850_Y }, Q = \sext_ln47_reg_408).
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7121 ($dffe) from module td_fused_top_tdf8_readFilters56.
Adding EN signal on $procdff$6640 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5664$1820_Y, Q = \add_ln55_4_reg_452).
Adding SRST signal on $procdff$6647 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4982_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6646 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4977_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6696 ($dff) from module td_fused_top_tdf8_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6695 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5217_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6694 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5209_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7130 ($sdff) from module td_fused_top_tdf8_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6693 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5204_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6692 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5199_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6689 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5181_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6688 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5176_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6687 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5171_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$6686 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5166_Y, Q = \ic_reg_131).
Adding EN signal on $procdff$6685 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5161_Y, Q = \ii_reg_142).
Adding EN signal on $procdff$6683 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5151_Y, Q = \indvar_flatten_reg_108).
Adding EN signal on $procdff$6682 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5146_Y, Q = \jj_reg_119).
Adding EN signal on $procdff$6681 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5178$1528_Y [4:0], Q = \trunc_ln150_reg_440).
Adding EN signal on $procdff$6680 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5178$1528_Y, Q = \select_ln148_reg_429).
Adding EN signal on $procdff$6679 ($dff) from module td_fused_top_tdf8_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5088$1493_Y, Q = \add_ln148_reg_424).
Adding EN signal on $procdff$6678 ($dff) from module td_fused_top_tdf8_dot_product (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5096$1497_Y, Q = \and_ln147_reg_419).
Adding EN signal on $procdff$6677 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5140$1509_Y, Q = \icmp_ln148_reg_412).
Adding EN signal on $procdff$6676 ($dff) from module td_fused_top_tdf8_dot_product (D = \trunc_ln150_reg_440, Q = \trunc_ln150_reg_440_pp0_iter1_reg).
Adding EN signal on $procdff$6675 ($dff) from module td_fused_top_tdf8_dot_product (D = \icmp_ln147_reg_408, Q = \icmp_ln147_reg_408_pp0_iter1_reg).
Adding EN signal on $procdff$6674 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5138$1507_Y, Q = \icmp_ln147_reg_408).
Adding EN signal on $procdff$6658 ($dff) from module td_fused_top_tdf8_dot_product (D = \weight_vecs_0_q0, Q = \weight_vecs_0_load_reg_480).
Adding EN signal on $procdff$6657 ($dff) from module td_fused_top_tdf8_dot_product (D = \ifmap_vec_q0, Q = \ifmap_vec_load_reg_475).
Adding EN signal on $procdff$6656 ($dff) from module td_fused_top_tdf8_dot_product (D = \grp_fu_153_p2, Q = \mul_reg_485).
Adding EN signal on $procdff$6655 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5160$1514_Y, Q = \select_ln147_2_reg_455).
Adding EN signal on $procdff$6654 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5170$1522_Y, Q = \select_ln148_1_reg_434).
Adding EN signal on $procdff$6653 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:5172$1524_Y, Q = \select_ln148_2_reg_460).
Adding EN signal on $procdff$6684 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5156_Y, Q = \indvar_flatten17_reg_97).
Adding SRST signal on $procdff$6691 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5191_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6690 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5186_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6723 ($dff) from module td_fused_top_tdf8_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$6722 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5689_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6721 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5681_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7174 ($sdff) from module td_fused_top_tdf8_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6720 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5676_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7178 ($sdff) from module td_fused_top_tdf8_accum_1 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6719 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5671_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7180 ($sdff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5671_Y, Q = \ap_enable_reg_pp0_iter2).
Adding SRST signal on $procdff$6718 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5663_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7184 ($sdff) from module td_fused_top_tdf8_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4416$1192_Y, Q = \q_reg_276).
Adding EN signal on $procdff$6717 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5661_Y, Q = \x_reg_168).
Adding EN signal on $procdff$6716 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_10_reg_531).
Adding EN signal on $procdff$6715 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_9_reg_526).
Adding EN signal on $procdff$6714 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_12_reg_556).
Adding EN signal on $procdff$6713 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_11_reg_551).
Adding EN signal on $procdff$6712 ($dff) from module td_fused_top_tdf8_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4414$1191_Y, Q = \add_ln49_reg_546).
Adding EN signal on $procdff$6711 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_14_reg_576).
Adding EN signal on $procdff$6710 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_13_reg_571).
Adding EN signal on $procdff$6709 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_8_reg_511).
Adding EN signal on $procdff$6708 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_506).
Adding EN signal on $procdff$6707 ($dff) from module td_fused_top_tdf8_accum_1 (D = \icmp_ln49_reg_492_pp0_iter1_reg, Q = \icmp_ln49_reg_492_pp0_iter2_reg).
Adding EN signal on $procdff$6706 ($dff) from module td_fused_top_tdf8_accum_1 (D = \icmp_ln49_reg_492, Q = \icmp_ln49_reg_492_pp0_iter1_reg).
Adding EN signal on $procdff$6705 ($dff) from module td_fused_top_tdf8_accum_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:4500$1208_Y, Q = \icmp_ln49_reg_492).
Adding EN signal on $procdff$6704 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$6703 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$6702 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$6701 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$6700 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$6699 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$6698 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$6697 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_7_08_reg_180).
Adding SRST signal on $procdff$6729 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5773_Y, Q = \accum_in_4_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6728 ($dff) from module td_fused_top_tdf8_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 7'0000001).
Adding SRST signal on $procdff$6727 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5762_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6726 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5757_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7214 ($sdff) from module td_fused_top_tdf8_accum_2 (D = \add_ln81_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$6725 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5752_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7216 ($sdff) from module td_fused_top_tdf8_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$6724 ($dff) from module td_fused_top_tdf8_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3773$803_Y, Q = \add_ln81_reg_91).
Adding SRST signal on $procdff$6732 ($dff) from module td_fused_top_Block_entry_proc_proc424 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6731 ($dff) from module td_fused_top_Block_entry_proc_proc424 (D = $procmux$5798_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6730 ($dff) from module td_fused_top_Block_entry_proc_proc424 (D = $procmux$5793_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6738 ($dff) from module td_fused_top_tdf8_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 17'00000000000000001).
Adding SRST signal on $procdff$6737 ($dff) from module td_fused_top_tdf8_adjust (D = $procmux$5876_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6736 ($dff) from module td_fused_top_tdf8_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_187).
Adding EN signal on $procdff$6735 ($dff) from module td_fused_top_tdf8_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_177).
Adding EN signal on $procdff$6734 ($dff) from module td_fused_top_tdf8_adjust (D = \adjustments_q0 [47:32], Q = \tmp_16_i_i_reg_172).
Adding EN signal on $procdff$6733 ($dff) from module td_fused_top_tdf8_adjust (D = \adjustments_q0 [31:16], Q = \tmp_15_i_i_reg_167).
Adding SRST signal on $procdff$6747 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$6746 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $procmux$5942_Y, Q = \empty_reg_91, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7233 ($sdff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3048$609_Y, Q = \empty_reg_91).
Adding EN signal on $procdff$6745 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3068$614_Y, Q = \icmp_ln88_reg_297).
Adding EN signal on $procdff$6744 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:3076$618_Y, Q = \outputChanIdx_3).
Adding SRST signal on $auto$ff.cc:262:slice$7236 ($dffe) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \add_ln96_fu_257_p2, Q = \outputChanIdx_3, rval = 16'0000000000000000).
Adding EN signal on $procdff$6743 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $procmux$5920_Y, Q = \outputCount_3).
Adding SRST signal on $auto$ff.cc:262:slice$7238 ($dffe) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \empty_reg_91, Q = \outputCount_3, rval = 16'0000000000000000).
Adding EN signal on $procdff$6742 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_0).
Adding EN signal on $procdff$6741 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_1).
Adding EN signal on $procdff$6740 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_2).
Adding EN signal on $procdff$6739 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_3).
Adding SRST signal on $procdff$6756 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$6005_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7244 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$6003_Y, Q = \iptr).
Adding SRST signal on $procdff$6755 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5997_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7246 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5995_Y, Q = \tptr).
Adding SRST signal on $procdff$6754 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6753 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6752 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5977_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7250 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5977_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6751 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5983_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7254 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:7342$3501_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6750 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5969_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$7256 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5969_Y, Q = \count).
Adding SRST signal on $procdff$6749 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5961_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7260 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5961_Y, Q = \full_n).
Adding SRST signal on $procdff$6748 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5950_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7264 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6763 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6762 ($dff) from module td_fused_top_tdf8_poolOutputs (D = $procmux$6102_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6761 ($dff) from module td_fused_top_tdf8_poolOutputs (D = $procmux$6097_Y, Q = \grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7272 ($sdff) from module td_fused_top_tdf8_poolOutputs (D = $procmux$6097_Y, Q = \grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg).
Adding EN signal on $procdff$6760 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \p_read, Q = \max_vals_0).
Adding EN signal on $procdff$6758 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \output_indices_15_dout, Q = \output_indices_15_read_reg_152).
Adding EN signal on $procdff$6757 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \output_indices_04_dout, Q = \output_indices_04_read_reg_147).
Adding EN signal on $procdff$6759 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \storeOutput7_dout, Q = \storeOutput7_read_reg_157).
Adding EN signal on $procdff$6764 ($dff) from module td_fused_top_fifo_w8_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6765 ($dff) from module td_fused_top_fifo_w8_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6768 ($dff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6122_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7284 ($sdff) from module td_fused_top_fifo_w8_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6767 ($dff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6135_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7290 ($sdff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6135_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6766 ($dff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6143_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7298 ($sdff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6143_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6769 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6770 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6771 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6772 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6773 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6774 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6775 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$6778 ($dff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6173_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7309 ($sdff) from module td_fused_top_fifo_w8_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6777 ($dff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6186_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7315 ($sdff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6186_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6776 ($dff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6194_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7323 ($sdff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6194_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6779 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6780 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6781 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6782 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6783 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6784 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6785 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6786 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6789 ($dff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6226_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7335 ($sdff) from module td_fused_top_fifo_w4_d8_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6788 ($dff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6239_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7341 ($sdff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6239_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6787 ($dff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6247_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7349 ($sdff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6247_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6790 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6791 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6792 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6793 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6794 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6795 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6796 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6797 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6800 ($dff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6279_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7361 ($sdff) from module td_fused_top_fifo_w8_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6799 ($dff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6292_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7367 ($sdff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6292_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6798 ($dff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6300_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7375 ($sdff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6300_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6801 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6802 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6803 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6804 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6805 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6806 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6807 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6808 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6811 ($dff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6332_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7387 ($sdff) from module td_fused_top_fifo_w1_d8_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6810 ($dff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6345_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7393 ($sdff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6345_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6809 ($dff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6353_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7401 ($sdff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6353_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6812 ($dff) from module td_fused_top_fifo_w16_d2_S_x5_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6813 ($dff) from module td_fused_top_fifo_w16_d2_S_x5_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6816 ($dff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6367_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7407 ($sdff) from module td_fused_top_fifo_w16_d2_S_x5 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6815 ($dff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6380_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7413 ($sdff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6380_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6814 ($dff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6388_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7421 ($sdff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6388_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6817 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6818 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6821 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6402_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7427 ($sdff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6820 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6415_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7433 ($sdff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6415_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6819 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6423_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7441 ($sdff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6423_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$6825 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1281$103_Y, Q = \ap_sync_reg_channel_write_input_indices_0, rval = 1'0).
Adding SRST signal on $procdff$6824 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1283$105_Y, Q = \ap_sync_reg_channel_write_input_indices_1, rval = 1'0).
Adding SRST signal on $procdff$6823 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1291$107_Y, Q = \ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6822 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v:1293$108_Y, Q = \ap_sync_reg_tdf8_readInputs57_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6827 ($dff) from module td_fused_top_tdf8_17 (D = $procmux$6475_Y, Q = \loop_dataflow_input_count, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7457 ($sdff) from module td_fused_top_tdf8_17 (D = $procmux$6475_Y, Q = \loop_dataflow_input_count).
Adding SRST signal on $procdff$6826 ($dff) from module td_fused_top_tdf8_17 (D = $procmux$6467_Y, Q = \loop_dataflow_output_count, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7461 ($sdff) from module td_fused_top_tdf8_17 (D = $procmux$6467_Y, Q = \loop_dataflow_output_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Finding unused cells or wires in module \td_fused_top_tdf8_17..
Removed 425 unused cells and 4915 unused wires.
<suppressed ~541 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
<suppressed ~3 debug messages>
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
<suppressed ~2 debug messages>
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_17.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf8_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf8_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf8_poolOutputs.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf8_readFilters56.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf8_readInputs57.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~363 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf8_17.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf8_17'.
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Removed a total of 21 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$7219 ($sdff) from module td_fused_top_Block_entry_proc_proc424 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7465 ($sdff) from module td_fused_top_Block_entry_proc_proc424.
Adding SRST signal on $auto$ff.cc:262:slice$7021 ($sdffce) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln137_fu_228_p2, Q = \k_8, rval = 16'0000000000000000).
Adding SRST signal on $auto$ff.cc:262:slice$7012 ($sdff) from module td_fused_top_tdf8_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7473 ($sdff) from module td_fused_top_tdf8_get_next_ijk.
Adding SRST signal on $auto$ff.cc:262:slice$7009 ($sdffce) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln134_fu_216_p2, Q = \i_p, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$7060 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \ap_phi_mux_kk_0_i_phi_fu_243_p4 [1:0], Q = \empty_63_reg_1065 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf8_17..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..
Removed 6 unused cells and 26 unused wires.
<suppressed ~23 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_17.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_get_next_ijk.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~363 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf8_17.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf8_17'.
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf8_17..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..
Removed 1 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_17.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_get_next_ijk.
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~363 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf8_17.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf8_17'.
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf8_17..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_17.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_get_next_ijk.
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec ===

   Number of wires:                 99
   Number of wire bits:            397
   Number of public wires:          54
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          174
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 ===

   Number of wires:                101
   Number of wire bits:            413
   Number of public wires:          51
   Number of public wire bits:     329
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          188
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 ===

   Number of wires:                 55
   Number of wire bits:            154
   Number of public wires:          28
   Number of public wire bits:     123
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $dffe                          37
     $eq                            30
     $mux                            1
     $pmux                           8

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc424 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454 ===

   Number of wires:                306
   Number of wire bits:           1788
   Number of public wires:         269
   Number of public wire bits:    1751
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $and                           30
     $not                           13
     $or                             4
     $reduce_or                      4
     $sdff                           4

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore ===

   Number of wires:                 11
   Number of wire bits:             72
   Number of public wires:          11
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            251
   Number of public wires:          10
   Number of public wire bits:      71
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          104

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             71
   Number of public wires:          10
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            184
   Number of public wires:           9
   Number of public wire bits:      70
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           52

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            289
   Number of public wires:          11
   Number of public wire bits:      89
   Number of memories:               1
   Number of memory bits:         9216
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          108

=== td_fused_top_fifo_w16_d2_S_x5 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x5_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w1_d8_S_x0 ===

   Number of wires:                 46
   Number of wire bits:            125
   Number of public wires:          17
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w1_d8_S_x0_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             23
   Number of public wires:          13
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                            21
     $logic_not                      3
     $pmux                           1

=== td_fused_top_fifo_w4_d8_S_x ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d8_S_x_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             53
   Number of public wires:          13
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          32
     $eq                            21
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w8_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            140
   Number of public wires:          17
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w8_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             36
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          16
     $not                            1
     $pmux                           8

=== td_fused_top_fifo_w8_d7_S ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             83
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          56
     $eq                            15
     $logic_not                      3
     $pmux                           8

=== td_fused_top_fifo_w8_d8_S ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             93
   Number of public wires:          13
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          64
     $eq                            21
     $logic_not                      3
     $pmux                           8

=== td_fused_top_start_for_tdf8_readFilters56_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf8_17 ===

   Number of wires:                125
   Number of wire bits:           1598
   Number of public wires:         100
   Number of public wire bits:    1471
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           36
     $and                           10
     $eq                            36
     $logic_not                     18
     $mux                           76
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         36

=== td_fused_top_tdf8_accum_1 ===

   Number of wires:                217
   Number of wire bits:           1852
   Number of public wires:         124
   Number of public wire bits:    1411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $add                           13
     $and                           31
     $dffe                         277
     $eq                            79
     $logic_not                      3
     $lt                             9
     $mux                          546
     $not                            8
     $or                            71
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf8_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf8_adjust ===

   Number of wires:                 70
   Number of wire bits:            452
   Number of public wires:          42
   Number of public wire bits:     408
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf8_dot_product ===

   Number of wires:                176
   Number of wire bits:            689
   Number of public wires:         123
   Number of public wire bits:     587
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           48
     $and                           18
     $dff                           50
     $dffe                         105
     $eq                            32
     $mux                          109
     $not                           12
     $or                             3
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1
     $sub                           12

=== td_fused_top_tdf8_get_next_ijk ===

   Number of wires:                112
   Number of wire bits:            388
   Number of public wires:          73
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                          116
     $and                           14
     $eq                            56
     $logic_not                      2
     $mux                           15
     $not                           14
     $or                            10
     $reduce_bool                    2
     $reduce_or                      6
     $sdff                           1
     $sdffce                        84
     $sdffe                          1

=== td_fused_top_tdf8_poolOutputs ===

   Number of wires:                 85
   Number of wire bits:            305
   Number of public wires:          51
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and                            9
     $dffe                          29
     $eq                            16
     $mux                           23
     $not                           10
     $or                             6
     $pmux                           4
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf8_readFilters56 ===

   Number of wires:                155
   Number of wire bits:            696
   Number of public wires:          97
   Number of public wire bits:     589
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $add                           81
     $and                           18
     $dff                           20
     $dffe                          54
     $eq                            32
     $mux                           98
     $not                           13
     $or                             7
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           27

=== td_fused_top_tdf8_readInputs57 ===

   Number of wires:                281
   Number of wire bits:           1828
   Number of public wires:         203
   Number of public wire bits:    1619
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add                          207
     $and                           24
     $dffe                         154
     $eq                            35
     $gt                            89
     $mux                          368
     $not                           11
     $or                            29
     $pmux                           4
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           5
     $sdffce                        41
     $sdffe                          3
     $sub                           16

=== td_fused_top_tdf8_writeOutputs_unaligned ===

   Number of wires:                 80
   Number of wire bits:            581
   Number of public wires:          48
   Number of public wire bits:     548
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           54
     $and                           19
     $dffe                          65
     $eq                            42
     $logic_not                      2
     $mux                           73
     $not                            2
     $or                             2
     $pmux                           2
     $sdff                           2
     $sdffce                        32
     $sdffe                         16
     $sub                            8

=== design hierarchy ===

   td_fused_top_tdf8_17              1
     td_fused_top_dataflow_in_loop_TOP_LOOP37454      0
       $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram      0
       $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram      0
       $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram      0
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram      0
       td_fused_top_Block_entry_proc_proc424      0
       td_fused_top_fifo_w16_d2_S_x5      0
         td_fused_top_fifo_w16_d2_S_x5_shiftReg      0
       td_fused_top_fifo_w1_d8_S_x0      0
         td_fused_top_fifo_w1_d8_S_x0_shiftReg      0
       td_fused_top_fifo_w4_d8_S_x      0
         td_fused_top_fifo_w4_d8_S_x_shiftReg      0
       td_fused_top_fifo_w8_d2_S_x      0
         td_fused_top_fifo_w8_d2_S_x_shiftReg      0
       td_fused_top_fifo_w8_d7_S      0
         td_fused_top_fifo_w8_d7_S_shiftReg      0
       td_fused_top_fifo_w8_d8_S      0
         td_fused_top_fifo_w8_d8_S_shiftReg      0
       td_fused_top_start_for_tdf8_readFilters56_U0      0
         td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg      0
       td_fused_top_tdf8_accum_1      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf8_accum_2      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf8_adjust      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf8_dot_product      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf8_get_next_ijk      0
       td_fused_top_tdf8_poolOutputs      0
         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      0
           td_fused_top_ap_hcmp_0_no_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         td_fused_top_tdf8_writeOutputs_unaligned      0
       td_fused_top_tdf8_readFilters56      0
       td_fused_top_tdf8_readInputs57      0

   Number of wires:                125
   Number of wire bits:           1598
   Number of public wires:         100
   Number of public wire bits:    1471
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           36
     $and                           10
     $eq                            36
     $logic_not                     18
     $mux                           76
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         36

Warnings: 44 unique messages, 44 total
End of script. Logfile hash: 3388e21c52, CPU: user 2.49s system 0.03s, MEM: 60.49 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 19% 2x read_verilog (0 sec), ...
