Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Sat Mar 12 16:43:59 2016
| Host              : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command           : report_clock_utilization -file zybo_dvi_output_wrapper_clock_utilization_routed.rpt
| Design            : zybo_dvi_output_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    0 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    0 |         2 |         0 |
| BUFR  |    0 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------------------+---------------------------------------------------------------------------+--------------+-------+
|       |                                              |                                                                           |   Num Loads  |       |
+-------+----------------------------------------------+---------------------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                    | Net Name                                                                  | BELs | Sites | Fixed |
+-------+----------------------------------------------+---------------------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf    | zybo_dvi_output_i/clk_wiz_0/inst/clkfbout_buf_zybo_dvi_output_clk_wiz_0_0 |    1 |     1 |    no |
|     2 | zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf | zybo_dvi_output_i/clk_wiz_0/inst/clk_out2                                 |    8 |     8 |    no |
|     3 | zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf | zybo_dvi_output_i/clk_wiz_0/inst/clk_out1                                 |  182 |    71 |    no |
+-------+----------------------------------------------+---------------------------------------------------------------------------+------+-------+-------+


+-------+------------------------------------------------+-----------------------------------------------------------------------+--------------+-------+
|       |                                                |                                                                       |   Num Loads  |       |
+-------+------------------------------------------------+-----------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                      | Net Name                                                              | BELs | Sites | Fixed |
+-------+------------------------------------------------+-----------------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst | zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0 |    1 |     1 |    no |
|     2 | zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst | zybo_dvi_output_i/clk_wiz_0/inst/clk_out2_zybo_dvi_output_clk_wiz_0_0 |    1 |     1 |    no |
|     3 | zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst | zybo_dvi_output_i/clk_wiz_0/inst/clkfbout_zybo_dvi_output_clk_wiz_0_0 |    1 |     1 |    no |
+-------+------------------------------------------------+-----------------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------------+----------------------------------------------------------------------+--------------+-------+
|       |                                               |                                                                      |   Num Loads  |       |
+-------+-----------------------------------------------+----------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                 | Net Name                                                             | BELs | Sites | Fixed |
+-------+-----------------------------------------------+----------------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg | zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0 |    1 |     1 |   yes |
+-------+-----------------------------------------------+----------------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    8 |    50 |  174 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                               Clock Net Name                              |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       8 |   0 |     0 |        0 | zybo_dvi_output_i/clk_wiz_0/inst/clk_out2                                 |
| BUFG        | BUFHCE_X1Y12 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | zybo_dvi_output_i/clk_wiz_0/inst/clkfbout_buf_zybo_dvi_output_clk_wiz_0_0 |
| BUFG        | BUFHCE_X1Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       8 | 174 |     0 |        0 | zybo_dvi_output_i/clk_wiz_0/inst/clk_out1                                 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y1 [get_cells zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk]

# Clock net "zybo_dvi_output_i/clk_wiz_0/inst/clk_out1" driven by instance "zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_zybo_dvi_output_i/clk_wiz_0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_zybo_dvi_output_i/clk_wiz_0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="zybo_dvi_output_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_zybo_dvi_output_i/clk_wiz_0/inst/clk_out1}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "zybo_dvi_output_i/clk_wiz_0/inst/clk_out2" driven by instance "zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_zybo_dvi_output_i/clk_wiz_0/inst/clk_out2}
add_cells_to_pblock [get_pblocks  {CLKAG_zybo_dvi_output_i/clk_wiz_0/inst/clk_out2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="zybo_dvi_output_i/clk_wiz_0/inst/clk_out2"}]]]
resize_pblock [get_pblocks {CLKAG_zybo_dvi_output_i/clk_wiz_0/inst/clk_out2}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
