Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jan 26 15:12:11 2022
| Host         : kali running 64-bit Kali GNU/Linux Rolling
| Command      : report_timing_summary -max_paths 10 -file PWM_controller_timing_summary_routed.rpt -pb PWM_controller_timing_summary_routed.pb -rpx PWM_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_controller
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: pwm_peripheral/clock_p1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 62 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.182        0.000                      0                   99        0.146        0.000                      0                   99        3.000        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_in1                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.182        0.000                      0                   99        0.464        0.000                      0                   99       13.360        0.000                       0                    64  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.210        0.000                      0                   99        0.464        0.000                      0                   99       13.360        0.000                       0                    64  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.182        0.000                      0                   99        0.146        0.000                      0                   99  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.182        0.000                      0                   99        0.146        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.182ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 3.988ns (61.008%)  route 2.549ns (38.992%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.875 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.875    pwm_peripheral/counter_p1_reg[12]_i_1_n_6
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[13]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                193.182    

Slack (MET) :             193.203ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.967ns (60.883%)  route 2.549ns (39.117%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.854 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.854    pwm_peripheral/counter_p1_reg[12]_i_1_n_4
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[15]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                193.203    

Slack (MET) :             193.277ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 3.893ns (60.433%)  route 2.549ns (39.567%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.780 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.780    pwm_peripheral/counter_p1_reg[12]_i_1_n_5
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[14]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                193.277    

Slack (MET) :             193.293ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 3.877ns (60.335%)  route 2.549ns (39.665%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.764 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.764    pwm_peripheral/counter_p1_reg[12]_i_1_n_7
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[12]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.293    

Slack (MET) :             193.296ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 3.874ns (60.316%)  route 2.549ns (39.684%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.761 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.761    pwm_peripheral/counter_p1_reg[8]_i_1_n_6
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[9]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                193.296    

Slack (MET) :             193.317ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 3.853ns (60.186%)  route 2.549ns (39.814%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.740 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.740    pwm_peripheral/counter_p1_reg[8]_i_1_n_4
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[11]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                193.317    

Slack (MET) :             193.391ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.779ns (59.721%)  route 2.549ns (40.279%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.666 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.666    pwm_peripheral/counter_p1_reg[8]_i_1_n_5
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[10]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                193.391    

Slack (MET) :             193.407ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.763ns (59.618%)  route 2.549ns (40.382%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.650 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.650    pwm_peripheral/counter_p1_reg[8]_i_1_n_7
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[8]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                193.407    

Slack (MET) :             193.411ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 3.760ns (59.599%)  route 2.549ns (40.401%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.647 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.647    pwm_peripheral/counter_p1_reg[4]_i_1_n_6
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.318   198.996    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.058    pwm_peripheral/counter_p1_reg[5]
  -------------------------------------------------------------------
                         required time                        199.058    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                193.411    

Slack (MET) :             193.432ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 3.739ns (59.464%)  route 2.549ns (40.536%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.626 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.626    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.318   198.996    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.058    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                        199.058    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 wdata_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.480%)  route 0.374ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  wdata_i_reg[1]/Q
                         net (fo=4, routed)           0.374     0.064    pwm_peripheral/wdata_i_reg[7][1]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.059    -0.400    pwm_peripheral/period_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.617%)  route 0.378ns (64.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 f  currState_reg[2]/Q
                         net (fo=11, routed)          0.378     0.068    currState[2]
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  wdata_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.113    wdata_i[3]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/C
                         clock pessimism              0.233    -0.474    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121    -0.353    wdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 wdata_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.737%)  route 0.367ns (71.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  wdata_i_reg[6]/Q
                         net (fo=3, routed)           0.367     0.041    pwm_peripheral/wdata_i_reg[7][6]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.023    -0.436    pwm_peripheral/period_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.252ns (41.955%)  route 0.349ns (58.045%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.125 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    pwm_peripheral/counter_p1_reg[4]_i_1_n_5
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
                         clock pessimism              0.234    -0.476    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.371    pwm_peripheral/counter_p1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.280%)  route 0.424ns (69.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.043     0.134 r  clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.134    clk_cnt[3]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.233    -0.474    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.107    -0.367    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.508%)  route 0.424ns (69.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.136    clk_cnt[2]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.233    -0.474    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092    -0.382    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 wdata_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/DC_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.128ns (23.169%)  route 0.424ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.346 r  wdata_i_reg[2]/Q
                         net (fo=4, routed)           0.424     0.079    pwm_peripheral/wdata_i_reg[7][2]
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.017    -0.442    pwm_peripheral/DC_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.247ns (38.124%)  route 0.401ns (61.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 f  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.099     0.174 r  wdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.174    wdata_i[2]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
                         clock pessimism              0.246    -0.461    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.354    wdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.285ns (44.978%)  route 0.349ns (55.022%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.158 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.158    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.234    -0.476    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.371    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.248ns (38.219%)  route 0.401ns (61.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT3 (Prop_lut3_I1_O)        0.100     0.175 r  addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.175    addr_i[3]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/C
                         clock pessimism              0.246    -0.461    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.354    addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y106     addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y106     addr_i_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y106     currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y106     currState_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y108     pwm_peripheral/DC_1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y108     pwm_peripheral/clock_p1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y107     pwm_peripheral/counter_p1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.210ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 3.988ns (61.008%)  route 2.549ns (38.992%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.875 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.875    pwm_peripheral/counter_p1_reg[12]_i_1_n_6
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[13]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                193.210    

Slack (MET) :             193.231ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.967ns (60.883%)  route 2.549ns (39.117%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.854 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.854    pwm_peripheral/counter_p1_reg[12]_i_1_n_4
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[15]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                193.231    

Slack (MET) :             193.305ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 3.893ns (60.433%)  route 2.549ns (39.567%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.780 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.780    pwm_peripheral/counter_p1_reg[12]_i_1_n_5
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[14]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                193.305    

Slack (MET) :             193.321ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 3.877ns (60.335%)  route 2.549ns (39.665%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.764 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.764    pwm_peripheral/counter_p1_reg[12]_i_1_n_7
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[12]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.321    

Slack (MET) :             193.324ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 3.874ns (60.316%)  route 2.549ns (39.684%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.761 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.761    pwm_peripheral/counter_p1_reg[8]_i_1_n_6
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[9]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                193.324    

Slack (MET) :             193.345ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 3.853ns (60.186%)  route 2.549ns (39.814%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.740 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.740    pwm_peripheral/counter_p1_reg[8]_i_1_n_4
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[11]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                193.345    

Slack (MET) :             193.419ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.779ns (59.721%)  route 2.549ns (40.279%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.666 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.666    pwm_peripheral/counter_p1_reg[8]_i_1_n_5
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[10]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                193.419    

Slack (MET) :             193.435ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.763ns (59.618%)  route 2.549ns (40.382%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.650 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.650    pwm_peripheral/counter_p1_reg[8]_i_1_n_7
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.289   199.023    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.085    pwm_peripheral/counter_p1_reg[8]
  -------------------------------------------------------------------
                         required time                        199.085    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                193.435    

Slack (MET) :             193.439ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 3.760ns (59.599%)  route 2.549ns (40.401%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.647 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.647    pwm_peripheral/counter_p1_reg[4]_i_1_n_6
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.289   199.024    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.086    pwm_peripheral/counter_p1_reg[5]
  -------------------------------------------------------------------
                         required time                        199.086    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                193.439    

Slack (MET) :             193.460ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 3.739ns (59.464%)  route 2.549ns (40.536%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.626 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.626    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.289   199.024    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.086    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                        199.086    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 wdata_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.480%)  route 0.374ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  wdata_i_reg[1]/Q
                         net (fo=4, routed)           0.374     0.064    pwm_peripheral/wdata_i_reg[7][1]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.059    -0.400    pwm_peripheral/period_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.617%)  route 0.378ns (64.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 f  currState_reg[2]/Q
                         net (fo=11, routed)          0.378     0.068    currState[2]
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  wdata_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.113    wdata_i[3]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/C
                         clock pessimism              0.233    -0.474    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121    -0.353    wdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 wdata_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.737%)  route 0.367ns (71.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  wdata_i_reg[6]/Q
                         net (fo=3, routed)           0.367     0.041    pwm_peripheral/wdata_i_reg[7][6]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.023    -0.436    pwm_peripheral/period_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.252ns (41.955%)  route 0.349ns (58.045%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.125 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    pwm_peripheral/counter_p1_reg[4]_i_1_n_5
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
                         clock pessimism              0.234    -0.476    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.371    pwm_peripheral/counter_p1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.280%)  route 0.424ns (69.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.043     0.134 r  clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.134    clk_cnt[3]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.233    -0.474    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.107    -0.367    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.508%)  route 0.424ns (69.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.136    clk_cnt[2]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.233    -0.474    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092    -0.382    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 wdata_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/DC_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.128ns (23.169%)  route 0.424ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.346 r  wdata_i_reg[2]/Q
                         net (fo=4, routed)           0.424     0.079    pwm_peripheral/wdata_i_reg[7][2]
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.017    -0.442    pwm_peripheral/DC_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.247ns (38.124%)  route 0.401ns (61.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 f  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.099     0.174 r  wdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.174    wdata_i[2]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
                         clock pessimism              0.246    -0.461    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.354    wdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.285ns (44.978%)  route 0.349ns (55.022%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.158 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.158    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.234    -0.476    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.371    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.248ns (38.219%)  route 0.401ns (61.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT3 (Prop_lut3_I1_O)        0.100     0.175 r  addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.175    addr_i[3]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/C
                         clock pessimism              0.246    -0.461    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.354    addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y106     addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y106     addr_i_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y106     currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y106     currState_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y108     pwm_peripheral/DC_1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     pwm_peripheral/DC_1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y108     pwm_peripheral/DC_1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y108     pwm_peripheral/clock_p1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y107     pwm_peripheral/counter_p1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.182ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 3.988ns (61.008%)  route 2.549ns (38.992%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.875 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.875    pwm_peripheral/counter_p1_reg[12]_i_1_n_6
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[13]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                193.182    

Slack (MET) :             193.203ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.967ns (60.883%)  route 2.549ns (39.117%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.854 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.854    pwm_peripheral/counter_p1_reg[12]_i_1_n_4
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[15]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                193.203    

Slack (MET) :             193.277ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 3.893ns (60.433%)  route 2.549ns (39.567%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.780 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.780    pwm_peripheral/counter_p1_reg[12]_i_1_n_5
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[14]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                193.277    

Slack (MET) :             193.293ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 3.877ns (60.335%)  route 2.549ns (39.665%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.764 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.764    pwm_peripheral/counter_p1_reg[12]_i_1_n_7
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[12]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.293    

Slack (MET) :             193.296ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 3.874ns (60.316%)  route 2.549ns (39.684%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.761 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.761    pwm_peripheral/counter_p1_reg[8]_i_1_n_6
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[9]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                193.296    

Slack (MET) :             193.317ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 3.853ns (60.186%)  route 2.549ns (39.814%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.740 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.740    pwm_peripheral/counter_p1_reg[8]_i_1_n_4
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[11]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                193.317    

Slack (MET) :             193.391ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.779ns (59.721%)  route 2.549ns (40.279%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.666 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.666    pwm_peripheral/counter_p1_reg[8]_i_1_n_5
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[10]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                193.391    

Slack (MET) :             193.407ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.763ns (59.618%)  route 2.549ns (40.382%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.650 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.650    pwm_peripheral/counter_p1_reg[8]_i_1_n_7
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[8]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                193.407    

Slack (MET) :             193.411ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 3.760ns (59.599%)  route 2.549ns (40.401%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.647 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.647    pwm_peripheral/counter_p1_reg[4]_i_1_n_6
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.318   198.996    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.058    pwm_peripheral/counter_p1_reg[5]
  -------------------------------------------------------------------
                         required time                        199.058    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                193.411    

Slack (MET) :             193.432ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 3.739ns (59.464%)  route 2.549ns (40.536%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.626 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.626    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.318   198.996    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.058    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                        199.058    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 wdata_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.480%)  route 0.374ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  wdata_i_reg[1]/Q
                         net (fo=4, routed)           0.374     0.064    pwm_peripheral/wdata_i_reg[7][1]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.318    -0.141    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.059    -0.082    pwm_peripheral/period_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.617%)  route 0.378ns (64.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 f  currState_reg[2]/Q
                         net (fo=11, routed)          0.378     0.068    currState[2]
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  wdata_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.113    wdata_i[3]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/C
                         clock pessimism              0.233    -0.474    
                         clock uncertainty            0.318    -0.156    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121    -0.035    wdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 wdata_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.737%)  route 0.367ns (71.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  wdata_i_reg[6]/Q
                         net (fo=3, routed)           0.367     0.041    pwm_peripheral/wdata_i_reg[7][6]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.318    -0.141    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.023    -0.118    pwm_peripheral/period_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.252ns (41.955%)  route 0.349ns (58.045%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.125 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    pwm_peripheral/counter_p1_reg[4]_i_1_n_5
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
                         clock pessimism              0.234    -0.476    
                         clock uncertainty            0.318    -0.158    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.053    pwm_peripheral/counter_p1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.280%)  route 0.424ns (69.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.043     0.134 r  clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.134    clk_cnt[3]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.233    -0.474    
                         clock uncertainty            0.318    -0.156    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.107    -0.049    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.508%)  route 0.424ns (69.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.136    clk_cnt[2]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.233    -0.474    
                         clock uncertainty            0.318    -0.156    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092    -0.064    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 wdata_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/DC_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.128ns (23.169%)  route 0.424ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.346 r  wdata_i_reg[2]/Q
                         net (fo=4, routed)           0.424     0.079    pwm_peripheral/wdata_i_reg[7][2]
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.318    -0.141    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.017    -0.124    pwm_peripheral/DC_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.247ns (38.124%)  route 0.401ns (61.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 f  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.099     0.174 r  wdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.174    wdata_i[2]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
                         clock pessimism              0.246    -0.461    
                         clock uncertainty            0.318    -0.143    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.036    wdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.285ns (44.978%)  route 0.349ns (55.022%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.158 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.158    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.234    -0.476    
                         clock uncertainty            0.318    -0.158    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.053    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.248ns (38.219%)  route 0.401ns (61.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT3 (Prop_lut3_I1_O)        0.100     0.175 r  addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.175    addr_i[3]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/C
                         clock pessimism              0.246    -0.461    
                         clock uncertainty            0.318    -0.143    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.036    addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.182ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 3.988ns (61.008%)  route 2.549ns (38.992%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.875 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.875    pwm_peripheral/counter_p1_reg[12]_i_1_n_6
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[13]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[13]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                193.182    

Slack (MET) :             193.203ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.967ns (60.883%)  route 2.549ns (39.117%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.854 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.854    pwm_peripheral/counter_p1_reg[12]_i_1_n_4
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[15]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[15]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                193.203    

Slack (MET) :             193.277ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 3.893ns (60.433%)  route 2.549ns (39.567%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.780 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.780    pwm_peripheral/counter_p1_reg[12]_i_1_n_5
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[14]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[14]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                193.277    

Slack (MET) :             193.293ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 3.877ns (60.335%)  route 2.549ns (39.665%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  pwm_peripheral/counter_p1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.541    pwm_peripheral/counter_p1_reg[8]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.764 r  pwm_peripheral/counter_p1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.764    pwm_peripheral/counter_p1_reg[12]_i_1_n_7
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y110         FDCE                                         r  pwm_peripheral/counter_p1_reg[12]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[12]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                193.293    

Slack (MET) :             193.296ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 3.874ns (60.316%)  route 2.549ns (39.684%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.761 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.761    pwm_peripheral/counter_p1_reg[8]_i_1_n_6
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[9]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[9]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                193.296    

Slack (MET) :             193.317ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 3.853ns (60.186%)  route 2.549ns (39.814%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.740 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.740    pwm_peripheral/counter_p1_reg[8]_i_1_n_4
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[11]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[11]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                193.317    

Slack (MET) :             193.391ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.779ns (59.721%)  route 2.549ns (40.279%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.666 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.666    pwm_peripheral/counter_p1_reg[8]_i_1_n_5
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[10]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[10]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                193.391    

Slack (MET) :             193.407ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.763ns (59.618%)  route 2.549ns (40.382%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 198.726 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  pwm_peripheral/counter_p1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.427    pwm_peripheral/counter_p1_reg[4]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.650 r  pwm_peripheral/counter_p1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.650    pwm_peripheral/counter_p1_reg[8]_i_1_n_7
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.677   198.726    pwm_peripheral/clk_out1
    SLICE_X4Y109         FDCE                                         r  pwm_peripheral/counter_p1_reg[8]/C
                         clock pessimism              0.587   199.312    
                         clock uncertainty           -0.318   198.995    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062   199.057    pwm_peripheral/counter_p1_reg[8]
  -------------------------------------------------------------------
                         required time                        199.057    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                193.407    

Slack (MET) :             193.411ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 3.760ns (59.599%)  route 2.549ns (40.401%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.647 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.647    pwm_peripheral/counter_p1_reg[4]_i_1_n_6
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[5]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.318   198.996    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.058    pwm_peripheral/counter_p1_reg[5]
  -------------------------------------------------------------------
                         required time                        199.058    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                193.411    

Slack (MET) :             193.432ns  (required time - arrival time)
  Source:                 pwm_peripheral/divisor_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 3.739ns (59.464%)  route 2.549ns (40.536%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 198.727 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.805    -0.662    pwm_peripheral/clk_out1
    SLICE_X6Y107         FDCE                                         r  pwm_peripheral/divisor_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.144 f  pwm_peripheral/divisor_1_reg[2]/Q
                         net (fo=2, routed)           0.721     0.577    pwm_peripheral/divisor_1[2]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.701 r  pwm_peripheral/clock_p11_carry_i_3/O
                         net (fo=1, routed)           0.000     0.701    pwm_peripheral/clock_p11_carry_i_3_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.234 r  pwm_peripheral/clock_p11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.234    pwm_peripheral/clock_p11_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.453 r  pwm_peripheral/clock_p11_carry__0/O[0]
                         net (fo=1, routed)           0.804     2.257    pwm_peripheral/clock_p11[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.295     2.552 r  pwm_peripheral/clock_p10_carry_i_3/O
                         net (fo=1, routed)           0.000     2.552    pwm_peripheral/clock_p10_carry_i_3_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.102 r  pwm_peripheral/clock_p10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.102    pwm_peripheral/clock_p10_carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.216 r  pwm_peripheral/clock_p10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.216    pwm_peripheral/clock_p10_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.444 f  pwm_peripheral/clock_p10_carry__1/CO[2]
                         net (fo=18, routed)          1.025     4.468    pwm_peripheral/clock_p10
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.313     4.781 r  pwm_peripheral/counter_p1[0]_i_6/O
                         net (fo=1, routed)           0.000     4.781    pwm_peripheral/counter_p1[0]_i_6_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.313 r  pwm_peripheral/counter_p1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    pwm_peripheral/counter_p1_reg[0]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.626 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.626    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          1.678   198.727    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.587   199.313    
                         clock uncertainty           -0.318   198.996    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.062   199.058    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                        199.058    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 wdata_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.480%)  route 0.374ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  wdata_i_reg[1]/Q
                         net (fo=4, routed)           0.374     0.064    pwm_peripheral/wdata_i_reg[7][1]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[1]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.318    -0.141    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.059    -0.082    pwm_peripheral/period_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.617%)  route 0.378ns (64.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.310 f  currState_reg[2]/Q
                         net (fo=11, routed)          0.378     0.068    currState[2]
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.045     0.113 r  wdata_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.113    wdata_i[3]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[3]/C
                         clock pessimism              0.233    -0.474    
                         clock uncertainty            0.318    -0.156    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121    -0.035    wdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 wdata_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/period_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.737%)  route 0.367ns (71.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  wdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  wdata_i_reg[6]/Q
                         net (fo=3, routed)           0.367     0.041    pwm_peripheral/wdata_i_reg[7][6]
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X3Y107         FDCE                                         r  pwm_peripheral/period_1_reg[6]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.318    -0.141    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.023    -0.118    pwm_peripheral/period_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.252ns (41.955%)  route 0.349ns (58.045%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.125 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    pwm_peripheral/counter_p1_reg[4]_i_1_n_5
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
                         clock pessimism              0.234    -0.476    
                         clock uncertainty            0.318    -0.158    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.053    pwm_peripheral/counter_p1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.280%)  route 0.424ns (69.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.043     0.134 r  clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.134    clk_cnt[3]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.233    -0.474    
                         clock uncertainty            0.318    -0.156    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.107    -0.049    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.508%)  route 0.424ns (69.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.424     0.091    clk_cnt[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.136    clk_cnt[2]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X1Y104         FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.233    -0.474    
                         clock uncertainty            0.318    -0.156    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092    -0.064    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 wdata_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/DC_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.128ns (23.169%)  route 0.424ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.346 r  wdata_i_reg[2]/Q
                         net (fo=4, routed)           0.424     0.079    pwm_peripheral/wdata_i_reg[7][2]
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.947    -0.708    pwm_peripheral/clk_out1
    SLICE_X0Y108         FDCE                                         r  pwm_peripheral/DC_1_reg[2]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.318    -0.141    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.017    -0.124    pwm_peripheral/DC_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            wdata_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.247ns (38.124%)  route 0.401ns (61.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 f  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.099     0.174 r  wdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.174    wdata_i[2]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  wdata_i_reg[2]/C
                         clock pessimism              0.246    -0.461    
                         clock uncertainty            0.318    -0.143    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.036    wdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pwm_peripheral/counter_p1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwm_peripheral/counter_p1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.285ns (44.978%)  route 0.349ns (55.022%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.671    -0.476    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  pwm_peripheral/counter_p1_reg[6]/Q
                         net (fo=2, routed)           0.349     0.014    pwm_peripheral/counter_p1_reg[6]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  pwm_peripheral/counter_p1[4]_i_3/O
                         net (fo=1, routed)           0.000     0.059    pwm_peripheral/counter_p1[4]_i_3_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.158 r  pwm_peripheral/counter_p1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.158    pwm_peripheral/counter_p1_reg[4]_i_1_n_4
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.945    -0.710    pwm_peripheral/clk_out1
    SLICE_X4Y108         FDCE                                         r  pwm_peripheral/counter_p1_reg[7]/C
                         clock pessimism              0.234    -0.476    
                         clock uncertainty            0.318    -0.158    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.105    -0.053    pwm_peripheral/counter_p1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.248ns (38.219%)  route 0.401ns (61.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.673    -0.474    clk_i
    SLICE_X2Y106         FDCE                                         r  currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  currState_reg[0]/Q
                         net (fo=10, routed)          0.401     0.075    currState[0]
    SLICE_X3Y106         LUT3 (Prop_lut3_I1_O)        0.100     0.175 r  addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.175    addr_i[3]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=62, routed)          0.948    -0.707    clk_i
    SLICE_X3Y106         FDCE                                         r  addr_i_reg[3]/C
                         clock pessimism              0.246    -0.461    
                         clock uncertainty            0.318    -0.143    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107    -0.036    addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.211    





