<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="absDiff.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="absDiff.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="absDiff.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="absDiff.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="absDiff.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="absDiff.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="absDiff.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="absDiff.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="absDiff.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="absDiff.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="absDiff.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="absDiff.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="absDiff.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="absDiff.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="absDiff.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="absDiff.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="absDiff.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="absDiff.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="absDiff.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="absDiff.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="absDiff.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="absDiff.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="absDiff.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="absDiff.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="absDiff_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="absDiff_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="absDiff_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="absDiff_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="absDiff_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="absDiff_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="absDiff_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="absDiff_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="absDiff_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="absDiff_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="absDiff_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="absDiff_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="absDiff_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="absDiff_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="absDiff_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_absDiff_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_absDiff_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_absDiff_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1398044287" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1398044287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044714" xil_pn:in_ck="-7922425089268076461" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1398044714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="absDiff.vhd"/>
      <outfile xil_pn:name="tb_absDiff.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1398044473" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6288921229913736538" xil_pn:start_ts="1398044473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044473" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5595764009500184024" xil_pn:start_ts="1398044473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044287" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7475861451160310401" xil_pn:start_ts="1398044287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044714" xil_pn:in_ck="-7922425089268076461" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1398044714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="absDiff.vhd"/>
      <outfile xil_pn:name="tb_absDiff.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1398044719" xil_pn:in_ck="-7922425089268076461" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5165005804032665580" xil_pn:start_ts="1398044714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_absDiff_beh.prj"/>
      <outfile xil_pn:name="tb_absDiff_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1398044720" xil_pn:in_ck="-883899540027744749" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7841962738683979489" xil_pn:start_ts="1398044719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_absDiff_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1398044373" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1398044373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044373" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2416878008830875216" xil_pn:start_ts="1398044373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044373" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7475861451160310401" xil_pn:start_ts="1398044373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044373" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1398044373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044373" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1407466427633767534" xil_pn:start_ts="1398044373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044373" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1398044373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398044373" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3261397229822136267" xil_pn:start_ts="1398044373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398228282" xil_pn:in_ck="153276261805959007" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5376997780973950938" xil_pn:start_ts="1398228273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="absDiff.lso"/>
      <outfile xil_pn:name="absDiff.ngc"/>
      <outfile xil_pn:name="absDiff.ngr"/>
      <outfile xil_pn:name="absDiff.prj"/>
      <outfile xil_pn:name="absDiff.stx"/>
      <outfile xil_pn:name="absDiff.syr"/>
      <outfile xil_pn:name="absDiff.xst"/>
      <outfile xil_pn:name="absDiff_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1398226345" xil_pn:in_ck="129245826306" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="9035764392897764231" xil_pn:start_ts="1398226345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398228288" xil_pn:in_ck="-6143268039509611273" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="992776725486621900" xil_pn:start_ts="1398228282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="absDiff.bld"/>
      <outfile xil_pn:name="absDiff.ngd"/>
      <outfile xil_pn:name="absDiff_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1398228300" xil_pn:in_ck="-6143268039509611272" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1398228288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="absDiff.pcf"/>
      <outfile xil_pn:name="absDiff_map.map"/>
      <outfile xil_pn:name="absDiff_map.mrp"/>
      <outfile xil_pn:name="absDiff_map.ncd"/>
      <outfile xil_pn:name="absDiff_map.ngm"/>
      <outfile xil_pn:name="absDiff_map.xrpt"/>
      <outfile xil_pn:name="absDiff_summary.xml"/>
      <outfile xil_pn:name="absDiff_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1398228320" xil_pn:in_ck="314765954237560849" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1398228300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="absDiff.ncd"/>
      <outfile xil_pn:name="absDiff.pad"/>
      <outfile xil_pn:name="absDiff.par"/>
      <outfile xil_pn:name="absDiff.ptwx"/>
      <outfile xil_pn:name="absDiff.unroutes"/>
      <outfile xil_pn:name="absDiff.xpi"/>
      <outfile xil_pn:name="absDiff_pad.csv"/>
      <outfile xil_pn:name="absDiff_pad.txt"/>
      <outfile xil_pn:name="absDiff_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1398228334" xil_pn:in_ck="153276261805950130" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1398228320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="absDiff.bgn"/>
      <outfile xil_pn:name="absDiff.bit"/>
      <outfile xil_pn:name="absDiff.drc"/>
      <outfile xil_pn:name="absDiff.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1398227583" xil_pn:in_ck="153276261805937276" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1398227582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1398228320" xil_pn:in_ck="-6143268039509611404" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1398228313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="absDiff.twr"/>
      <outfile xil_pn:name="absDiff.twx"/>
    </transform>
  </transforms>

</generated_project>
