// Seed: 4088944839
module module_0 (
    input wand id_0
);
  logic id_2;
  ;
  always_ff id_2 <= ~1;
  wire id_3;
  wand id_4 = 1 + id_2;
  assign id_2 = -1 || (-1);
  logic id_5;
  logic id_6, id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  tri   id_2,
    output uwire id_3,
    output wor   id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  uwire id_7
);
  initial begin : LABEL_0
    id_0 <= id_5;
  end
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
