Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Sat Aug  5 18:53:38 2023
| Host             : ubuntu-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file reports/post_route_power.rpt
| Design           : alsaqr_xilinx
| Device           : xcvu9p-flga2104-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.557        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.070        |
| Device Static (W)        | 2.487        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.222 |       18 |       --- |             --- |
| CLB Logic                |     0.107 |   400055 |       --- |             --- |
|   LUT as Logic           |     0.094 |   201873 |   1182240 |           17.08 |
|   LUT as Distributed RAM |     0.006 |      308 |    591840 |            0.05 |
|   CARRY8                 |     0.004 |     5759 |    147780 |            3.90 |
|   Register               |     0.003 |   131154 |   2364480 |            5.55 |
|   LUT as Shift Register  |    <0.001 |      274 |    591840 |            0.05 |
|   BUFG                   |    <0.001 |        3 |       240 |            1.25 |
|   Others                 |    <0.001 |     3323 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |    10912 |   1182240 |            0.92 |
| Signals                  |     0.140 |   293726 |       --- |             --- |
| Block RAM                |     0.081 |    230.5 |      2160 |           10.67 |
| URAM                     |     0.007 |        8 |       960 |            0.83 |
| MMCM                     |     0.199 |        0 |       --- |             --- |
| PLL                      |     0.118 |        2 |       --- |             --- |
| DSPs                     |     0.005 |       33 |      6840 |            0.48 |
| I/O                      |     0.191 |       77 |       832 |            9.25 |
| Static Power             |     2.487 |          |           |                 |
| Total                    |     3.557 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.490 |       0.661 |      0.830 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.346 |       0.083 |      0.263 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.021 |       0.006 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.823 |       0.174 |      0.649 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.227 |       0.042 |      0.185 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.036 |       0.036 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SDIO_CLK_0                                                                                          | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div                                                                                 |            80.0 |
| SPIM_CLK_0                                                                                          | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div                                                                                 |            80.0 |
| c0_sys_clk_p                                                                                        | c0_sys_clk_p                                                                                                                                                                                       |             4.0 |
| c0_sys_clk_p                                                                                        | c0_sys_clk_s_BUFGCE                                                                                                                                                                                |             4.0 |
| clk_out1_xilinx_clk_mngr                                                                            | alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr                                                                                                                                                   |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                  |            50.0 |
| mmcm_clkout0                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                   |             6.4 |
| mmcm_clkout0                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                                                                                |             6.4 |
| mmcm_clkout5                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                   |            25.6 |
| mmcm_clkout6                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                   |            12.8 |
| pll_clk                                                                                             | u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                       |             0.8 |
| pll_clk[1]                                                                                          | u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                       |             0.8 |
| pll_clk[1]_DIV                                                                                      | u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             6.4 |
| pll_clk_DIV                                                                                         | u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26] |             6.4 |
| tck                                                                                                 | pad_jtag_tck                                                                                                                                                                                       |           100.0 |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| alsaqr_xilinx                     |     1.070 |
|   alsaqr_clk_manager              |     0.099 |
|     inst                          |     0.099 |
|   axiddrcdc                       |     0.019 |
|     i_axi_cdc                     |     0.019 |
|       i_axi_cdc_dst               |     0.012 |
|       i_axi_cdc_src               |     0.007 |
|   dbg_hub                         |     0.002 |
|     inst                          |     0.002 |
|       BSCANID.u_xsdbm_id          |     0.002 |
|   i_alsaqr                        |     0.446 |
|     i_alsaqr_periph_fpga_padframe |     0.005 |
|       i_periphs                   |     0.005 |
|     i_c2h_tlb                     |     0.015 |
|       i_axi_tlb                   |     0.015 |
|     i_host_domain                 |     0.425 |
|       i_apb_subsystem             |     0.109 |
|       i_axi2mem_l2                |     0.004 |
|       i_axi_lite_subsystem        |     0.034 |
|       i_axi_llc                   |     0.024 |
|       i_cva6_subsystem            |     0.202 |
|       i_l2_subsystem              |     0.046 |
|       nolabel_line339             |     0.006 |
|   u_ddr4_0                        |     0.499 |
|     inst                          |     0.499 |
|       u_ddr4_infrastructure       |     0.110 |
|       u_ddr4_mem_intfc            |     0.378 |
|       u_ddr_axi                   |     0.011 |
|   u_ibufg_sys_clk                 |     0.004 |
+-----------------------------------+-----------+


