# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Jan 11 14:11:35 2025


##### DESIGN INFO #######################################################

Top View:                "MMU"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                      Ending                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     System                                        |     20.830           |     No paths         |     No paths         |     No paths                         
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     |     20.830           |     No paths         |     No paths         |     No paths                         
MMU|PHI_0                                     System                                        |     3.511            |     No paths         |     No paths         |     3.511                            
MMU|PHI_0                                     MMU|PHI_0                                     |     3.511            |     3.511            |     No paths         |     No paths                         
DRAM_HOLD_TIME|D_Q3_derived_clock             DRAM_HOLD_TIME|D_Q3_derived_clock             |     No paths         |     20.830           |     No paths         |     No paths                         
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:A[0]
p:A[1]
p:A[2]
p:A[3]
p:A[4]
p:A[5]
p:A[6]
p:A[7]
p:A[8]
p:A[9]
p:A[10]
p:A[11]
p:A[12]
p:A[13]
p:A[14]
p:A[15]
p:CXXXOUT
p:DMA_N
p:INH_N
p:MD7 (bidir end point)
p:MD7 (bidir start point)
p:ORA[0]
p:ORA[1]
p:ORA[2]
p:ORA[3]
p:ORA[4]
p:ORA[5]
p:ORA[6]
p:ORA[7]
p:PRAS_N
p:Q3
p:ROMEN1_N (bidir end point)
p:ROMEN1_N (bidir start point)
p:ROMEN2_N
p:R_W_N
p:R_W_N_245 (bidir end point)
p:R_W_N_245 (bidir start point)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
