Protel Design System Design Rule Check
PCB File : C:\Users\22357\Desktop\±àÂëÆ÷\AS5600\AS5600.PcbDoc
Date     : 2020/12/14
Time     : 16:00:07

Processing Rule : Clearance Constraint (Gap=10mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=60mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=15mil) (Max=60mil) (Preferred=15mil) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *-1(4243.87mil,4114.17mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *1-1(3630.15mil,4114.17mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *2-1(3937mil,3582.68mil) on Multi-Layer Actual Hole Size = 125mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.644mil < 10mil) Between Pad *-1(4243.87mil,4114.17mil) on Multi-Layer And Via (4125mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.644mil] / [Bottom Solder] Mask Sliver [4.644mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.942mil < 10mil) Between Pad *-1(4243.87mil,4114.17mil) on Multi-Layer And Via (4230mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.942mil] / [Bottom Solder] Mask Sliver [7.942mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.213mil < 10mil) Between Pad *-1(4243.87mil,4114.17mil) on Multi-Layer And Via (4260mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.213mil] / [Bottom Solder] Mask Sliver [8.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.022mil < 10mil) Between Pad *-1(4243.87mil,4114.17mil) on Multi-Layer And Via (4350mil,4050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.022mil] / [Bottom Solder] Mask Sliver [7.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.857mil < 10mil) Between Pad *-1(4243.87mil,4114.17mil) on Multi-Layer And Via (4365mil,4080mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.857mil] / [Bottom Solder] Mask Sliver [8.857mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.48mil < 10mil) Between Pad *1-1(3630.15mil,4114.17mil) on Multi-Layer And Via (3555mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.48mil] / [Bottom Solder] Mask Sliver [3.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.17mil < 10mil) Between Pad *1-1(3630.15mil,4114.17mil) on Multi-Layer And Via (3630mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.17mil] / [Bottom Solder] Mask Sliver [7.17mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.923mil < 10mil) Between Pad *1-1(3630.15mil,4114.17mil) on Multi-Layer And Via (3750mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.922mil] / [Bottom Solder] Mask Sliver [2.922mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.856mil < 10mil) Between Pad *2-1(3937mil,3582.68mil) on Multi-Layer And Via (3825mil,3540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.856mil] / [Bottom Solder] Mask Sliver [2.856mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.208mil < 10mil) Between Pad *2-1(3937mil,3582.68mil) on Multi-Layer And Via (3840mil,3510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.208mil] / [Bottom Solder] Mask Sliver [4.208mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.83mil < 10mil) Between Pad *2-1(3937mil,3582.68mil) on Multi-Layer And Via (4035mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.829mil] / [Bottom Solder] Mask Sliver [7.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.179mil < 10mil) Between Pad C1-2(3790mil,4051.5mil) on Bottom Layer And Via (3825mil,4020mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.179mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.903mil < 10mil) Between Pad C2-1(3720mil,3898.5mil) on Bottom Layer And Via (3750mil,3930mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.903mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Pad C2-2(3720mil,3971.5mil) on Bottom Layer And Via (3680mil,3970mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.243mil < 10mil) Between Pad C2-2(3720mil,3971.5mil) on Bottom Layer And Via (3750mil,3930mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.243mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.679mil < 10mil) Between Pad JP1-0(4171.122mil,3628.379mil) on Top Layer And Via (4095mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.679mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.953mil < 10mil) Between Pad JP1-0(4171.122mil,3628.379mil) on Top Layer And Via (4245mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.953mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.636mil < 10mil) Between Pad JP1-0(4171.122mil,3628.379mil) on Top Layer And Via (4260mil,3630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.636mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.453mil < 10mil) Between Pad JP1-0(4328.878mil,3901.621mil) on Top Layer And Via (4260mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.453mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad JP1-0(4328.878mil,3901.621mil) on Top Layer And Via (4290mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.934mil < 10mil) Between Pad JP1-0(4328.878mil,3901.621mil) on Top Layer And Via (4305mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.934mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.714mil < 10mil) Between Pad JP1-1(4129.293mil,3777.237mil) on Top Layer And Pad R4-1(4070.003mil,3827.595mil) on Top Layer [Top Solder] Mask Sliver [8.714mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.094mil < 10mil) Between Pad JP1-3(4178.506mil,3862.476mil) on Top Layer And Via (4230mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.094mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.349mil < 10mil) Between Pad JP2-0(3568.819mil,3922.93mil) on Top Layer And Via (3510mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.349mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.085mil < 10mil) Between Pad JP2-0(3568.819mil,3922.93mil) on Top Layer And Via (3525mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.085mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.54mil < 10mil) Between Pad JP2-0(3568.819mil,3922.93mil) on Top Layer And Via (3555mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.54mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.123mil < 10mil) Between Pad JP2-0(3568.819mil,3922.93mil) on Top Layer And Via (3570mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.123mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.06mil < 10mil) Between Pad JP2-0(3568.819mil,3922.93mil) on Top Layer And Via (3600mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.454mil < 10mil) Between Pad JP2-0(3568.819mil,3922.93mil) on Top Layer And Via (3645mil,3960mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.454mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.817mil < 10mil) Between Pad JP2-0(3751.181mil,3607.07mil) on Top Layer And Via (3660mil,3630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.817mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.623mil < 10mil) Between Pad JP2-0(3751.181mil,3607.07mil) on Top Layer And Via (3765mil,3540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.623mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.143mil < 10mil) Between Pad JP2-0(3751.181mil,3607.07mil) on Top Layer And Via (3810mil,3570mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.143mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.153mil < 10mil) Between Pad JP2-1(3718.648mil,3884.726mil) on Top Layer And Via (3750mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.153mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.905mil < 10mil) Between Pad R1-1(3998.334mil,3902.405mil) on Top Layer And Via (3990mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.941mil < 10mil) Between Pad R1-1(3998.334mil,3902.405mil) on Top Layer And Via (4040mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.898mil < 10mil) Between Pad R1-2(3998.334mil,3827.602mil) on Top Layer And Via (3990mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.936mil < 10mil) Between Pad R1-2(3998.334mil,3827.602mil) on Top Layer And Via (4040mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.574mil < 10mil) Between Pad R3-1(3854.997mil,3902.405mil) on Top Layer And Via (3810mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.574mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.084mil < 10mil) Between Pad R4-1(4070.003mil,3827.595mil) on Top Layer And Via (4040mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.084mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.078mil < 10mil) Between Pad R4-2(4070.003mil,3902.398mil) on Top Layer And Via (4040mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.078mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.223mil < 10mil) Between Pad R5-2(4132.61mil,3653.696mil) on Bottom Layer And Via (4095mil,3660mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.223mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.858mil < 10mil) Between Pad SW1-2(4098.386mil,4060mil) on Top Layer And Via (4050mil,4050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.858mil < 10mil) Between Pad SW1-4(3771.614mil,4010mil) on Top Layer And Via (3825mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.189mil < 10mil) Between Pad U1-1(3862mil,4051.173mil) on Bottom Layer And Via (3825mil,4020mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.399mil < 10mil) Between Pad U1-3(3962mil,4051.173mil) on Bottom Layer And Via (3960mil,4110mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.399mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.189mil < 10mil) Between Pad U1-4(4012mil,4051.173mil) on Bottom Layer And Via (4050mil,4050mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.953mil < 10mil) Between Pad U1-5(4012mil,3822.827mil) on Bottom Layer And Via (3990mil,3865mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.953mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.494mil < 10mil) Between Pad U1-5(4012mil,3822.827mil) on Bottom Layer And Via (4040mil,3865mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.494mil < 10mil) Between Pad U1-6(3962mil,3822.827mil) on Bottom Layer And Via (3990mil,3865mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3510mil,3810mil) from Top Layer to Bottom Layer And Via (3525mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3510mil,3810mil) from Top Layer to Bottom Layer And Via (3525mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3510mil,3810mil) from Top Layer to Bottom Layer And Via (3540mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3510mil,3870mil) from Top Layer to Bottom Layer And Via (3525mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3510mil,3990mil) from Top Layer to Bottom Layer And Via (3525mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3510mil,3990mil) from Top Layer to Bottom Layer And Via (3540mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3510mil,4050mil) from Top Layer to Bottom Layer And Via (3525mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3525mil,3780mil) from Top Layer to Bottom Layer And Via (3540mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3525mil,3780mil) from Top Layer to Bottom Layer And Via (3540mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3525mil,3780mil) from Top Layer to Bottom Layer And Via (3555mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3525mil,3840mil) from Top Layer to Bottom Layer And Via (3540mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3525mil,3840mil) from Top Layer to Bottom Layer And Via (3555mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3525mil,4020mil) from Top Layer to Bottom Layer And Via (3540mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3525mil,4020mil) from Top Layer to Bottom Layer And Via (3555mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3540mil,3750mil) from Top Layer to Bottom Layer And Via (3555mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3540mil,3750mil) from Top Layer to Bottom Layer And Via (3555mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3540mil,3750mil) from Top Layer to Bottom Layer And Via (3570mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3540mil,3810mil) from Top Layer to Bottom Layer And Via (3555mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3540mil,3810mil) from Top Layer to Bottom Layer And Via (3555mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3540mil,3810mil) from Top Layer to Bottom Layer And Via (3570mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3540mil,3990mil) from Top Layer to Bottom Layer And Via (3555mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3540mil,3990mil) from Top Layer to Bottom Layer And Via (3570mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3555mil,3720mil) from Top Layer to Bottom Layer And Via (3570mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3555mil,3720mil) from Top Layer to Bottom Layer And Via (3570mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3555mil,3720mil) from Top Layer to Bottom Layer And Via (3585mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3555mil,3780mil) from Top Layer to Bottom Layer And Via (3570mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3555mil,3780mil) from Top Layer to Bottom Layer And Via (3570mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3555mil,3780mil) from Top Layer to Bottom Layer And Via (3585mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3555mil,3840mil) from Top Layer to Bottom Layer And Via (3570mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3555mil,3840mil) from Top Layer to Bottom Layer And Via (3585mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3555mil,4020mil) from Top Layer to Bottom Layer And Via (3570mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3570mil,3690mil) from Top Layer to Bottom Layer And Via (3585mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3570mil,3690mil) from Top Layer to Bottom Layer And Via (3585mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3570mil,3690mil) from Top Layer to Bottom Layer And Via (3600mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3570mil,3750mil) from Top Layer to Bottom Layer And Via (3585mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3570mil,3750mil) from Top Layer to Bottom Layer And Via (3585mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3570mil,3750mil) from Top Layer to Bottom Layer And Via (3600mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3570mil,3810mil) from Top Layer to Bottom Layer And Via (3585mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3570mil,3810mil) from Top Layer to Bottom Layer And Via (3585mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3570mil,3810mil) from Top Layer to Bottom Layer And Via (3600mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3585mil,3660mil) from Top Layer to Bottom Layer And Via (3600mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3585mil,3660mil) from Top Layer to Bottom Layer And Via (3615mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3585mil,3720mil) from Top Layer to Bottom Layer And Via (3600mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3585mil,3720mil) from Top Layer to Bottom Layer And Via (3600mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3585mil,3720mil) from Top Layer to Bottom Layer And Via (3615mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3585mil,3780mil) from Top Layer to Bottom Layer And Via (3600mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3585mil,3780mil) from Top Layer to Bottom Layer And Via (3600mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3585mil,3780mil) from Top Layer to Bottom Layer And Via (3615mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3585mil,3840mil) from Top Layer to Bottom Layer And Via (3600mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3585mil,3840mil) from Top Layer to Bottom Layer And Via (3600mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3585mil,3840mil) from Top Layer to Bottom Layer And Via (3615mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3600mil,3690mil) from Top Layer to Bottom Layer And Via (3615mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3600mil,3690mil) from Top Layer to Bottom Layer And Via (3615mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3600mil,3690mil) from Top Layer to Bottom Layer And Via (3630mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3600mil,3750mil) from Top Layer to Bottom Layer And Via (3615mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3600mil,3750mil) from Top Layer to Bottom Layer And Via (3615mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3600mil,3750mil) from Top Layer to Bottom Layer And Via (3630mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3600mil,3810mil) from Top Layer to Bottom Layer And Via (3615mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3600mil,3810mil) from Top Layer to Bottom Layer And Via (3615mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3600mil,3810mil) from Top Layer to Bottom Layer And Via (3630mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3600mil,3870mil) from Top Layer to Bottom Layer And Via (3615mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3600mil,3870mil) from Top Layer to Bottom Layer And Via (3630mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3660mil) from Top Layer to Bottom Layer And Via (3630mil,3630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3660mil) from Top Layer to Bottom Layer And Via (3630mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3615mil,3660mil) from Top Layer to Bottom Layer And Via (3645mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3720mil) from Top Layer to Bottom Layer And Via (3630mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3720mil) from Top Layer to Bottom Layer And Via (3630mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3615mil,3720mil) from Top Layer to Bottom Layer And Via (3645mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3780mil) from Top Layer to Bottom Layer And Via (3630mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3780mil) from Top Layer to Bottom Layer And Via (3630mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3615mil,3780mil) from Top Layer to Bottom Layer And Via (3645mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3840mil) from Top Layer to Bottom Layer And Via (3630mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3615mil,3840mil) from Top Layer to Bottom Layer And Via (3630mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3615mil,3840mil) from Top Layer to Bottom Layer And Via (3645mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3630mil) from Top Layer to Bottom Layer And Via (3645mil,3600mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3630mil) from Top Layer to Bottom Layer And Via (3645mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3630mil,3630mil) from Top Layer to Bottom Layer And Via (3660mil,3630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3690mil) from Top Layer to Bottom Layer And Via (3645mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3690mil) from Top Layer to Bottom Layer And Via (3645mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3630mil,3690mil) from Top Layer to Bottom Layer And Via (3660mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3750mil) from Top Layer to Bottom Layer And Via (3645mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3750mil) from Top Layer to Bottom Layer And Via (3645mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3630mil,3750mil) from Top Layer to Bottom Layer And Via (3660mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3810mil) from Top Layer to Bottom Layer And Via (3645mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3810mil) from Top Layer to Bottom Layer And Via (3645mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3630mil,3810mil) from Top Layer to Bottom Layer And Via (3660mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3870mil) from Top Layer to Bottom Layer And Via (3645mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3630mil,3990mil) from Top Layer to Bottom Layer And Via (3645mil,3960mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3600mil) from Top Layer to Bottom Layer And Via (3660mil,3630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3660mil) from Top Layer to Bottom Layer And Via (3660mil,3630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3660mil) from Top Layer to Bottom Layer And Via (3660mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3645mil,3660mil) from Top Layer to Bottom Layer And Via (3675mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3720mil) from Top Layer to Bottom Layer And Via (3660mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3720mil) from Top Layer to Bottom Layer And Via (3660mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3645mil,3720mil) from Top Layer to Bottom Layer And Via (3675mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3780mil) from Top Layer to Bottom Layer And Via (3660mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3780mil) from Top Layer to Bottom Layer And Via (3660mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3645mil,3780mil) from Top Layer to Bottom Layer And Via (3675mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3645mil,3840mil) from Top Layer to Bottom Layer And Via (3660mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.401mil < 10mil) Between Via (3645mil,3960mil) from Top Layer to Bottom Layer And Via (3680mil,3970mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.401mil] / [Bottom Solder] Mask Sliver [7.401mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3660mil,3630mil) from Top Layer to Bottom Layer And Via (3675mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3660mil,3690mil) from Top Layer to Bottom Layer And Via (3675mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3660mil,3690mil) from Top Layer to Bottom Layer And Via (3675mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3660mil,3690mil) from Top Layer to Bottom Layer And Via (3690mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3660mil,3750mil) from Top Layer to Bottom Layer And Via (3675mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3660mil,3750mil) from Top Layer to Bottom Layer And Via (3675mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3660mil,3750mil) from Top Layer to Bottom Layer And Via (3690mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3660mil,3810mil) from Top Layer to Bottom Layer And Via (3675mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3675mil,3660mil) from Top Layer to Bottom Layer And Via (3690mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3675mil,3660mil) from Top Layer to Bottom Layer And Via (3705mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3675mil,3720mil) from Top Layer to Bottom Layer And Via (3690mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3675mil,3720mil) from Top Layer to Bottom Layer And Via (3690mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3675mil,3720mil) from Top Layer to Bottom Layer And Via (3705mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3675mil,3780mil) from Top Layer to Bottom Layer And Via (3690mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3675mil,3780mil) from Top Layer to Bottom Layer And Via (3705mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3690mil,3690mil) from Top Layer to Bottom Layer And Via (3705mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3690mil,3690mil) from Top Layer to Bottom Layer And Via (3705mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3690mil,3690mil) from Top Layer to Bottom Layer And Via (3720mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3690mil,3750mil) from Top Layer to Bottom Layer And Via (3705mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3690mil,3750mil) from Top Layer to Bottom Layer And Via (3705mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3690mil,3750mil) from Top Layer to Bottom Layer And Via (3720mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3705mil,3660mil) from Top Layer to Bottom Layer And Via (3720mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3705mil,3720mil) from Top Layer to Bottom Layer And Via (3720mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3705mil,3720mil) from Top Layer to Bottom Layer And Via (3720mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3705mil,3720mil) from Top Layer to Bottom Layer And Via (3735mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3705mil,3780mil) from Top Layer to Bottom Layer And Via (3720mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3720mil,3690mil) from Top Layer to Bottom Layer And Via (3735mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3720mil,3690mil) from Top Layer to Bottom Layer And Via (3750mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3720mil,3750mil) from Top Layer to Bottom Layer And Via (3735mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3735mil,3720mil) from Top Layer to Bottom Layer And Via (3750mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3750mil,3930mil) from Top Layer to Bottom Layer And Via (3780mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3765mil,3540mil) from Top Layer to Bottom Layer And Via (3795mil,3540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3780mil,3930mil) from Top Layer to Bottom Layer And Via (3795mil,3900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3780mil,3930mil) from Top Layer to Bottom Layer And Via (3810mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3795mil,3540mil) from Top Layer to Bottom Layer And Via (3810mil,3510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3795mil,3540mil) from Top Layer to Bottom Layer And Via (3810mil,3570mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3795mil,3540mil) from Top Layer to Bottom Layer And Via (3825mil,3540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3795mil,3900mil) from Top Layer to Bottom Layer And Via (3810mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3810mil,3510mil) from Top Layer to Bottom Layer And Via (3825mil,3540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3810mil,3510mil) from Top Layer to Bottom Layer And Via (3840mil,3510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3810mil,3570mil) from Top Layer to Bottom Layer And Via (3825mil,3540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3825mil,3540mil) from Top Layer to Bottom Layer And Via (3840mil,3510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3885mil,4140mil) from Top Layer to Bottom Layer And Via (3900mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3885mil,4140mil) from Top Layer to Bottom Layer And Via (3915mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3900mil,4110mil) from Top Layer to Bottom Layer And Via (3915mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3900mil,4110mil) from Top Layer to Bottom Layer And Via (3930mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3915mil,4140mil) from Top Layer to Bottom Layer And Via (3930mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3915mil,4140mil) from Top Layer to Bottom Layer And Via (3945mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3930mil,4110mil) from Top Layer to Bottom Layer And Via (3945mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3930mil,4110mil) from Top Layer to Bottom Layer And Via (3960mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3945mil,4140mil) from Top Layer to Bottom Layer And Via (3960mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3945mil,4140mil) from Top Layer to Bottom Layer And Via (3975mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3960mil,4110mil) from Top Layer to Bottom Layer And Via (3975mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3960mil,4110mil) from Top Layer to Bottom Layer And Via (3990mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3975mil,4140mil) from Top Layer to Bottom Layer And Via (3990mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3975mil,4140mil) from Top Layer to Bottom Layer And Via (4005mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (3990mil,4110mil) from Top Layer to Bottom Layer And Via (4005mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3990mil,4110mil) from Top Layer to Bottom Layer And Via (4020mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4005mil,4140mil) from Top Layer to Bottom Layer And Via (4020mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4020mil,4110mil) from Top Layer to Bottom Layer And Via (4050mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.016mil < 10mil) Between Via (4035mil,3660mil) from Top Layer to Bottom Layer And Via (4055mil,3635mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.016mil] / [Bottom Solder] Mask Sliver [3.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4050mil,3510mil) from Top Layer to Bottom Layer And Via (4065mil,3540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4050mil,3510mil) from Top Layer to Bottom Layer And Via (4080mil,3510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4050mil,4110mil) from Top Layer to Bottom Layer And Via (4080mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4065mil,3540mil) from Top Layer to Bottom Layer And Via (4080mil,3510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4080mil,4110mil) from Top Layer to Bottom Layer And Via (4110mil,4110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4110mil,4110mil) from Top Layer to Bottom Layer And Via (4125mil,4140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4170mil,3990mil) from Top Layer to Bottom Layer And Via (4200mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.623mil < 10mil) Between Via (4200mil,3690mil) from Top Layer to Bottom Layer And Via (4210mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.623mil] / [Bottom Solder] Mask Sliver [2.623mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4200mil,3690mil) from Top Layer to Bottom Layer And Via (4230mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.623mil < 10mil) Between Via (4200mil,3750mil) from Top Layer to Bottom Layer And Via (4210mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.623mil] / [Bottom Solder] Mask Sliver [2.623mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4200mil,3990mil) from Top Layer to Bottom Layer And Via (4215mil,3960mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4200mil,3990mil) from Top Layer to Bottom Layer And Via (4230mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.056mil < 10mil) Between Via (4210mil,3720mil) from Top Layer to Bottom Layer And Via (4230mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.056mil] / [Bottom Solder] Mask Sliver [7.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4215mil,3900mil) from Top Layer to Bottom Layer And Via (4230mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4215mil,3900mil) from Top Layer to Bottom Layer And Via (4230mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4215mil,3960mil) from Top Layer to Bottom Layer And Via (4230mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4215mil,3960mil) from Top Layer to Bottom Layer And Via (4230mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4215mil,3960mil) from Top Layer to Bottom Layer And Via (4245mil,3960mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4230mil,3690mil) from Top Layer to Bottom Layer And Via (4245mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4230mil,3690mil) from Top Layer to Bottom Layer And Via (4260mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4230mil,3870mil) from Top Layer to Bottom Layer And Via (4260mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4230mil,3930mil) from Top Layer to Bottom Layer And Via (4245mil,3960mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4230mil,3990mil) from Top Layer to Bottom Layer And Via (4245mil,3960mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4230mil,3990mil) from Top Layer to Bottom Layer And Via (4260mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4245mil,3660mil) from Top Layer to Bottom Layer And Via (4260mil,3630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4245mil,3660mil) from Top Layer to Bottom Layer And Via (4260mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4245mil,3660mil) from Top Layer to Bottom Layer And Via (4275mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4245mil,3960mil) from Top Layer to Bottom Layer And Via (4260mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3630mil) from Top Layer to Bottom Layer And Via (4275mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3690mil) from Top Layer to Bottom Layer And Via (4275mil,3660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3690mil) from Top Layer to Bottom Layer And Via (4275mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4260mil,3690mil) from Top Layer to Bottom Layer And Via (4290mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3750mil) from Top Layer to Bottom Layer And Via (4275mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3750mil) from Top Layer to Bottom Layer And Via (4275mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4260mil,3750mil) from Top Layer to Bottom Layer And Via (4290mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3810mil) from Top Layer to Bottom Layer And Via (4275mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3810mil) from Top Layer to Bottom Layer And Via (4275mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4260mil,3810mil) from Top Layer to Bottom Layer And Via (4290mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4260mil,3870mil) from Top Layer to Bottom Layer And Via (4275mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4260mil,3990mil) from Top Layer to Bottom Layer And Via (4290mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4275mil,3660mil) from Top Layer to Bottom Layer And Via (4290mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4275mil,3720mil) from Top Layer to Bottom Layer And Via (4290mil,3690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4275mil,3720mil) from Top Layer to Bottom Layer And Via (4290mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4275mil,3720mil) from Top Layer to Bottom Layer And Via (4305mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4275mil,3780mil) from Top Layer to Bottom Layer And Via (4290mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4275mil,3780mil) from Top Layer to Bottom Layer And Via (4290mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4275mil,3780mil) from Top Layer to Bottom Layer And Via (4305mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4275mil,3840mil) from Top Layer to Bottom Layer And Via (4290mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4275mil,3840mil) from Top Layer to Bottom Layer And Via (4305mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4290mil,3690mil) from Top Layer to Bottom Layer And Via (4305mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4290mil,3750mil) from Top Layer to Bottom Layer And Via (4305mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4290mil,3750mil) from Top Layer to Bottom Layer And Via (4305mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4290mil,3750mil) from Top Layer to Bottom Layer And Via (4320mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4290mil,3810mil) from Top Layer to Bottom Layer And Via (4305mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4290mil,3810mil) from Top Layer to Bottom Layer And Via (4305mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4290mil,3810mil) from Top Layer to Bottom Layer And Via (4320mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4290mil,3990mil) from Top Layer to Bottom Layer And Via (4320mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4305mil,3720mil) from Top Layer to Bottom Layer And Via (4320mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4305mil,3720mil) from Top Layer to Bottom Layer And Via (4335mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4305mil,3780mil) from Top Layer to Bottom Layer And Via (4320mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4305mil,3780mil) from Top Layer to Bottom Layer And Via (4320mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4305mil,3780mil) from Top Layer to Bottom Layer And Via (4335mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4305mil,3840mil) from Top Layer to Bottom Layer And Via (4320mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4320mil,3750mil) from Top Layer to Bottom Layer And Via (4335mil,3720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4320mil,3750mil) from Top Layer to Bottom Layer And Via (4335mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4320mil,3750mil) from Top Layer to Bottom Layer And Via (4350mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4320mil,3810mil) from Top Layer to Bottom Layer And Via (4335mil,3780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4320mil,3810mil) from Top Layer to Bottom Layer And Via (4350mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4320mil,3990mil) from Top Layer to Bottom Layer And Via (4335mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4320mil,3990mil) from Top Layer to Bottom Layer And Via (4350mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4335mil,3720mil) from Top Layer to Bottom Layer And Via (4350mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4335mil,3780mil) from Top Layer to Bottom Layer And Via (4350mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4335mil,3780mil) from Top Layer to Bottom Layer And Via (4350mil,3810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4335mil,4020mil) from Top Layer to Bottom Layer And Via (4350mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4335mil,4020mil) from Top Layer to Bottom Layer And Via (4350mil,4050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4335mil,4020mil) from Top Layer to Bottom Layer And Via (4365mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4350mil,3990mil) from Top Layer to Bottom Layer And Via (4365mil,3960mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4350mil,3990mil) from Top Layer to Bottom Layer And Via (4365mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (4350mil,3990mil) from Top Layer to Bottom Layer And Via (4380mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4350mil,4050mil) from Top Layer to Bottom Layer And Via (4365mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4350mil,4050mil) from Top Layer to Bottom Layer And Via (4365mil,4080mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4365mil,3960mil) from Top Layer to Bottom Layer And Via (4380mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.541mil < 10mil) Between Via (4365mil,4020mil) from Top Layer to Bottom Layer And Via (4380mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.541mil] / [Bottom Solder] Mask Sliver [4.541mil]
Rule Violations :293

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.84mil < 10mil) Between Pad *2-1(3937mil,3582.68mil) on Multi-Layer And Track (3787.502mil,3712.16mil)(3840.002mil,3621.227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.84mil < 10mil) Between Pad *2-1(3937mil,3582.68mil) on Multi-Layer And Track (3827.878mil,3614.227mil)(3840.002mil,3621.227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.102mil < 10mil) Between Pad C1-1(3790mil,3978.5mil) on Bottom Layer And Track (3764mil,3947.5mil)(3764mil,3997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(3790mil,3978.5mil) on Bottom Layer And Track (3764mil,3947.5mil)(3816mil,3947.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C1-1(3790mil,3978.5mil) on Bottom Layer And Track (3780mil,4010mil)(3800mil,4010mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-1(3790mil,3978.5mil) on Bottom Layer And Track (3790mil,4005mil)(3790mil,4010mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(3790mil,3978.5mil) on Bottom Layer And Track (3816mil,3947.5mil)(3816mil,3997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(3790mil,4051.5mil) on Bottom Layer And Track (3764mil,4033mil)(3764mil,4082.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(3790mil,4051.5mil) on Bottom Layer And Track (3764mil,4082.5mil)(3816mil,4082.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad C1-2(3790mil,4051.5mil) on Bottom Layer And Track (3780mil,4020mil)(3800mil,4020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(3790mil,4051.5mil) on Bottom Layer And Track (3790mil,4020mil)(3790mil,4025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(3790mil,4051.5mil) on Bottom Layer And Track (3816mil,4033mil)(3816mil,4082.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.102mil < 10mil) Between Pad C2-1(3720mil,3898.5mil) on Bottom Layer And Track (3694mil,3867.5mil)(3694mil,3917mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(3720mil,3898.5mil) on Bottom Layer And Track (3694mil,3867.5mil)(3746mil,3867.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C2-1(3720mil,3898.5mil) on Bottom Layer And Track (3710mil,3930mil)(3730mil,3930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-1(3720mil,3898.5mil) on Bottom Layer And Track (3720mil,3925mil)(3720mil,3930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(3720mil,3898.5mil) on Bottom Layer And Track (3746mil,3867.5mil)(3746mil,3917mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(3720mil,3971.5mil) on Bottom Layer And Track (3694mil,3953mil)(3694mil,4002.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(3720mil,3971.5mil) on Bottom Layer And Track (3694mil,4002.5mil)(3746mil,4002.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad C2-2(3720mil,3971.5mil) on Bottom Layer And Track (3710mil,3940mil)(3730mil,3940mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-2(3720mil,3971.5mil) on Bottom Layer And Track (3720mil,3940mil)(3720mil,3945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(3720mil,3971.5mil) on Bottom Layer And Track (3746mil,3953mil)(3746mil,4002.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad JP1-0(4171.122mil,3628.379mil) on Top Layer And Track (4086.541mil,3649.881mil)(4098.666mil,3642.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad JP1-0(4328.878mil,3901.621mil) on Top Layer And Track (4268.207mil,3964.535mil)(4280.331mil,3957.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.957mil < 10mil) Between Pad JP1-1(4129.293mil,3777.237mil) on Top Layer And Track (4034.003mil,3798.071mil)(4106.003mil,3798.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.947mil < 10mil) Between Pad JP1-1(4129.293mil,3777.237mil) on Top Layer And Track (4086.541mil,3649.881mil)(4139.041mil,3740.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-1(4129.293mil,3777.237mil) on Top Layer And Track (4106.003mil,3798.071mil)(4106.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.746mil < 10mil) Between Pad JP1-2(4153.9mil,3819.856mil) on Top Layer And Track (4106.003mil,3798.071mil)(4106.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.746mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.488mil < 10mil) Between Pad JP1-3(4178.506mil,3862.476mil) on Top Layer And Track (4215.707mil,3873.602mil)(4268.207mil,3964.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad JP2-0(3568.819mil,3922.93mil) on Top Layer And Track (3617.606mil,3978.428mil)(3629.73mil,3985.428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad JP2-0(3751.181mil,3607.07mil) on Top Layer And Track (3827.878mil,3614.227mil)(3840.002mil,3621.227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad JP2-1(3718.648mil,3884.726mil) on Top Layer And Track (3629.73mil,3985.428mil)(3682.23mil,3894.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad JP2-4(3792.466mil,3756.868mil) on Top Layer And Track (3818.997mil,3798.071mil)(3818.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad JP2-4(3792.466mil,3756.868mil) on Top Layer And Track (3818.997mil,3798.071mil)(3890.997mil,3798.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.181mil < 10mil) Between Pad LED1-1(4085.11mil,3579.37mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [1.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.661mil < 10mil) Between Pad LED1-1(4085.11mil,3579.37mil) on Top Layer And Track (4051.176mil,3569.413mil)(4076.766mil,3613.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.389mil < 10mil) Between Pad LED1-1(4085.11mil,3579.37mil) on Top Layer And Track (4051.176mil,3569.413mil)(4078.452mil,3553.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad LED1-1(4085.11mil,3579.37mil) on Top Layer And Track (4076.766mil,3613.737mil)(4104.043mil,3597.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.1mil < 10mil) Between Pad LED1-2(4134.89mil,3550.63mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad LED1-2(4134.89mil,3550.63mil) on Top Layer And Track (4116.81mil,3531.519mil)(4143.234mil,3516.263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad LED1-2(4134.89mil,3550.63mil) on Top Layer And Track (4141.548mil,3576.335mil)(4168.824mil,3560.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.661mil < 10mil) Between Pad LED1-2(4134.89mil,3550.63mil) on Top Layer And Track (4143.234mil,3516.263mil)(4168.824mil,3560.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(3998.334mil,3902.405mil) on Top Layer And Track (3962.334mil,3798.071mil)(3962.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R1-1(3998.334mil,3902.405mil) on Top Layer And Track (3962.334mil,3931.929mil)(4034.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R1-1(3998.334mil,3902.405mil) on Top Layer And Track (3962.666mil,3798.071mil)(3962.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R1-1(3998.334mil,3902.405mil) on Top Layer And Track (4034.003mil,3798.071mil)(4034.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(3998.334mil,3902.405mil) on Top Layer And Track (4034.334mil,3798.071mil)(4034.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(3998.334mil,3827.602mil) on Top Layer And Track (3962.334mil,3798.071mil)(3962.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R1-2(3998.334mil,3827.602mil) on Top Layer And Track (3962.334mil,3798.071mil)(4034.334mil,3798.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R1-2(3998.334mil,3827.602mil) on Top Layer And Track (3962.666mil,3798.071mil)(3962.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R1-2(3998.334mil,3827.602mil) on Top Layer And Track (4034.003mil,3798.071mil)(4034.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(3998.334mil,3827.602mil) on Top Layer And Track (4034.334mil,3798.071mil)(4034.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(3926.666mil,3902.405mil) on Top Layer And Track (3890.666mil,3798.071mil)(3890.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R2-1(3926.666mil,3902.405mil) on Top Layer And Track (3890.666mil,3931.929mil)(3962.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R2-1(3926.666mil,3902.405mil) on Top Layer And Track (3890.997mil,3798.071mil)(3890.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R2-1(3926.666mil,3902.405mil) on Top Layer And Track (3962.334mil,3798.071mil)(3962.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(3926.666mil,3902.405mil) on Top Layer And Track (3962.666mil,3798.071mil)(3962.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(3926.666mil,3827.602mil) on Top Layer And Track (3890.666mil,3798.071mil)(3890.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R2-2(3926.666mil,3827.602mil) on Top Layer And Track (3890.666mil,3798.071mil)(3962.666mil,3798.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R2-2(3926.666mil,3827.602mil) on Top Layer And Track (3890.997mil,3798.071mil)(3890.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R2-2(3926.666mil,3827.602mil) on Top Layer And Track (3962.334mil,3798.071mil)(3962.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(3926.666mil,3827.602mil) on Top Layer And Track (3962.666mil,3798.071mil)(3962.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(3854.997mil,3902.405mil) on Top Layer And Track (3818.997mil,3798.071mil)(3818.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R3-1(3854.997mil,3902.405mil) on Top Layer And Track (3818.997mil,3931.929mil)(3890.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R3-1(3854.997mil,3902.405mil) on Top Layer And Track (3890.666mil,3798.071mil)(3890.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(3854.997mil,3902.405mil) on Top Layer And Track (3890.997mil,3798.071mil)(3890.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(3854.997mil,3827.602mil) on Top Layer And Track (3818.997mil,3798.071mil)(3818.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R3-2(3854.997mil,3827.602mil) on Top Layer And Track (3818.997mil,3798.071mil)(3890.997mil,3798.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R3-2(3854.997mil,3827.602mil) on Top Layer And Track (3890.666mil,3798.071mil)(3890.666mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(3854.997mil,3827.602mil) on Top Layer And Track (3890.997mil,3798.071mil)(3890.997mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(4070.003mil,3827.595mil) on Top Layer And Track (4034.003mil,3798.071mil)(4034.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R4-1(4070.003mil,3827.595mil) on Top Layer And Track (4034.003mil,3798.071mil)(4106.003mil,3798.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R4-1(4070.003mil,3827.595mil) on Top Layer And Track (4034.334mil,3798.071mil)(4034.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(4070.003mil,3827.595mil) on Top Layer And Track (4106.003mil,3798.071mil)(4106.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(4070.003mil,3902.398mil) on Top Layer And Track (4034.003mil,3798.071mil)(4034.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R4-2(4070.003mil,3902.398mil) on Top Layer And Track (4034.003mil,3931.929mil)(4106.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad R4-2(4070.003mil,3902.398mil) on Top Layer And Track (4034.334mil,3798.071mil)(4034.334mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(4070.003mil,3902.398mil) on Top Layer And Track (4106.003mil,3798.071mil)(4106.003mil,3931.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(4197.392mil,3616.295mil) on Bottom Layer And Track (4089.036mil,3637.285mil)(4204.961mil,3570.356mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(4197.392mil,3616.295mil) on Bottom Layer And Track (4125.036mil,3699.639mil)(4240.961mil,3632.71mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R5-1(4197.392mil,3616.295mil) on Bottom Layer And Track (4204.961mil,3570.356mil)(4240.961mil,3632.71mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R5-2(4132.61mil,3653.696mil) on Bottom Layer And Track (4089.036mil,3637.285mil)(4125.036mil,3699.639mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(4132.61mil,3653.696mil) on Bottom Layer And Track (4089.036mil,3637.285mil)(4204.961mil,3570.356mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(4132.61mil,3653.696mil) on Bottom Layer And Track (4125.036mil,3699.639mil)(4240.961mil,3632.71mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R6-1(3992.834mil,3742.794mil) on Top Layer And Track (3957.876mil,3733.427mil)(3983.467mil,3777.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R6-1(3992.834mil,3742.794mil) on Top Layer And Track (3957.876mil,3733.427mil)(4046.524mil,3682.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R6-1(3992.834mil,3742.794mil) on Top Layer And Track (3983.467mil,3777.751mil)(4072.115mil,3726.57mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R6-2(4037.158mil,3717.204mil) on Top Layer And Track (3957.876mil,3733.427mil)(4046.524mil,3682.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R6-2(4037.158mil,3717.204mil) on Top Layer And Track (3983.467mil,3777.751mil)(4072.115mil,3726.57mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R6-2(4037.158mil,3717.204mil) on Top Layer And Track (4046.524mil,3682.246mil)(4072.115mil,3726.57mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
Rule Violations :90

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.335mil < 10mil) Between Text "VCC SCL SDA GND" (3476.83mil,3843.17mil) on Top Overlay And Track (3481.551mil,3898.65mil)(3686.413mil,3543.818mil) on Top Overlay Silk Text to Silk Clearance [4.335mil]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 387
Waived Violations : 0
Time Elapsed        : 00:00:02