Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Y:/Desktop/ComputerOrgan/code/lab1/testbench_isim_beh.exe -prj Y:/Desktop/ComputerOrgan/code/lab1/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Desktop/ComputerOrgan/code/lab1/sourceCode/half_adder.v" into library work
Analyzing Verilog file "Y:/Desktop/ComputerOrgan/code/lab1/sourceCode/full_adder.v" into library work
Analyzing Verilog file "Y:/Desktop/ComputerOrgan/code/lab1/sourceCode/alu_top.v" into library work
Analyzing Verilog file "Y:/Desktop/ComputerOrgan/code/lab1/sourceCode/alu.v" into library work
Analyzing Verilog file "Y:/Desktop/ComputerOrgan/code/lab1/testbench/basic_data/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module half_adder
Compiling module full_adder
Compiling module alu_top
Compiling module alu
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable Y:/Desktop/ComputerOrgan/code/lab1/testbench_isim_beh.exe
Fuse Memory Usage: 30616 KB
Fuse CPU Usage: 718 ms
