fifo_256_ddr.v,verilog,xil_defaultlib,../../../../my_ddr_to_vga.srcs/sources_1/ip/fifo_256_ddr/sim/fifo_256_ddr.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
