<stg><name>kerneldl</name>


<trans_list>

<trans id="5157" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6594" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6595" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5160" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6597" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6598" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5163" from="5" to="533">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6609" from="6" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6610" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6600" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6601" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6602" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6603" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6604" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6605" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6606" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6607" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6608" from="15" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5177" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6621" from="17" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6622" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6612" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6613" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6614" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6615" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6616" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6617" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6618" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6619" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6620" from="26" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5190" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6633" from="28" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6634" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6624" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6625" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6626" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6627" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6628" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6629" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6630" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6631" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6632" from="37" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6645" from="39" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6646" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6636" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6637" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6638" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6639" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6640" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6641" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6642" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6643" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6644" from="48" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6657" from="50" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6658" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6648" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6649" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6650" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6651" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6652" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6653" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6654" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6655" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6656" from="59" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5229" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6669" from="61" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6670" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6660" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6661" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6662" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6663" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6664" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6665" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6666" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6667" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6668" from="70" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5242" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6681" from="72" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6682" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6672" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6673" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6674" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6675" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6676" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6677" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6678" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6679" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6680" from="81" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5255" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6693" from="83" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6694" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6684" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6685" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6686" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6687" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6688" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6689" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6690" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6691" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6692" from="92" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5268" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6705" from="94" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6706" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6696" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6697" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6698" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6699" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6700" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6701" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6702" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6703" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6704" from="103" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5281" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6717" from="105" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6718" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6708" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6709" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6710" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6711" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6712" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6713" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6714" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6715" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6716" from="114" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5294" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6729" from="116" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6730" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6720" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6721" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6722" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6723" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6724" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6725" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6726" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6727" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6728" from="125" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5307" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6741" from="127" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6742" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6732" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6733" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6734" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6735" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6736" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6737" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6738" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6739" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6740" from="136" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5320" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6753" from="138" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6754" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6744" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6745" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6746" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6747" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6748" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6749" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6750" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6751" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6752" from="147" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5333" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6765" from="149" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6766" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6756" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6757" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6758" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6759" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6760" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6761" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6762" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6763" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6764" from="158" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5346" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6777" from="160" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6778" from="160" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6768" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6769" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6770" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6771" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6772" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6773" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6774" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6775" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6776" from="169" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5359" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6789" from="171" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6790" from="171" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6780" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6781" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6782" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6783" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6784" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6785" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6786" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6787" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6788" from="180" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5372" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6801" from="182" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6802" from="182" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6792" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6793" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6794" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6795" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6796" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6797" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6798" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6799" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6800" from="191" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5385" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6813" from="193" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6814" from="193" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6804" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6805" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6806" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6807" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6808" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6809" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6810" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6811" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6812" from="202" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5398" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6825" from="204" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6826" from="204" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6816" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6817" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6818" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6819" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6820" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6821" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6822" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6823" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6824" from="213" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5411" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6837" from="215" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6838" from="215" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6828" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6829" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6830" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6831" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6832" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6833" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6834" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6835" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6836" from="224" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5424" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6849" from="226" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6850" from="226" to="227">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6840" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6841" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6842" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6843" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6844" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6845" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6846" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6847" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6848" from="235" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5437" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6861" from="237" to="247">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6862" from="237" to="238">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6852" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6853" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6854" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6855" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6856" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6857" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6858" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6859" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6860" from="246" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5450" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6873" from="248" to="258">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6874" from="248" to="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6864" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6865" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6866" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6867" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6868" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6869" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6870" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6871" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6872" from="257" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5463" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6885" from="259" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6886" from="259" to="260">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6876" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6877" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6878" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6879" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6880" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6881" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6882" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6883" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6884" from="268" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5476" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6897" from="270" to="280">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6898" from="270" to="271">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6888" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6889" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6890" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6891" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6892" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6893" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6894" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6895" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6896" from="279" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5489" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6909" from="281" to="291">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6910" from="281" to="282">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6900" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6901" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6902" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6903" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6904" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6905" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6906" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6907" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6908" from="290" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5502" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6921" from="292" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6922" from="292" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6912" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6913" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6914" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6915" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6916" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6917" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6918" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6919" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6920" from="301" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5515" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6933" from="303" to="313">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6934" from="303" to="304">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6924" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6925" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6926" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6927" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6928" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6929" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6930" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6931" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6932" from="312" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5528" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6945" from="314" to="324">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6946" from="314" to="315">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6936" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6937" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6938" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6939" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6940" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6941" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6942" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6943" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6944" from="323" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5541" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6957" from="325" to="335">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6958" from="325" to="326">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6948" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6949" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6950" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6951" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6952" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6953" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6954" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6955" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6956" from="334" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5554" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6969" from="336" to="346">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6970" from="336" to="337">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6960" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6961" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6962" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6963" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6964" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6965" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6966" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6967" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6968" from="345" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5567" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6981" from="347" to="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6982" from="347" to="348">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6972" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6973" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6974" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6975" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6976" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6977" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6978" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6979" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6980" from="356" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5580" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6993" from="358" to="368">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6994" from="358" to="359">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6984" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6985" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6986" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6987" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6988" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6989" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6990" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6991" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6992" from="367" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5593" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7005" from="369" to="379">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7006" from="369" to="370">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6996" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6997" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6998" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6999" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7000" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7001" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7002" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7003" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7004" from="378" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5606" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7017" from="380" to="390">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7018" from="380" to="381">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7008" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7009" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7010" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7011" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7012" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7013" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7014" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7015" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7016" from="389" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5619" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7029" from="391" to="401">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7030" from="391" to="392">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7020" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7021" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7022" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7023" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7024" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7025" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7026" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7027" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7028" from="400" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5632" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7041" from="402" to="412">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7042" from="402" to="403">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7032" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7033" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7034" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7035" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7036" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7037" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7038" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7039" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7040" from="411" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5645" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7053" from="413" to="423">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7054" from="413" to="414">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7044" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7045" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7046" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7047" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7048" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7049" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7050" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7051" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7052" from="422" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5658" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7065" from="424" to="434">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7066" from="424" to="425">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7056" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7057" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7058" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7059" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7060" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7061" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7062" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7063" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7064" from="433" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5671" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7077" from="435" to="445">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7078" from="435" to="436">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7068" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7069" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7070" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7071" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7072" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7073" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7074" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7075" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7076" from="444" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5684" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7089" from="446" to="456">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7090" from="446" to="447">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7080" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7081" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7082" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7083" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7084" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7085" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7086" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7087" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7088" from="455" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7101" from="457" to="467">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7102" from="457" to="458">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7092" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7093" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7094" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7095" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7096" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7097" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7098" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7099" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7100" from="466" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7113" from="468" to="478">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7114" from="468" to="469">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7104" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7105" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7106" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7107" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7108" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7109" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7110" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7111" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7112" from="477" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5723" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7125" from="479" to="489">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7126" from="479" to="480">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7116" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7117" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7118" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7119" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7120" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7121" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7122" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7123" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7124" from="488" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7137" from="490" to="500">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7138" from="490" to="491">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7128" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7129" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7130" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7131" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7132" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7133" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7134" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7135" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7136" from="499" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5749" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7149" from="501" to="511">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7150" from="501" to="502">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7140" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7141" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7142" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7143" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7144" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7145" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7146" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7147" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7148" from="510" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7161" from="512" to="522">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7162" from="512" to="513">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7152" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7153" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7154" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7155" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7156" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7157" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7158" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7159" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7160" from="521" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7173" from="523" to="533">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7174" from="523" to="524">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7164" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7165" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7166" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7167" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7168" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7169" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7170" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7171" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7172" from="532" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="533" to="534">
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="533" to="565">
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="!1"/>
<literal name="model_read" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="533" to="566">
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7183" from="540" to="548">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7184" from="540" to="541">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7176" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7177" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7178" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7179" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7180" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7181" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7182" from="547" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7191" from="550" to="556">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7192" from="550" to="551">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7186" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7187" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7188" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7189" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7190" from="555" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="560" to="561">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="560" to="565">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7194" from="562" to="563">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7195" from="562" to="562">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7197" from="564" to="565">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7198" from="564" to="564">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="565" to="1318">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln706" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="565" to="595">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln706" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7207" from="572" to="580">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7208" from="572" to="573">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7200" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7201" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7202" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7203" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7204" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7205" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7206" from="579" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7210" from="581" to="582">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7211" from="581" to="581">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7218" from="584" to="590">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7219" from="584" to="585">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7213" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7214" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7215" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7216" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7217" from="589" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="594" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7701" from="595" to="1076">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7702" from="595" to="596">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7221" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7222" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7223" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7224" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7225" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7226" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7227" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7228" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7229" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7230" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7231" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7232" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7233" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7234" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7235" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7236" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7237" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7238" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7239" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7240" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7241" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7242" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7243" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7244" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7245" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7246" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7247" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7248" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7249" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7250" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7251" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7252" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7253" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7254" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7255" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7256" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7257" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7258" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7259" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7260" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7261" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7262" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7263" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7264" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7265" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7266" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7267" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7268" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7269" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7270" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7271" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7272" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7273" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7274" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7275" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7276" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7277" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7278" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7279" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7280" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7281" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7282" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7283" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7284" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7285" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7286" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7287" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7288" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7289" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7290" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7291" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7292" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7293" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7294" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7295" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7296" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7297" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7298" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7299" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7300" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7301" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7302" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7303" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7304" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7305" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7306" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7307" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7308" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7309" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7310" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7311" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7312" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7313" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7314" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7315" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7316" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7317" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7318" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7319" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7320" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7321" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7322" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7323" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7324" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7325" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7326" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7327" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7328" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7329" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7330" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7331" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7332" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7333" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7334" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7335" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7336" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7337" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7338" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7339" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7340" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7341" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7342" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7343" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7344" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7345" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7346" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7347" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7348" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7349" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7350" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7351" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7352" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7353" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7354" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7355" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7356" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7357" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7358" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7359" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7360" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7361" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7362" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7363" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7364" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7365" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7366" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7367" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7368" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7369" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7370" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7371" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7372" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7373" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7374" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7375" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7376" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7377" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7378" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7379" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7380" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7381" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7382" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7383" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7384" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7385" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7386" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7387" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7388" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7389" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7390" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7391" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7392" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7393" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7394" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7395" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7396" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7397" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7398" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7399" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7400" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7401" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7402" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7403" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7404" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7405" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7406" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7407" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7408" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7409" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7410" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7411" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7412" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7413" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7414" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7415" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7416" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7417" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7418" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7419" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7420" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7421" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7422" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7423" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7424" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7425" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7426" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7427" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7428" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7429" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7430" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7431" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7432" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7433" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7434" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7435" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7436" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7437" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7438" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7439" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7440" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7441" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7442" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7443" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7444" from="819" to="820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7445" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7446" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7447" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7448" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7449" from="824" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7450" from="825" to="826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7451" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7452" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7453" from="828" to="829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7454" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7455" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7456" from="831" to="832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7457" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7458" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7459" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7460" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7461" from="836" to="837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7462" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7463" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7464" from="839" to="840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7465" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7466" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7467" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7468" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7469" from="844" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7470" from="845" to="846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7471" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7472" from="847" to="848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7473" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7474" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7475" from="850" to="851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7476" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7477" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7478" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7479" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7480" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7481" from="856" to="857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7482" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7483" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7484" from="859" to="860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7485" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7486" from="861" to="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7487" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7488" from="863" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7489" from="864" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7490" from="865" to="866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7491" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7492" from="867" to="868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7493" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7494" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7495" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7496" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7497" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7498" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7499" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7500" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7501" from="876" to="877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7502" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7503" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7504" from="879" to="880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7505" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7506" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7507" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7508" from="883" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7509" from="884" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7510" from="885" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7511" from="886" to="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7512" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7513" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7514" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7515" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7516" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7517" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7518" from="893" to="894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7519" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7520" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7521" from="896" to="897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7522" from="897" to="898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7523" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7524" from="899" to="900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7525" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7526" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7527" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7528" from="903" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7529" from="904" to="905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7530" from="905" to="906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7531" from="906" to="907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7532" from="907" to="908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7533" from="908" to="909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7534" from="909" to="910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7535" from="910" to="911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7536" from="911" to="912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7537" from="912" to="913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7538" from="913" to="914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7539" from="914" to="915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7540" from="915" to="916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7541" from="916" to="917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7542" from="917" to="918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7543" from="918" to="919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7544" from="919" to="920">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7545" from="920" to="921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7546" from="921" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7547" from="922" to="923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7548" from="923" to="924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7549" from="924" to="925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7550" from="925" to="926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7551" from="926" to="927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7552" from="927" to="928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7553" from="928" to="929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7554" from="929" to="930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7555" from="930" to="931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7556" from="931" to="932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7557" from="932" to="933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7558" from="933" to="934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7559" from="934" to="935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7560" from="935" to="936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7561" from="936" to="937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7562" from="937" to="938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7563" from="938" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7564" from="939" to="940">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7565" from="940" to="941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7566" from="941" to="942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7567" from="942" to="943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7568" from="943" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7569" from="944" to="945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7570" from="945" to="946">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7571" from="946" to="947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7572" from="947" to="948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7573" from="948" to="949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7574" from="949" to="950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7575" from="950" to="951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7576" from="951" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7577" from="952" to="953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7578" from="953" to="954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7579" from="954" to="955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7580" from="955" to="956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7581" from="956" to="957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7582" from="957" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7583" from="958" to="959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7584" from="959" to="960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7585" from="960" to="961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7586" from="961" to="962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7587" from="962" to="963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7588" from="963" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7589" from="964" to="965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7590" from="965" to="966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7591" from="966" to="967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7592" from="967" to="968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7593" from="968" to="969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7594" from="969" to="970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7595" from="970" to="971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7596" from="971" to="972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7597" from="972" to="973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7598" from="973" to="974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7599" from="974" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7600" from="975" to="976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7601" from="976" to="977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7602" from="977" to="978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7603" from="978" to="979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7604" from="979" to="980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7605" from="980" to="981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7606" from="981" to="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7607" from="982" to="983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7608" from="983" to="984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7609" from="984" to="985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7610" from="985" to="986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7611" from="986" to="987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7612" from="987" to="988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7613" from="988" to="989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7614" from="989" to="990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7615" from="990" to="991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7616" from="991" to="992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7617" from="992" to="993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7618" from="993" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7619" from="994" to="995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7620" from="995" to="996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7621" from="996" to="997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7622" from="997" to="998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7623" from="998" to="999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7624" from="999" to="1000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7625" from="1000" to="1001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7626" from="1001" to="1002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7627" from="1002" to="1003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7628" from="1003" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7629" from="1004" to="1005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7630" from="1005" to="1006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7631" from="1006" to="1007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7632" from="1007" to="1008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7633" from="1008" to="1009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7634" from="1009" to="1010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7635" from="1010" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7636" from="1011" to="1012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7637" from="1012" to="1013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7638" from="1013" to="1014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7639" from="1014" to="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7640" from="1015" to="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7641" from="1016" to="1017">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7642" from="1017" to="1018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7643" from="1018" to="1019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7644" from="1019" to="1020">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7645" from="1020" to="1021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7646" from="1021" to="1022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7647" from="1022" to="1023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7648" from="1023" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7649" from="1024" to="1025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7650" from="1025" to="1026">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7651" from="1026" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7652" from="1027" to="1028">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7653" from="1028" to="1029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7654" from="1029" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7655" from="1030" to="1031">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7656" from="1031" to="1032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7657" from="1032" to="1033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7658" from="1033" to="1034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7659" from="1034" to="1035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7660" from="1035" to="1036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7661" from="1036" to="1037">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7662" from="1037" to="1038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7663" from="1038" to="1039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7664" from="1039" to="1040">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7665" from="1040" to="1041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7666" from="1041" to="1042">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7667" from="1042" to="1043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7668" from="1043" to="1044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7669" from="1044" to="1045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7670" from="1045" to="1046">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7671" from="1046" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7672" from="1047" to="1048">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7673" from="1048" to="1049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7674" from="1049" to="1050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7675" from="1050" to="1051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7676" from="1051" to="1052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7677" from="1052" to="1053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7678" from="1053" to="1054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7679" from="1054" to="1055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7680" from="1055" to="1056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7681" from="1056" to="1057">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7682" from="1057" to="1058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7683" from="1058" to="1059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7684" from="1059" to="1060">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7685" from="1060" to="1061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7686" from="1061" to="1062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7687" from="1062" to="1063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7688" from="1063" to="1064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7689" from="1064" to="1065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7690" from="1065" to="1066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7691" from="1066" to="1067">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7692" from="1067" to="1068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7693" from="1068" to="1069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7694" from="1069" to="1070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7695" from="1070" to="1071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7696" from="1071" to="1072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7697" from="1072" to="1073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7698" from="1073" to="1074">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7699" from="1074" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7700" from="1075" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6349" from="1076" to="1077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7944" from="1077" to="1318">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7945" from="1077" to="1078">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7704" from="1078" to="1079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7705" from="1079" to="1080">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7706" from="1080" to="1081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7707" from="1081" to="1082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7708" from="1082" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7709" from="1083" to="1084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7710" from="1084" to="1085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7711" from="1085" to="1086">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7712" from="1086" to="1087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7713" from="1087" to="1088">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7714" from="1088" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7715" from="1089" to="1090">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7716" from="1090" to="1091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7717" from="1091" to="1092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7718" from="1092" to="1093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7719" from="1093" to="1094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7720" from="1094" to="1095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7721" from="1095" to="1096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7722" from="1096" to="1097">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7723" from="1097" to="1098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7724" from="1098" to="1099">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7725" from="1099" to="1100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7726" from="1100" to="1101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7727" from="1101" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7728" from="1102" to="1103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7729" from="1103" to="1104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7730" from="1104" to="1105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7731" from="1105" to="1106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7732" from="1106" to="1107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7733" from="1107" to="1108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7734" from="1108" to="1109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7735" from="1109" to="1110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7736" from="1110" to="1111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7737" from="1111" to="1112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7738" from="1112" to="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7739" from="1113" to="1114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7740" from="1114" to="1115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7741" from="1115" to="1116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7742" from="1116" to="1117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7743" from="1117" to="1118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7744" from="1118" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7745" from="1119" to="1120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7746" from="1120" to="1121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7747" from="1121" to="1122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7748" from="1122" to="1123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7749" from="1123" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7750" from="1124" to="1125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7751" from="1125" to="1126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7752" from="1126" to="1127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7753" from="1127" to="1128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7754" from="1128" to="1129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7755" from="1129" to="1130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7756" from="1130" to="1131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7757" from="1131" to="1132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7758" from="1132" to="1133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7759" from="1133" to="1134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7760" from="1134" to="1135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7761" from="1135" to="1136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7762" from="1136" to="1137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7763" from="1137" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7764" from="1138" to="1139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7765" from="1139" to="1140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7766" from="1140" to="1141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7767" from="1141" to="1142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7768" from="1142" to="1143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7769" from="1143" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7770" from="1144" to="1145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7771" from="1145" to="1146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7772" from="1146" to="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7773" from="1147" to="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7774" from="1148" to="1149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7775" from="1149" to="1150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7776" from="1150" to="1151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7777" from="1151" to="1152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7778" from="1152" to="1153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7779" from="1153" to="1154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7780" from="1154" to="1155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7781" from="1155" to="1156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7782" from="1156" to="1157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7783" from="1157" to="1158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7784" from="1158" to="1159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7785" from="1159" to="1160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7786" from="1160" to="1161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7787" from="1161" to="1162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7788" from="1162" to="1163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7789" from="1163" to="1164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7790" from="1164" to="1165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7791" from="1165" to="1166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7792" from="1166" to="1167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7793" from="1167" to="1168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7794" from="1168" to="1169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7795" from="1169" to="1170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7796" from="1170" to="1171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7797" from="1171" to="1172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7798" from="1172" to="1173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7799" from="1173" to="1174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7800" from="1174" to="1175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7801" from="1175" to="1176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7802" from="1176" to="1177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7803" from="1177" to="1178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7804" from="1178" to="1179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7805" from="1179" to="1180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7806" from="1180" to="1181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7807" from="1181" to="1182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7808" from="1182" to="1183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7809" from="1183" to="1184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7810" from="1184" to="1185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7811" from="1185" to="1186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7812" from="1186" to="1187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7813" from="1187" to="1188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7814" from="1188" to="1189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7815" from="1189" to="1190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7816" from="1190" to="1191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7817" from="1191" to="1192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7818" from="1192" to="1193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7819" from="1193" to="1194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7820" from="1194" to="1195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7821" from="1195" to="1196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7822" from="1196" to="1197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7823" from="1197" to="1198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7824" from="1198" to="1199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7825" from="1199" to="1200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7826" from="1200" to="1201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7827" from="1201" to="1202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7828" from="1202" to="1203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7829" from="1203" to="1204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7830" from="1204" to="1205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7831" from="1205" to="1206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7832" from="1206" to="1207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7833" from="1207" to="1208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7834" from="1208" to="1209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7835" from="1209" to="1210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7836" from="1210" to="1211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7837" from="1211" to="1212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7838" from="1212" to="1213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7839" from="1213" to="1214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7840" from="1214" to="1215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7841" from="1215" to="1216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7842" from="1216" to="1217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7843" from="1217" to="1218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7844" from="1218" to="1219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7845" from="1219" to="1220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7846" from="1220" to="1221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7847" from="1221" to="1222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7848" from="1222" to="1223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7849" from="1223" to="1224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7850" from="1224" to="1225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7851" from="1225" to="1226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7852" from="1226" to="1227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7853" from="1227" to="1228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7854" from="1228" to="1229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7855" from="1229" to="1230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7856" from="1230" to="1231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7857" from="1231" to="1232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7858" from="1232" to="1233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7859" from="1233" to="1234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7860" from="1234" to="1235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7861" from="1235" to="1236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7862" from="1236" to="1237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7863" from="1237" to="1238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7864" from="1238" to="1239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7865" from="1239" to="1240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7866" from="1240" to="1241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7867" from="1241" to="1242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7868" from="1242" to="1243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7869" from="1243" to="1244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7870" from="1244" to="1245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7871" from="1245" to="1246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7872" from="1246" to="1247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7873" from="1247" to="1248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7874" from="1248" to="1249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7875" from="1249" to="1250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7876" from="1250" to="1251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7877" from="1251" to="1252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7878" from="1252" to="1253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7879" from="1253" to="1254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7880" from="1254" to="1255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7881" from="1255" to="1256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7882" from="1256" to="1257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7883" from="1257" to="1258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7884" from="1258" to="1259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7885" from="1259" to="1260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7886" from="1260" to="1261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7887" from="1261" to="1262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7888" from="1262" to="1263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7889" from="1263" to="1264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7890" from="1264" to="1265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7891" from="1265" to="1266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7892" from="1266" to="1267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7893" from="1267" to="1268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7894" from="1268" to="1269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7895" from="1269" to="1270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7896" from="1270" to="1271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7897" from="1271" to="1272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7898" from="1272" to="1273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7899" from="1273" to="1274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7900" from="1274" to="1275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7901" from="1275" to="1276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7902" from="1276" to="1277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7903" from="1277" to="1278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7904" from="1278" to="1279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7905" from="1279" to="1280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7906" from="1280" to="1281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7907" from="1281" to="1282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7908" from="1282" to="1283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7909" from="1283" to="1284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7910" from="1284" to="1285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7911" from="1285" to="1286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7912" from="1286" to="1287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7913" from="1287" to="1288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7914" from="1288" to="1289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7915" from="1289" to="1290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7916" from="1290" to="1291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7917" from="1291" to="1292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7918" from="1292" to="1293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7919" from="1293" to="1294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7920" from="1294" to="1295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7921" from="1295" to="1296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7922" from="1296" to="1297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7923" from="1297" to="1298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7924" from="1298" to="1299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7925" from="1299" to="1300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7926" from="1300" to="1301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7927" from="1301" to="1302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7928" from="1302" to="1303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7929" from="1303" to="1304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7930" from="1304" to="1305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7931" from="1305" to="1306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7932" from="1306" to="1307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7933" from="1307" to="1308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7934" from="1308" to="1309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7935" from="1309" to="1310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7936" from="1310" to="1311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7937" from="1311" to="1312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7938" from="1312" to="1313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7939" from="1313" to="1314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7940" from="1314" to="1315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7941" from="1315" to="1316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7942" from="1316" to="1317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7943" from="1317" to="1077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="1319" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %count_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %count)

]]></Node>
<StgValue><ssdm name="count_read"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:1  %h_bo2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bo2_V)

]]></Node>
<StgValue><ssdm name="h_bo2_V_read"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %h_bi2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bi2_V)

]]></Node>
<StgValue><ssdm name="h_bi2_V_read"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %h_bg2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bg2_V)

]]></Node>
<StgValue><ssdm name="h_bg2_V_read"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %h_bf2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bf2_V)

]]></Node>
<StgValue><ssdm name="h_bf2_V_read"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:5  %h_bo_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bo_V)

]]></Node>
<StgValue><ssdm name="h_bo_V_read"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %h_bi_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bi_V)

]]></Node>
<StgValue><ssdm name="h_bi_V_read"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  %h_bg_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bg_V)

]]></Node>
<StgValue><ssdm name="h_bg_V_read"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %h_bf_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_bf_V)

]]></Node>
<StgValue><ssdm name="h_bf_V_read"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %h_who2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_who2_V)

]]></Node>
<StgValue><ssdm name="h_who2_V_read"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:10  %h_whi2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_whi2_V)

]]></Node>
<StgValue><ssdm name="h_whi2_V_read"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:11  %h_whg2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_whg2_V)

]]></Node>
<StgValue><ssdm name="h_whg2_V_read"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:12  %h_whf2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_whf2_V)

]]></Node>
<StgValue><ssdm name="h_whf2_V_read"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:13  %h_wxo2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxo2_V)

]]></Node>
<StgValue><ssdm name="h_wxo2_V_read"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %h_wxi2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxi2_V)

]]></Node>
<StgValue><ssdm name="h_wxi2_V_read"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %h_wxg2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxg2_V)

]]></Node>
<StgValue><ssdm name="h_wxg2_V_read"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %h_wxf2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxf2_V)

]]></Node>
<StgValue><ssdm name="h_wxf2_V_read"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %h_who_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_who_V)

]]></Node>
<StgValue><ssdm name="h_who_V_read"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %h_whi_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_whi_V)

]]></Node>
<StgValue><ssdm name="h_whi_V_read"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %h_whg_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_whg_V)

]]></Node>
<StgValue><ssdm name="h_whg_V_read"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %h_whf_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_whf_V)

]]></Node>
<StgValue><ssdm name="h_whf_V_read"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %h_wxo_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxo_V)

]]></Node>
<StgValue><ssdm name="h_wxo_V_read"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %h_wxi_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxi_V)

]]></Node>
<StgValue><ssdm name="h_wxi_V_read"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %h_wxg_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxg_V)

]]></Node>
<StgValue><ssdm name="h_wxg_V_read"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %h_wxf_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %h_wxf_V)

]]></Node>
<StgValue><ssdm name="h_wxf_V_read"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %bo2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bo2_V)

]]></Node>
<StgValue><ssdm name="bo2_V_read"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  %bi2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bi2_V)

]]></Node>
<StgValue><ssdm name="bi2_V_read"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:27  %bg2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bg2_V)

]]></Node>
<StgValue><ssdm name="bg2_V_read"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:28  %bf2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bf2_V)

]]></Node>
<StgValue><ssdm name="bf2_V_read"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:29  %bo_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bo_V)

]]></Node>
<StgValue><ssdm name="bo_V_read"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:30  %bi_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bi_V)

]]></Node>
<StgValue><ssdm name="bi_V_read"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:31  %bg_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bg_V)

]]></Node>
<StgValue><ssdm name="bg_V_read"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:32  %bf_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %bf_V)

]]></Node>
<StgValue><ssdm name="bf_V_read"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:33  %who2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %who2_V)

]]></Node>
<StgValue><ssdm name="who2_V_read"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:34  %whi2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %whi2_V)

]]></Node>
<StgValue><ssdm name="whi2_V_read"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:35  %whg2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %whg2_V)

]]></Node>
<StgValue><ssdm name="whg2_V_read"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:36  %whf2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %whf2_V)

]]></Node>
<StgValue><ssdm name="whf2_V_read"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:37  %wxo2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxo2_V)

]]></Node>
<StgValue><ssdm name="wxo2_V_read"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:38  %wxi2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxi2_V)

]]></Node>
<StgValue><ssdm name="wxi2_V_read"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:39  %wxg2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxg2_V)

]]></Node>
<StgValue><ssdm name="wxg2_V_read"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:40  %wxf2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxf2_V)

]]></Node>
<StgValue><ssdm name="wxf2_V_read"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:41  %who_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %who_V)

]]></Node>
<StgValue><ssdm name="who_V_read"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:42  %whi_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %whi_V)

]]></Node>
<StgValue><ssdm name="whi_V_read"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:43  %whg_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %whg_V)

]]></Node>
<StgValue><ssdm name="whg_V_read"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:44  %whf_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %whf_V)

]]></Node>
<StgValue><ssdm name="whf_V_read"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:45  %wxo_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxo_V)

]]></Node>
<StgValue><ssdm name="wxo_V_read"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:46  %wxi_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxi_V)

]]></Node>
<StgValue><ssdm name="wxi_V_read"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:47  %wxg_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxg_V)

]]></Node>
<StgValue><ssdm name="wxg_V_read"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:48  %wxf_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %wxf_V)

]]></Node>
<StgValue><ssdm name="wxf_V_read"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:49  %model_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %model)

]]></Node>
<StgValue><ssdm name="model_read"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:50  %buffer_output_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %buffer_output)

]]></Node>
<StgValue><ssdm name="buffer_output_read"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:51  %dout_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %dout)

]]></Node>
<StgValue><ssdm name="dout_read"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:52  %datay_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %datay)

]]></Node>
<StgValue><ssdm name="datay_read"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:53  %datax_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %datax)

]]></Node>
<StgValue><ssdm name="datax_read"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:54  %tmp_71 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bo2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:55  %p_cast203 = zext i62 %tmp_71 to i63

]]></Node>
<StgValue><ssdm name="p_cast203"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:56  %tmp_72 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bi2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:57  %p_cast202 = zext i62 %tmp_72 to i63

]]></Node>
<StgValue><ssdm name="p_cast202"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:58  %tmp_74 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bg2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:59  %p_cast201 = zext i62 %tmp_74 to i63

]]></Node>
<StgValue><ssdm name="p_cast201"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:60  %tmp_75 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bf2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:61  %p_cast200 = zext i62 %tmp_75 to i63

]]></Node>
<StgValue><ssdm name="p_cast200"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:62  %tmp_77 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bo_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:63  %p_cast199 = zext i62 %tmp_77 to i63

]]></Node>
<StgValue><ssdm name="p_cast199"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:64  %tmp_78 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bi_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:65  %p_cast198 = zext i62 %tmp_78 to i63

]]></Node>
<StgValue><ssdm name="p_cast198"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:66  %tmp_80 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bg_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:67  %p_cast197 = zext i62 %tmp_80 to i63

]]></Node>
<StgValue><ssdm name="p_cast197"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:68  %tmp_81 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_bf_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:69  %p_cast196 = zext i62 %tmp_81 to i63

]]></Node>
<StgValue><ssdm name="p_cast196"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:70  %tmp_83 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_who2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:71  %p_cast195 = zext i62 %tmp_83 to i63

]]></Node>
<StgValue><ssdm name="p_cast195"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:72  %tmp_84 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_whi2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:73  %p_cast194 = zext i62 %tmp_84 to i63

]]></Node>
<StgValue><ssdm name="p_cast194"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:74  %tmp_86 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_whg2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:75  %p_cast193 = zext i62 %tmp_86 to i63

]]></Node>
<StgValue><ssdm name="p_cast193"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:76  %tmp_87 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_whf2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:77  %p_cast192 = zext i62 %tmp_87 to i63

]]></Node>
<StgValue><ssdm name="p_cast192"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:78  %tmp_89 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxo2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:79  %p_cast191 = zext i62 %tmp_89 to i63

]]></Node>
<StgValue><ssdm name="p_cast191"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:80  %tmp_90 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxi2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:81  %p_cast190 = zext i62 %tmp_90 to i63

]]></Node>
<StgValue><ssdm name="p_cast190"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:82  %tmp_92 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxg2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:83  %p_cast189 = zext i62 %tmp_92 to i63

]]></Node>
<StgValue><ssdm name="p_cast189"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:84  %tmp_93 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxf2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:85  %p_cast188 = zext i62 %tmp_93 to i63

]]></Node>
<StgValue><ssdm name="p_cast188"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:86  %tmp_95 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_who_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:87  %p_cast187 = zext i62 %tmp_95 to i63

]]></Node>
<StgValue><ssdm name="p_cast187"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:88  %tmp_96 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_whi_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:89  %p_cast186 = zext i62 %tmp_96 to i63

]]></Node>
<StgValue><ssdm name="p_cast186"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:90  %tmp_98 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_whg_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:91  %p_cast185 = zext i62 %tmp_98 to i63

]]></Node>
<StgValue><ssdm name="p_cast185"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:92  %tmp_99 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_whf_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:93  %p_cast184 = zext i62 %tmp_99 to i63

]]></Node>
<StgValue><ssdm name="p_cast184"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:94  %tmp_101 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxo_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:95  %p_cast183 = zext i62 %tmp_101 to i63

]]></Node>
<StgValue><ssdm name="p_cast183"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:96  %tmp_102 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxi_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:97  %p_cast182 = zext i62 %tmp_102 to i63

]]></Node>
<StgValue><ssdm name="p_cast182"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:98  %tmp_104 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxg_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:99  %p_cast181 = zext i62 %tmp_104 to i63

]]></Node>
<StgValue><ssdm name="p_cast181"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:100  %tmp_105 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %h_wxf_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:101  %p_cast180 = zext i62 %tmp_105 to i63

]]></Node>
<StgValue><ssdm name="p_cast180"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:102  %tmp_107 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bo2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:103  %p_cast179 = zext i62 %tmp_107 to i63

]]></Node>
<StgValue><ssdm name="p_cast179"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:104  %tmp_108 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bi2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:105  %p_cast178 = zext i62 %tmp_108 to i63

]]></Node>
<StgValue><ssdm name="p_cast178"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:106  %tmp_110 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bg2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:107  %p_cast177 = zext i62 %tmp_110 to i63

]]></Node>
<StgValue><ssdm name="p_cast177"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:108  %tmp_111 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bf2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:109  %p_cast176 = zext i62 %tmp_111 to i63

]]></Node>
<StgValue><ssdm name="p_cast176"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:110  %tmp_113 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bo_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:111  %p_cast175 = zext i62 %tmp_113 to i63

]]></Node>
<StgValue><ssdm name="p_cast175"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:112  %tmp_114 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bi_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:113  %p_cast174 = zext i62 %tmp_114 to i63

]]></Node>
<StgValue><ssdm name="p_cast174"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:114  %tmp_116 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bg_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:115  %p_cast173 = zext i62 %tmp_116 to i63

]]></Node>
<StgValue><ssdm name="p_cast173"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:116  %tmp_117 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %bf_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:117  %p_cast172 = zext i62 %tmp_117 to i63

]]></Node>
<StgValue><ssdm name="p_cast172"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:118  %tmp_119 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %who2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:119  %p_cast171 = zext i62 %tmp_119 to i63

]]></Node>
<StgValue><ssdm name="p_cast171"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:120  %tmp_120 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %whi2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:121  %p_cast170 = zext i62 %tmp_120 to i63

]]></Node>
<StgValue><ssdm name="p_cast170"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:122  %tmp_122 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %whg2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:123  %p_cast169 = zext i62 %tmp_122 to i63

]]></Node>
<StgValue><ssdm name="p_cast169"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:124  %tmp_123 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %whf2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:125  %p_cast168 = zext i62 %tmp_123 to i63

]]></Node>
<StgValue><ssdm name="p_cast168"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:126  %tmp_125 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxo2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:127  %p_cast167 = zext i62 %tmp_125 to i63

]]></Node>
<StgValue><ssdm name="p_cast167"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:128  %tmp_126 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxi2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:129  %p_cast166 = zext i62 %tmp_126 to i63

]]></Node>
<StgValue><ssdm name="p_cast166"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:130  %tmp_128 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxg2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:131  %p_cast165 = zext i62 %tmp_128 to i63

]]></Node>
<StgValue><ssdm name="p_cast165"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:132  %tmp_129 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxf2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:133  %p_cast164 = zext i62 %tmp_129 to i63

]]></Node>
<StgValue><ssdm name="p_cast164"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:134  %tmp_131 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %who_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:135  %p_cast163 = zext i62 %tmp_131 to i63

]]></Node>
<StgValue><ssdm name="p_cast163"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:136  %tmp_132 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %whi_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:137  %p_cast162 = zext i62 %tmp_132 to i63

]]></Node>
<StgValue><ssdm name="p_cast162"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:138  %tmp_134 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %whg_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:139  %p_cast161 = zext i62 %tmp_134 to i63

]]></Node>
<StgValue><ssdm name="p_cast161"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:140  %tmp_135 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %whf_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:141  %p_cast160 = zext i62 %tmp_135 to i63

]]></Node>
<StgValue><ssdm name="p_cast160"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:142  %tmp_137 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxo_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:143  %p_cast159 = zext i62 %tmp_137 to i63

]]></Node>
<StgValue><ssdm name="p_cast159"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:144  %tmp_138 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxi_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:145  %p_cast158 = zext i62 %tmp_138 to i63

]]></Node>
<StgValue><ssdm name="p_cast158"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:146  %tmp_140 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxg_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:147  %p_cast157 = zext i62 %tmp_140 to i63

]]></Node>
<StgValue><ssdm name="p_cast157"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:148  %tmp_141 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %wxf_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="63" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:149  %p_cast156 = zext i62 %tmp_141 to i63

]]></Node>
<StgValue><ssdm name="p_cast156"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:150  %tmp_143 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %buffer_output_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:151  %tmp_144 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %dout_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:152  %tmp_146 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %datay_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:153  %tmp_147 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %datax_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:154  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:155  call void (...)* @_ssdm_op_SpecBitsMap(i32 %model), !map !375

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:156  call void (...)* @_ssdm_op_SpecBitsMap(i32 %count), !map !381

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:157  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @kerneldl_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:158  %z_gradswxf_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxf_V"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:159  %z_gradswxg_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxg_V"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:160  %z_gradswxi_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxi_V"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:161  %z_gradswxo_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxo_V"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:162  %z_gradswxf2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxf2_V"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:163  %z_gradswxg2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxg2_V"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:164  %z_gradswxi2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxi2_V"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:165  %z_gradswxo2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswxo2_V"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:166  %z_gradswhf_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswhf_V"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:167  %z_gradswhg_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswhg_V"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:168  %z_gradswhi_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswhi_V"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:169  %z_gradswho_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswho_V"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:170  %z_gradswhf2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswhf2_V"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:171  %z_gradswhg2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswhg2_V"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:172  %z_gradswhi2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswhi2_V"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:173  %z_gradswho2_V = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradswho2_V"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:174  %z_gradsbf_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbf_V"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:175  %z_gradsbg_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbg_V"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:176  %z_gradsbi_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbi_V"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:177  %z_gradsbo_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbo_V"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:178  %z_gradsbf2_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbf2_V"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:179  %z_gradsbg2_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbg2_V"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:180  %z_gradsbi2_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbi2_V"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:181  %z_gradsbo2_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_gradsbo2_V"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:182  %z_hs_V = alloca [48000 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_hs_V"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:183  %z_lstm_f_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm_f_V"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:184  %z_lstm_g_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm_g_V"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:185  %z_lstm_i_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm_i_V"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:186  %z_lstm_o_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm_o_V"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:187  %z_lstm_cache_V = alloca [194560 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm_cache_V"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:188  %z_lstm2_f_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm2_f_V"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:189  %z_lstm2_g_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm2_g_V"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:190  %z_lstm2_i_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm2_i_V"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:191  %z_lstm2_o_V = alloca [24320 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm2_o_V"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:192  %z_lstm2_cache_V = alloca [194560 x i16], align 2

]]></Node>
<StgValue><ssdm name="z_lstm2_cache_V"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:193  %wxf_V_68 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxf_V_68"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:194  %wxg_V_69 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxg_V_69"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:195  %wxi_V_70 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxi_V_70"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:196  %wxo_V_71 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxo_V_71"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:197  %whf_V_72 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="whf_V_72"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:198  %whg_V_73 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="whg_V_73"/></StgValue>
</operation>

<operation id="1518" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:199  %whi_V_74 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="whi_V_74"/></StgValue>
</operation>

<operation id="1519" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:200  %who_V_75 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="who_V_75"/></StgValue>
</operation>

<operation id="1520" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:201  %wxf2_V_76 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxf2_V_76"/></StgValue>
</operation>

<operation id="1521" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:202  %wxg2_V_77 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxg2_V_77"/></StgValue>
</operation>

<operation id="1522" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:203  %wxi2_V_78 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxi2_V_78"/></StgValue>
</operation>

<operation id="1523" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:204  %wxo2_V_79 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="wxo2_V_79"/></StgValue>
</operation>

<operation id="1524" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:205  %whf2_V_80 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="whf2_V_80"/></StgValue>
</operation>

<operation id="1525" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:206  %whg2_V_81 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="whg2_V_81"/></StgValue>
</operation>

<operation id="1526" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:207  %whi2_V_82 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="whi2_V_82"/></StgValue>
</operation>

<operation id="1527" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:208  %who2_V_83 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="who2_V_83"/></StgValue>
</operation>

<operation id="1528" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:209  %bf_V_84 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bf_V_84"/></StgValue>
</operation>

<operation id="1529" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:210  %bg_V_85 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bg_V_85"/></StgValue>
</operation>

<operation id="1530" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:211  %bi_V_86 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bi_V_86"/></StgValue>
</operation>

<operation id="1531" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:212  %bo_V_87 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bo_V_87"/></StgValue>
</operation>

<operation id="1532" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:213  %bf2_V_88 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bf2_V_88"/></StgValue>
</operation>

<operation id="1533" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:214  %bg2_V_89 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bg2_V_89"/></StgValue>
</operation>

<operation id="1534" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:215  %bi2_V_90 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bi2_V_90"/></StgValue>
</operation>

<operation id="1535" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:216  %bo2_V_91 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="bo2_V_91"/></StgValue>
</operation>

<operation id="1536" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:217  %h_wxf_V_92 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxf_V_92"/></StgValue>
</operation>

<operation id="1537" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:218  %h_wxg_V_93 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxg_V_93"/></StgValue>
</operation>

<operation id="1538" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:219  %h_wxi_V_94 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxi_V_94"/></StgValue>
</operation>

<operation id="1539" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:220  %h_wxo_V_95 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxo_V_95"/></StgValue>
</operation>

<operation id="1540" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:221  %h_whf_V_96 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_whf_V_96"/></StgValue>
</operation>

<operation id="1541" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:222  %h_whg_V_97 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_whg_V_97"/></StgValue>
</operation>

<operation id="1542" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:223  %h_whi_V_98 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_whi_V_98"/></StgValue>
</operation>

<operation id="1543" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:224  %h_who_V_99 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_who_V_99"/></StgValue>
</operation>

<operation id="1544" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:225  %h_wxf2_V_100 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxf2_V_100"/></StgValue>
</operation>

<operation id="1545" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:226  %h_wxg2_V_101 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxg2_V_101"/></StgValue>
</operation>

<operation id="1546" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:227  %h_wxi2_V_102 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxi2_V_102"/></StgValue>
</operation>

<operation id="1547" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:228  %h_wxo2_V_103 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_wxo2_V_103"/></StgValue>
</operation>

<operation id="1548" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:229  %h_whf2_V_104 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_whf2_V_104"/></StgValue>
</operation>

<operation id="1549" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:230  %h_whg2_V_105 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_whg2_V_105"/></StgValue>
</operation>

<operation id="1550" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:231  %h_whi2_V_106 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_whi2_V_106"/></StgValue>
</operation>

<operation id="1551" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:232  %h_who2_V_107 = alloca [102400 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_who2_V_107"/></StgValue>
</operation>

<operation id="1552" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:233  %h_bf_V_108 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bf_V_108"/></StgValue>
</operation>

<operation id="1553" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:234  %h_bg_V_109 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bg_V_109"/></StgValue>
</operation>

<operation id="1554" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:235  %h_bi_V_110 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bi_V_110"/></StgValue>
</operation>

<operation id="1555" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:236  %h_bo_V_111 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bo_V_111"/></StgValue>
</operation>

<operation id="1556" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:237  %h_bf2_V_112 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bf2_V_112"/></StgValue>
</operation>

<operation id="1557" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:238  %h_bg2_V_113 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bg2_V_113"/></StgValue>
</operation>

<operation id="1558" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:239  %h_bi2_V_114 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bi2_V_114"/></StgValue>
</operation>

<operation id="1559" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:240  %h_bo2_V_115 = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_bo2_V_115"/></StgValue>
</operation>

<operation id="1560" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:241  %bufferx_V = alloca [24000 x i16], align 2

]]></Node>
<StgValue><ssdm name="bufferx_V"/></StgValue>
</operation>

<operation id="1561" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:242  %buffery_V = alloca [48000 x i16], align 2

]]></Node>
<StgValue><ssdm name="buffery_V"/></StgValue>
</operation>

<operation id="1562" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:243  %bufferd_V = alloca [48000 x i16], align 2

]]></Node>
<StgValue><ssdm name="bufferd_V"/></StgValue>
</operation>

<operation id="1563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:244  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:245  call void (...)* @_ssdm_op_SpecInterface(i64 %datax, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:246  call void (...)* @_ssdm_op_SpecInterface(i64 %datay, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:247  call void (...)* @_ssdm_op_SpecInterface(i64 %dout, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:248  call void (...)* @_ssdm_op_SpecInterface(i64 %buffer_output, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:249  call void (...)* @_ssdm_op_SpecInterface(i32 %model, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln200"/></StgValue>
</operation>

<operation id="1569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:250  call void (...)* @_ssdm_op_SpecInterface(i64 %wxf_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:251  call void (...)* @_ssdm_op_SpecInterface(i64 %wxg_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:252  call void (...)* @_ssdm_op_SpecInterface(i64 %wxi_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:253  call void (...)* @_ssdm_op_SpecInterface(i64 %wxo_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:254  call void (...)* @_ssdm_op_SpecInterface(i64 %whf_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:255  call void (...)* @_ssdm_op_SpecInterface(i64 %whg_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:256  call void (...)* @_ssdm_op_SpecInterface(i64 %whi_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:257  call void (...)* @_ssdm_op_SpecInterface(i64 %who_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:258  call void (...)* @_ssdm_op_SpecInterface(i64 %wxf2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:259  call void (...)* @_ssdm_op_SpecInterface(i64 %wxg2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:260  call void (...)* @_ssdm_op_SpecInterface(i64 %wxi2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:261  call void (...)* @_ssdm_op_SpecInterface(i64 %wxo2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:262  call void (...)* @_ssdm_op_SpecInterface(i64 %whf2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:263  call void (...)* @_ssdm_op_SpecInterface(i64 %whg2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:264  call void (...)* @_ssdm_op_SpecInterface(i64 %whi2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:265  call void (...)* @_ssdm_op_SpecInterface(i64 %who2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:266  call void (...)* @_ssdm_op_SpecInterface(i64 %bf_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:267  call void (...)* @_ssdm_op_SpecInterface(i64 %bg_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:268  call void (...)* @_ssdm_op_SpecInterface(i64 %bi_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:269  call void (...)* @_ssdm_op_SpecInterface(i64 %bo_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:270  call void (...)* @_ssdm_op_SpecInterface(i64 %bf2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:271  call void (...)* @_ssdm_op_SpecInterface(i64 %bg2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:272  call void (...)* @_ssdm_op_SpecInterface(i64 %bi2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:273  call void (...)* @_ssdm_op_SpecInterface(i64 %bo2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:274  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxf_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:275  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxg_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:276  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxi_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:277  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxo_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:278  call void (...)* @_ssdm_op_SpecInterface(i64 %h_whf_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:279  call void (...)* @_ssdm_op_SpecInterface(i64 %h_whg_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:280  call void (...)* @_ssdm_op_SpecInterface(i64 %h_whi_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:281  call void (...)* @_ssdm_op_SpecInterface(i64 %h_who_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:282  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxf2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:283  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxg2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:284  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxi2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:285  call void (...)* @_ssdm_op_SpecInterface(i64 %h_wxo2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:286  call void (...)* @_ssdm_op_SpecInterface(i64 %h_whf2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:287  call void (...)* @_ssdm_op_SpecInterface(i64 %h_whg2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:288  call void (...)* @_ssdm_op_SpecInterface(i64 %h_whi2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:289  call void (...)* @_ssdm_op_SpecInterface(i64 %h_who2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:290  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bf_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:291  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bg_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:292  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bi_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:293  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bo_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:294  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bf2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:295  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bg2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:296  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bi2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:297  call void (...)* @_ssdm_op_SpecInterface(i64 %h_bo2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:298  call void (...)* @_ssdm_op_SpecInterface(i32 %count, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln252"/></StgValue>
</operation>

<operation id="1618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:299  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln254"/></StgValue>
</operation>

<operation id="1619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:300  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxf_V_68, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:301  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxg_V_69, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:302  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxi_V_70, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:303  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxo_V_71, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:304  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whf_V_72, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:305  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whg_V_73, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:306  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whi_V_74, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:307  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %who_V_75, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:308  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxf2_V_76, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:309  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxg2_V_77, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:310  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxi2_V_78, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:311  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxo2_V_79, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:312  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whf2_V_80, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:313  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whg2_V_81, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:314  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whi2_V_82, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:315  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %who2_V_83, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:316  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:317  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:318  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:319  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxo_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:320  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxf2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:321  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxg2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:322  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxi2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:323  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswxo2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:324  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswhf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:325  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswhg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:326  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswhi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:327  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswho_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:328  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswhf2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:329  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswhg2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:330  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswhi2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop1.preheader:331  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %z_gradswho2_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:332  br label %.preheader3426.i.i

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader3426.i.i:0  %i_0_i_i = phi i17 [ %i, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="1653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3426.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str120)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1654" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3426.i.i:2  %icmp_ln398 = icmp eq i17 %i_0_i_i, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="1655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3426.i.i:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1656" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3426.i.i:4  %i = add i17 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3426.i.i:5  br i1 %icmp_ln398, label %.preheader.i.i.preheader, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="1658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:0  %zext_ln406 = zext i17 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="1659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:1  %z_gradswxf_V_addr = getelementptr [102400 x i16]* %z_gradswxf_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxf_V_addr"/></StgValue>
</operation>

<operation id="1660" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:2  store i16 0, i16* %z_gradswxf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln406"/></StgValue>
</operation>

<operation id="1661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:3  %z_gradswxg_V_addr = getelementptr [102400 x i16]* %z_gradswxg_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxg_V_addr"/></StgValue>
</operation>

<operation id="1662" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:4  store i16 0, i16* %z_gradswxg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>

<operation id="1663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:5  %z_gradswxi_V_addr = getelementptr [102400 x i16]* %z_gradswxi_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxi_V_addr"/></StgValue>
</operation>

<operation id="1664" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:6  store i16 0, i16* %z_gradswxi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:7  %z_gradswxo_V_addr = getelementptr [102400 x i16]* %z_gradswxo_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxo_V_addr"/></StgValue>
</operation>

<operation id="1666" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:8  store i16 0, i16* %z_gradswxo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln409"/></StgValue>
</operation>

<operation id="1667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:9  %z_gradswxf2_V_addr = getelementptr [102400 x i16]* %z_gradswxf2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxf2_V_addr"/></StgValue>
</operation>

<operation id="1668" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:10  store i16 0, i16* %z_gradswxf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="1669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:11  %z_gradswxg2_V_addr = getelementptr [102400 x i16]* %z_gradswxg2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxg2_V_addr"/></StgValue>
</operation>

<operation id="1670" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:12  store i16 0, i16* %z_gradswxg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="1671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:13  %z_gradswxi2_V_addr = getelementptr [102400 x i16]* %z_gradswxi2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxi2_V_addr"/></StgValue>
</operation>

<operation id="1672" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:14  store i16 0, i16* %z_gradswxi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="1673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:15  %z_gradswxo2_V_addr = getelementptr [102400 x i16]* %z_gradswxo2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswxo2_V_addr"/></StgValue>
</operation>

<operation id="1674" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:16  store i16 0, i16* %z_gradswxo2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="1675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:17  %z_gradswhf_V_addr = getelementptr [102400 x i16]* %z_gradswhf_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswhf_V_addr"/></StgValue>
</operation>

<operation id="1676" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:18  store i16 0, i16* %z_gradswhf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="1677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:19  %z_gradswhg_V_addr = getelementptr [102400 x i16]* %z_gradswhg_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswhg_V_addr"/></StgValue>
</operation>

<operation id="1678" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:20  store i16 0, i16* %z_gradswhg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln428"/></StgValue>
</operation>

<operation id="1679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:21  %z_gradswhi_V_addr = getelementptr [102400 x i16]* %z_gradswhi_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswhi_V_addr"/></StgValue>
</operation>

<operation id="1680" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:22  store i16 0, i16* %z_gradswhi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln429"/></StgValue>
</operation>

<operation id="1681" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:23  %z_gradswho_V_addr = getelementptr [102400 x i16]* %z_gradswho_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswho_V_addr"/></StgValue>
</operation>

<operation id="1682" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:24  store i16 0, i16* %z_gradswho_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="1683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:25  %z_gradswhf2_V_addr = getelementptr [102400 x i16]* %z_gradswhf2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswhf2_V_addr"/></StgValue>
</operation>

<operation id="1684" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:26  store i16 0, i16* %z_gradswhf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln437"/></StgValue>
</operation>

<operation id="1685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:27  %z_gradswhg2_V_addr = getelementptr [102400 x i16]* %z_gradswhg2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswhg2_V_addr"/></StgValue>
</operation>

<operation id="1686" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:28  store i16 0, i16* %z_gradswhg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>

<operation id="1687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:29  %z_gradswhi2_V_addr = getelementptr [102400 x i16]* %z_gradswhi2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswhi2_V_addr"/></StgValue>
</operation>

<operation id="1688" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:30  store i16 0, i16* %z_gradswhi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln439"/></StgValue>
</operation>

<operation id="1689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:31  %z_gradswho2_V_addr = getelementptr [102400 x i16]* %z_gradswho2_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="z_gradswho2_V_addr"/></StgValue>
</operation>

<operation id="1690" st_id="2" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:32  store i16 0, i16* %z_gradswho2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln440"/></StgValue>
</operation>

<operation id="1691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849.i.i:33  br label %.preheader3426.i.i

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %i27_0_i_i = phi i9 [ %i_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i27_0_i_i"/></StgValue>
</operation>

<operation id="1694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str121)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1695" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i.i:2  %icmp_ln447 = icmp eq i9 %i27_0_i_i, -192

]]></Node>
<StgValue><ssdm name="icmp_ln447"/></StgValue>
</operation>

<operation id="1696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:3  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1697" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i.i:4  %i_2 = add i9 %i27_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:5  br i1 %icmp_ln447, label %._crit_edge.i60.i.i, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="1699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:0  %zext_ln455 = zext i9 %i27_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="1700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:1  %z_gradsbf_V_addr = getelementptr [320 x i16]* %z_gradsbf_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbf_V_addr"/></StgValue>
</operation>

<operation id="1701" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:2  store i16 0, i16* %z_gradsbf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:3  %z_gradsbg_V_addr = getelementptr [320 x i16]* %z_gradsbg_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbg_V_addr"/></StgValue>
</operation>

<operation id="1703" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:4  store i16 0, i16* %z_gradsbg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="1704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:5  %z_gradsbi_V_addr = getelementptr [320 x i16]* %z_gradsbi_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbi_V_addr"/></StgValue>
</operation>

<operation id="1705" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:6  store i16 0, i16* %z_gradsbi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln457"/></StgValue>
</operation>

<operation id="1706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:7  %z_gradsbo_V_addr = getelementptr [320 x i16]* %z_gradsbo_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbo_V_addr"/></StgValue>
</operation>

<operation id="1707" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:8  store i16 0, i16* %z_gradsbo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="1708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:9  %z_gradsbf2_V_addr = getelementptr [320 x i16]* %z_gradsbf2_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbf2_V_addr"/></StgValue>
</operation>

<operation id="1709" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:10  store i16 0, i16* %z_gradsbf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>

<operation id="1710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:11  %z_gradsbg2_V_addr = getelementptr [320 x i16]* %z_gradsbg2_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbg2_V_addr"/></StgValue>
</operation>

<operation id="1711" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:12  store i16 0, i16* %z_gradsbg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="1712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:13  %z_gradsbi2_V_addr = getelementptr [320 x i16]* %z_gradsbi2_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbi2_V_addr"/></StgValue>
</operation>

<operation id="1713" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:14  store i16 0, i16* %z_gradsbi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln467"/></StgValue>
</operation>

<operation id="1714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:15  %z_gradsbo2_V_addr = getelementptr [320 x i16]* %z_gradsbo2_V, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="z_gradsbo2_V_addr"/></StgValue>
</operation>

<operation id="1715" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:16  store i16 0, i16* %z_gradsbo2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="1716" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257.i.i:17  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1717" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i60.i.i:0  %icmp_ln322 = icmp eq i32 %count_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln322"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i60.i.i:1  br i1 %icmp_ln322, label %.preheader4029.preheader, label %.loopexit3982

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.preheader4029.preheader:0  br label %.preheader4029

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4029:0  %i_0 = phi i17 [ %i_3, %hls_label_1 ], [ 0, %.preheader4029.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="1721" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4029:1  %icmp_ln324 = icmp eq i17 %i_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="1722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4029:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1723" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4029:3  %i_3 = add i17 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4029:4  br i1 %icmp_ln324, label %.preheader4028.preheader, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="1725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:3  %tmp_149 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="63" op_0_bw="16">
<![CDATA[
hls_label_1:4  %zext_ln203 = zext i16 %tmp_149 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="1727" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_1:8  %add_ln203 = add i63 %p_cast156, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="1728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="63">
<![CDATA[
hls_label_1:9  %zext_ln203_1 = zext i63 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="1729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_1:10  %gmem_addr = getelementptr i32* %gmem, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1730" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:11  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1731" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:11  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1732" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:11  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1733" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:11  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1734" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:11  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1735" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:11  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1736" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:11  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1737" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_1:12  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1738" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1739" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln326"/></StgValue>
</operation>

<operation id="1740" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="17">
<![CDATA[
hls_label_1:2  %zext_ln327 = zext i17 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="1741" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="17">
<![CDATA[
hls_label_1:5  %empty_118 = trunc i17 %i_0 to i1

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1742" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_1:6  %tmp_150 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_118, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1743" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1:7  %tmp_58 = zext i5 %tmp_150 to i32

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1744" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:13  %lshr_ln203 = lshr i32 %gmem_addr_read, %tmp_58

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="1745" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="32">
<![CDATA[
hls_label_1:14  %trunc_ln203 = trunc i32 %lshr_ln203 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="1746" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:15  %wxf_V_addr = getelementptr [102400 x i16]* %wxf_V_68, i64 0, i64 %zext_ln327

]]></Node>
<StgValue><ssdm name="wxf_V_addr"/></StgValue>
</operation>

<operation id="1747" st_id="15" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_1:16  store i16 %trunc_ln203, i16* %wxf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="1748" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:17  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1749" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:18  br label %.preheader4029

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
.preheader4028.preheader:0  br label %.preheader4028

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1751" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4028:0  %i48_0 = phi i17 [ %i_4, %hls_label_2 ], [ 0, %.preheader4028.preheader ]

]]></Node>
<StgValue><ssdm name="i48_0"/></StgValue>
</operation>

<operation id="1752" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4028:1  %icmp_ln329 = icmp eq i17 %i48_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="1753" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4028:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1754" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4028:3  %i_4 = add i17 %i48_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1755" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4028:4  br i1 %icmp_ln329, label %.preheader4027.preheader, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="1756" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3  %tmp_152 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i48_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1757" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="63" op_0_bw="16">
<![CDATA[
hls_label_2:4  %zext_ln203_2 = zext i16 %tmp_152 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="1758" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_2:8  %add_ln203_1 = add i63 %p_cast157, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="1759" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="63">
<![CDATA[
hls_label_2:9  %zext_ln203_3 = zext i63 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="1760" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_2:10  %gmem_addr_1 = getelementptr i32* %gmem, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1761" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1762" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1763" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1764" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1765" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1766" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1767" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1768" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_2:12  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1769" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1770" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln331"/></StgValue>
</operation>

<operation id="1771" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="17">
<![CDATA[
hls_label_2:2  %zext_ln332 = zext i17 %i48_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="1772" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="17">
<![CDATA[
hls_label_2:5  %empty_121 = trunc i17 %i48_0 to i1

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1773" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_2:6  %tmp_153 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_121, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1774" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="5">
<![CDATA[
hls_label_2:7  %tmp_61 = zext i5 %tmp_153 to i32

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1775" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:13  %lshr_ln203_1 = lshr i32 %gmem_addr_1_read, %tmp_61

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="1776" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="32">
<![CDATA[
hls_label_2:14  %trunc_ln203_1 = trunc i32 %lshr_ln203_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="1777" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:15  %wxg_V_addr = getelementptr [102400 x i16]* %wxg_V_69, i64 0, i64 %zext_ln332

]]></Node>
<StgValue><ssdm name="wxg_V_addr"/></StgValue>
</operation>

<operation id="1778" st_id="26" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_2:16  store i16 %trunc_ln203_1, i16* %wxg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="1779" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:17  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1780" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:18  br label %.preheader4028

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1781" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
.preheader4027.preheader:0  br label %.preheader4027

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4027:0  %i49_0 = phi i17 [ %i_5, %hls_label_3 ], [ 0, %.preheader4027.preheader ]

]]></Node>
<StgValue><ssdm name="i49_0"/></StgValue>
</operation>

<operation id="1783" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4027:1  %icmp_ln334 = icmp eq i17 %i49_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="1784" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4027:2  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="1785" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4027:3  %i_5 = add i17 %i49_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4027:4  br i1 %icmp_ln334, label %.preheader4026.preheader, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="1787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:3  %tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i49_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="63" op_0_bw="16">
<![CDATA[
hls_label_3:4  %zext_ln203_4 = zext i16 %tmp_155 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="1789" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_3:8  %add_ln203_2 = add i63 %p_cast158, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="1790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="63">
<![CDATA[
hls_label_3:9  %zext_ln203_5 = zext i63 %add_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="1791" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_3:10  %gmem_addr_2 = getelementptr i32* %gmem, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1792" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:11  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1793" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:11  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1794" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:11  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1795" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:11  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1796" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:11  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1797" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:11  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1798" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:11  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1799" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_3:12  %gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1800" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1801" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln336"/></StgValue>
</operation>

<operation id="1802" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="17">
<![CDATA[
hls_label_3:2  %zext_ln337 = zext i17 %i49_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln337"/></StgValue>
</operation>

<operation id="1803" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="17">
<![CDATA[
hls_label_3:5  %empty_124 = trunc i17 %i49_0 to i1

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1804" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_3:6  %tmp_156 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_124, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1805" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="5">
<![CDATA[
hls_label_3:7  %tmp_64 = zext i5 %tmp_156 to i32

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1806" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:13  %lshr_ln203_2 = lshr i32 %gmem_addr_2_read, %tmp_64

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="1807" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="32">
<![CDATA[
hls_label_3:14  %trunc_ln203_2 = trunc i32 %lshr_ln203_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="1808" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:15  %wxi_V_addr = getelementptr [102400 x i16]* %wxi_V_70, i64 0, i64 %zext_ln337

]]></Node>
<StgValue><ssdm name="wxi_V_addr"/></StgValue>
</operation>

<operation id="1809" st_id="37" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_3:16  store i16 %trunc_ln203_2, i16* %wxi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="1810" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:17  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="1811" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:18  br label %.preheader4027

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1812" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.preheader4026.preheader:0  br label %.preheader4026

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1813" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4026:0  %i50_0 = phi i17 [ %i_6, %hls_label_4 ], [ 0, %.preheader4026.preheader ]

]]></Node>
<StgValue><ssdm name="i50_0"/></StgValue>
</operation>

<operation id="1814" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4026:1  %icmp_ln339 = icmp eq i17 %i50_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="1815" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4026:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="1816" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4026:3  %i_6 = add i17 %i50_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="1817" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4026:4  br i1 %icmp_ln339, label %.preheader4025.preheader, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="1818" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3  %tmp_158 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i50_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="63" op_0_bw="16">
<![CDATA[
hls_label_4:4  %zext_ln203_6 = zext i16 %tmp_158 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="1820" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_4:8  %add_ln203_3 = add i63 %p_cast159, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="1821" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="63">
<![CDATA[
hls_label_4:9  %zext_ln203_7 = zext i63 %add_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="1822" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_4:10  %gmem_addr_3 = getelementptr i32* %gmem, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1823" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:11  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1824" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:11  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1825" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:11  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1826" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:11  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1827" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:11  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1828" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:11  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1829" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:11  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1830" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_4:12  %gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_3)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1831" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1832" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln341"/></StgValue>
</operation>

<operation id="1833" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4:2  %zext_ln342 = zext i17 %i50_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="1834" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="17">
<![CDATA[
hls_label_4:5  %empty_127 = trunc i17 %i50_0 to i1

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="1835" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_4:6  %tmp_159 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_127, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1836" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="5">
<![CDATA[
hls_label_4:7  %tmp_67 = zext i5 %tmp_159 to i32

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1837" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:13  %lshr_ln203_3 = lshr i32 %gmem_addr_3_read, %tmp_67

]]></Node>
<StgValue><ssdm name="lshr_ln203_3"/></StgValue>
</operation>

<operation id="1838" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="32">
<![CDATA[
hls_label_4:14  %trunc_ln203_3 = trunc i32 %lshr_ln203_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_3"/></StgValue>
</operation>

<operation id="1839" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:15  %wxo_V_addr = getelementptr [102400 x i16]* %wxo_V_71, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="wxo_V_addr"/></StgValue>
</operation>

<operation id="1840" st_id="48" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_4:16  store i16 %trunc_ln203_3, i16* %wxo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="1841" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:17  %empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1842" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:18  br label %.preheader4026

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1843" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
.preheader4025.preheader:0  br label %.preheader4025

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1844" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4025:0  %i51_0 = phi i17 [ %i_7, %hls_label_5 ], [ 0, %.preheader4025.preheader ]

]]></Node>
<StgValue><ssdm name="i51_0"/></StgValue>
</operation>

<operation id="1845" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4025:1  %icmp_ln344 = icmp eq i17 %i51_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln344"/></StgValue>
</operation>

<operation id="1846" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4025:2  %empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="1847" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4025:3  %i_7 = add i17 %i51_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1848" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4025:4  br i1 %icmp_ln344, label %.preheader4024.preheader, label %hls_label_5

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="1849" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:3  %tmp_161 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i51_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1850" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="63" op_0_bw="16">
<![CDATA[
hls_label_5:4  %zext_ln203_8 = zext i16 %tmp_161 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="1851" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_5:8  %add_ln203_4 = add i63 %p_cast160, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="1852" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="63">
<![CDATA[
hls_label_5:9  %zext_ln203_9 = zext i63 %add_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="1853" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_5:10  %gmem_addr_4 = getelementptr i32* %gmem, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1854" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:11  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1855" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:11  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1856" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:11  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1857" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:11  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1858" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:11  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1859" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:11  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1860" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:11  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1861" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_5:12  %gmem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1862" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1863" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln346"/></StgValue>
</operation>

<operation id="1864" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="17">
<![CDATA[
hls_label_5:2  %zext_ln347 = zext i17 %i51_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln347"/></StgValue>
</operation>

<operation id="1865" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="17">
<![CDATA[
hls_label_5:5  %empty_130 = trunc i17 %i51_0 to i1

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="1866" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_5:6  %tmp_162 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_130, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1867" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
hls_label_5:7  %tmp_70 = zext i5 %tmp_162 to i32

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1868" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:13  %lshr_ln203_4 = lshr i32 %gmem_addr_4_read, %tmp_70

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="1869" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="32">
<![CDATA[
hls_label_5:14  %trunc_ln203_4 = trunc i32 %lshr_ln203_4 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_4"/></StgValue>
</operation>

<operation id="1870" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:15  %whf_V_addr = getelementptr [102400 x i16]* %whf_V_72, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="whf_V_addr"/></StgValue>
</operation>

<operation id="1871" st_id="59" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_5:16  store i16 %trunc_ln203_4, i16* %whf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="1872" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:17  %empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="1873" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:18  br label %.preheader4025

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1874" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
.preheader4024.preheader:0  br label %.preheader4024

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1875" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4024:0  %i52_0 = phi i17 [ %i_8, %hls_label_6 ], [ 0, %.preheader4024.preheader ]

]]></Node>
<StgValue><ssdm name="i52_0"/></StgValue>
</operation>

<operation id="1876" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4024:1  %icmp_ln349 = icmp eq i17 %i52_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="1877" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4024:2  %empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="1878" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4024:3  %i_8 = add i17 %i52_0, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1879" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4024:4  br i1 %icmp_ln349, label %.preheader4023.preheader, label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="1880" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:3  %tmp_164 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i52_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1881" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="63" op_0_bw="16">
<![CDATA[
hls_label_6:4  %zext_ln203_10 = zext i16 %tmp_164 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="1882" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_6:8  %add_ln203_5 = add i63 %p_cast161, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="1883" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="63">
<![CDATA[
hls_label_6:9  %zext_ln203_11 = zext i63 %add_ln203_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="1884" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_6:10  %gmem_addr_5 = getelementptr i32* %gmem, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1885" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:11  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1886" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:11  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1887" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:11  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1888" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:11  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1889" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:11  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1890" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:11  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1891" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:11  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1892" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_6:12  %gmem_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1893" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1894" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln351"/></StgValue>
</operation>

<operation id="1895" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="17">
<![CDATA[
hls_label_6:2  %zext_ln352 = zext i17 %i52_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="1896" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="17">
<![CDATA[
hls_label_6:5  %empty_133 = trunc i17 %i52_0 to i1

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="1897" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_6:6  %tmp_165 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_133, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1898" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="5">
<![CDATA[
hls_label_6:7  %tmp_73 = zext i5 %tmp_165 to i32

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1899" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:13  %lshr_ln203_5 = lshr i32 %gmem_addr_5_read, %tmp_73

]]></Node>
<StgValue><ssdm name="lshr_ln203_5"/></StgValue>
</operation>

<operation id="1900" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="32">
<![CDATA[
hls_label_6:14  %trunc_ln203_5 = trunc i32 %lshr_ln203_5 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_5"/></StgValue>
</operation>

<operation id="1901" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:15  %whg_V_addr = getelementptr [102400 x i16]* %whg_V_73, i64 0, i64 %zext_ln352

]]></Node>
<StgValue><ssdm name="whg_V_addr"/></StgValue>
</operation>

<operation id="1902" st_id="70" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_6:16  store i16 %trunc_ln203_5, i16* %whg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="1903" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:17  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="1904" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:18  br label %.preheader4024

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1905" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
.preheader4023.preheader:0  br label %.preheader4023

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1906" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4023:0  %i53_0 = phi i17 [ %i_9, %hls_label_7 ], [ 0, %.preheader4023.preheader ]

]]></Node>
<StgValue><ssdm name="i53_0"/></StgValue>
</operation>

<operation id="1907" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4023:1  %icmp_ln354 = icmp eq i17 %i53_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln354"/></StgValue>
</operation>

<operation id="1908" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4023:2  %empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="1909" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4023:3  %i_9 = add i17 %i53_0, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1910" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4023:4  br i1 %icmp_ln354, label %.preheader4022.preheader, label %hls_label_7

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="1911" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:3  %tmp_167 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i53_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1912" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="63" op_0_bw="16">
<![CDATA[
hls_label_7:4  %zext_ln203_12 = zext i16 %tmp_167 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="1913" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_7:8  %add_ln203_6 = add i63 %p_cast162, %zext_ln203_12

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="1914" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="63">
<![CDATA[
hls_label_7:9  %zext_ln203_13 = zext i63 %add_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="1915" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_7:10  %gmem_addr_6 = getelementptr i32* %gmem, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1916" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_7:11  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1917" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_7:11  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1918" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_7:11  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1919" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_7:11  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1920" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_7:11  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1921" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_7:11  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1922" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_7:11  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1923" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_7:12  %gmem_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_6)

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1924" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1925" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln356"/></StgValue>
</operation>

<operation id="1926" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="17">
<![CDATA[
hls_label_7:2  %zext_ln357 = zext i17 %i53_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="1927" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="17">
<![CDATA[
hls_label_7:5  %empty_136 = trunc i17 %i53_0 to i1

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="1928" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_7:6  %tmp_168 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_136, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1929" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="5">
<![CDATA[
hls_label_7:7  %tmp_76 = zext i5 %tmp_168 to i32

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1930" st_id="81" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:13  %lshr_ln203_6 = lshr i32 %gmem_addr_6_read, %tmp_76

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>

<operation id="1931" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="32">
<![CDATA[
hls_label_7:14  %trunc_ln203_6 = trunc i32 %lshr_ln203_6 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_6"/></StgValue>
</operation>

<operation id="1932" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:15  %whi_V_addr = getelementptr [102400 x i16]* %whi_V_74, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="whi_V_addr"/></StgValue>
</operation>

<operation id="1933" st_id="81" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_7:16  store i16 %trunc_ln203_6, i16* %whi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="1934" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:17  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="1935" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
hls_label_7:18  br label %.preheader4023

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1936" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
.preheader4022.preheader:0  br label %.preheader4022

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1937" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4022:0  %i54_0 = phi i17 [ %i_10, %hls_label_8 ], [ 0, %.preheader4022.preheader ]

]]></Node>
<StgValue><ssdm name="i54_0"/></StgValue>
</operation>

<operation id="1938" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4022:1  %icmp_ln359 = icmp eq i17 %i54_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln359"/></StgValue>
</operation>

<operation id="1939" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4022:2  %empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1940" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4022:3  %i_10 = add i17 %i54_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="1941" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4022:4  br i1 %icmp_ln359, label %.preheader4021.preheader, label %hls_label_8

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="1942" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:3  %tmp_170 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i54_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1943" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="63" op_0_bw="16">
<![CDATA[
hls_label_8:4  %zext_ln203_14 = zext i16 %tmp_170 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="1944" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_8:8  %add_ln203_7 = add i63 %p_cast163, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="1945" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="63">
<![CDATA[
hls_label_8:9  %zext_ln203_15 = zext i63 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="1946" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_8:10  %gmem_addr_7 = getelementptr i32* %gmem, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1947" st_id="84" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_8:11  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1948" st_id="85" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_8:11  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1949" st_id="86" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_8:11  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1950" st_id="87" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_8:11  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1951" st_id="88" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_8:11  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1952" st_id="89" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_8:11  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1953" st_id="90" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_8:11  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1954" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_8:12  %gmem_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1955" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_8:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1956" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_8:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln361"/></StgValue>
</operation>

<operation id="1957" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="17">
<![CDATA[
hls_label_8:2  %zext_ln362 = zext i17 %i54_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="1958" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="17">
<![CDATA[
hls_label_8:5  %empty_139 = trunc i17 %i54_0 to i1

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="1959" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_8:6  %tmp_171 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_139, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1960" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:7  %tmp_79 = zext i5 %tmp_171 to i32

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1961" st_id="92" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_8:13  %lshr_ln203_7 = lshr i32 %gmem_addr_7_read, %tmp_79

]]></Node>
<StgValue><ssdm name="lshr_ln203_7"/></StgValue>
</operation>

<operation id="1962" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="32">
<![CDATA[
hls_label_8:14  %trunc_ln203_7 = trunc i32 %lshr_ln203_7 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_7"/></StgValue>
</operation>

<operation id="1963" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:15  %who_V_addr = getelementptr [102400 x i16]* %who_V_75, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="who_V_addr"/></StgValue>
</operation>

<operation id="1964" st_id="92" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_8:16  store i16 %trunc_ln203_7, i16* %who_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="1965" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_8:17  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="1966" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
hls_label_8:18  br label %.preheader4022

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1967" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
.preheader4021.preheader:0  br label %.preheader4021

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1968" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4021:0  %i55_0 = phi i17 [ %i_11, %hls_label_9 ], [ 0, %.preheader4021.preheader ]

]]></Node>
<StgValue><ssdm name="i55_0"/></StgValue>
</operation>

<operation id="1969" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4021:1  %icmp_ln364 = icmp eq i17 %i55_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>

<operation id="1970" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4021:2  %empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="1971" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4021:3  %i_11 = add i17 %i55_0, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="1972" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4021:4  br i1 %icmp_ln364, label %.preheader4020.preheader, label %hls_label_9

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="1973" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:3  %tmp_173 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i55_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1974" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="63" op_0_bw="16">
<![CDATA[
hls_label_9:4  %zext_ln203_16 = zext i16 %tmp_173 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="1975" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_9:8  %add_ln203_8 = add i63 %p_cast164, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="1976" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="63">
<![CDATA[
hls_label_9:9  %zext_ln203_17 = zext i63 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="1977" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_9:10  %gmem_addr_8 = getelementptr i32* %gmem, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1978" st_id="95" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_9:11  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1979" st_id="96" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_9:11  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1980" st_id="97" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_9:11  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1981" st_id="98" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_9:11  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1982" st_id="99" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_9:11  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1983" st_id="100" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_9:11  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1984" st_id="101" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_9:11  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1985" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_9:12  %gmem_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1986" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1987" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_9:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln366"/></StgValue>
</operation>

<operation id="1988" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="17">
<![CDATA[
hls_label_9:2  %zext_ln367 = zext i17 %i55_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln367"/></StgValue>
</operation>

<operation id="1989" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="17">
<![CDATA[
hls_label_9:5  %empty_142 = trunc i17 %i55_0 to i1

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="1990" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_9:6  %tmp_174 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_142, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1991" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="5">
<![CDATA[
hls_label_9:7  %tmp_82 = zext i5 %tmp_174 to i32

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1992" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_9:13  %lshr_ln203_8 = lshr i32 %gmem_addr_8_read, %tmp_82

]]></Node>
<StgValue><ssdm name="lshr_ln203_8"/></StgValue>
</operation>

<operation id="1993" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="32">
<![CDATA[
hls_label_9:14  %trunc_ln203_8 = trunc i32 %lshr_ln203_8 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_8"/></StgValue>
</operation>

<operation id="1994" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:15  %wxf2_V_addr = getelementptr [102400 x i16]* %wxf2_V_76, i64 0, i64 %zext_ln367

]]></Node>
<StgValue><ssdm name="wxf2_V_addr"/></StgValue>
</operation>

<operation id="1995" st_id="103" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_9:16  store i16 %trunc_ln203_8, i16* %wxf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1996" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9:17  %empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="1997" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9:18  br label %.preheader4021

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1998" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
.preheader4020.preheader:0  br label %.preheader4020

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1999" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4020:0  %i56_0 = phi i17 [ %i_12, %hls_label_10 ], [ 0, %.preheader4020.preheader ]

]]></Node>
<StgValue><ssdm name="i56_0"/></StgValue>
</operation>

<operation id="2000" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4020:1  %icmp_ln369 = icmp eq i17 %i56_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="2001" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4020:2  %empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="2002" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4020:3  %i_12 = add i17 %i56_0, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="2003" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4020:4  br i1 %icmp_ln369, label %.preheader4019.preheader, label %hls_label_10

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="2004" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_10:3  %tmp_176 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i56_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2005" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="63" op_0_bw="16">
<![CDATA[
hls_label_10:4  %zext_ln203_18 = zext i16 %tmp_176 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="2006" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_10:8  %add_ln203_9 = add i63 %p_cast165, %zext_ln203_18

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="2007" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="63">
<![CDATA[
hls_label_10:9  %zext_ln203_19 = zext i63 %add_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="2008" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_10:10  %gmem_addr_9 = getelementptr i32* %gmem, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2009" st_id="106" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_10:11  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2010" st_id="107" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_10:11  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2011" st_id="108" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_10:11  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2012" st_id="109" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_10:11  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2013" st_id="110" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_10:11  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2014" st_id="111" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_10:11  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2015" st_id="112" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_10:11  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2016" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_10:12  %gmem_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2017" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_10:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2018" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_10:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln371"/></StgValue>
</operation>

<operation id="2019" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="17">
<![CDATA[
hls_label_10:2  %zext_ln372 = zext i17 %i56_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln372"/></StgValue>
</operation>

<operation id="2020" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="17">
<![CDATA[
hls_label_10:5  %empty_145 = trunc i17 %i56_0 to i1

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="2021" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_10:6  %tmp_177 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_145, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2022" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:7  %tmp_85 = zext i5 %tmp_177 to i32

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2023" st_id="114" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_10:13  %lshr_ln203_9 = lshr i32 %gmem_addr_9_read, %tmp_85

]]></Node>
<StgValue><ssdm name="lshr_ln203_9"/></StgValue>
</operation>

<operation id="2024" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="32">
<![CDATA[
hls_label_10:14  %trunc_ln203_9 = trunc i32 %lshr_ln203_9 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_9"/></StgValue>
</operation>

<operation id="2025" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:15  %wxg2_V_addr = getelementptr [102400 x i16]* %wxg2_V_77, i64 0, i64 %zext_ln372

]]></Node>
<StgValue><ssdm name="wxg2_V_addr"/></StgValue>
</operation>

<operation id="2026" st_id="114" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_10:16  store i16 %trunc_ln203_9, i16* %wxg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="2027" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_10:17  %empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="2028" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
hls_label_10:18  br label %.preheader4020

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2029" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
.preheader4019.preheader:0  br label %.preheader4019

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2030" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4019:0  %i57_0 = phi i17 [ %i_13, %hls_label_11 ], [ 0, %.preheader4019.preheader ]

]]></Node>
<StgValue><ssdm name="i57_0"/></StgValue>
</operation>

<operation id="2031" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4019:1  %icmp_ln374 = icmp eq i17 %i57_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln374"/></StgValue>
</operation>

<operation id="2032" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4019:2  %empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="2033" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4019:3  %i_13 = add i17 %i57_0, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="2034" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4019:4  br i1 %icmp_ln374, label %.preheader4018.preheader, label %hls_label_11

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="2035" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:3  %tmp_179 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i57_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2036" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="63" op_0_bw="16">
<![CDATA[
hls_label_11:4  %zext_ln203_20 = zext i16 %tmp_179 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="2037" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_11:8  %add_ln203_10 = add i63 %p_cast166, %zext_ln203_20

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="2038" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="63">
<![CDATA[
hls_label_11:9  %zext_ln203_21 = zext i63 %add_ln203_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="2039" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_11:10  %gmem_addr_10 = getelementptr i32* %gmem, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2040" st_id="117" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_11:11  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2041" st_id="118" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_11:11  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2042" st_id="119" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_11:11  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2043" st_id="120" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_11:11  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2044" st_id="121" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_11:11  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2045" st_id="122" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_11:11  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2046" st_id="123" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_11:11  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2047" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_11:12  %gmem_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2048" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_11:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2049" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_11:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln376"/></StgValue>
</operation>

<operation id="2050" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="17">
<![CDATA[
hls_label_11:2  %zext_ln377 = zext i17 %i57_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="2051" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="17">
<![CDATA[
hls_label_11:5  %empty_148 = trunc i17 %i57_0 to i1

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="2052" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_11:6  %tmp_180 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_148, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2053" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="5">
<![CDATA[
hls_label_11:7  %tmp_88 = zext i5 %tmp_180 to i32

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2054" st_id="125" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_11:13  %lshr_ln203_10 = lshr i32 %gmem_addr_10_read, %tmp_88

]]></Node>
<StgValue><ssdm name="lshr_ln203_10"/></StgValue>
</operation>

<operation id="2055" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="32">
<![CDATA[
hls_label_11:14  %trunc_ln203_10 = trunc i32 %lshr_ln203_10 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_10"/></StgValue>
</operation>

<operation id="2056" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11:15  %wxi2_V_addr = getelementptr [102400 x i16]* %wxi2_V_78, i64 0, i64 %zext_ln377

]]></Node>
<StgValue><ssdm name="wxi2_V_addr"/></StgValue>
</operation>

<operation id="2057" st_id="125" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_11:16  store i16 %trunc_ln203_10, i16* %wxi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="2058" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_11:17  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="2059" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
hls_label_11:18  br label %.preheader4019

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2060" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
.preheader4018.preheader:0  br label %.preheader4018

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2061" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4018:0  %i58_0 = phi i17 [ %i_14, %hls_label_12 ], [ 0, %.preheader4018.preheader ]

]]></Node>
<StgValue><ssdm name="i58_0"/></StgValue>
</operation>

<operation id="2062" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4018:1  %icmp_ln379 = icmp eq i17 %i58_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="2063" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4018:2  %empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="2064" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4018:3  %i_14 = add i17 %i58_0, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="2065" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4018:4  br i1 %icmp_ln379, label %.preheader4017.preheader, label %hls_label_12

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="2066" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_12:3  %tmp_182 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i58_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2067" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="63" op_0_bw="16">
<![CDATA[
hls_label_12:4  %zext_ln203_22 = zext i16 %tmp_182 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="2068" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_12:8  %add_ln203_11 = add i63 %p_cast167, %zext_ln203_22

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="2069" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="63">
<![CDATA[
hls_label_12:9  %zext_ln203_23 = zext i63 %add_ln203_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="2070" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_12:10  %gmem_addr_11 = getelementptr i32* %gmem, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2071" st_id="128" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_12:11  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2072" st_id="129" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_12:11  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2073" st_id="130" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_12:11  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2074" st_id="131" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_12:11  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2075" st_id="132" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_12:11  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2076" st_id="133" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_12:11  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2077" st_id="134" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_12:11  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2078" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_12:12  %gmem_addr_11_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2079" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_12:0  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2080" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_12:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln381"/></StgValue>
</operation>

<operation id="2081" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="17">
<![CDATA[
hls_label_12:2  %zext_ln382 = zext i17 %i58_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln382"/></StgValue>
</operation>

<operation id="2082" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="17">
<![CDATA[
hls_label_12:5  %empty_151 = trunc i17 %i58_0 to i1

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="2083" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_12:6  %tmp_183 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_151, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2084" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="5">
<![CDATA[
hls_label_12:7  %tmp_91 = zext i5 %tmp_183 to i32

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2085" st_id="136" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_12:13  %lshr_ln203_11 = lshr i32 %gmem_addr_11_read, %tmp_91

]]></Node>
<StgValue><ssdm name="lshr_ln203_11"/></StgValue>
</operation>

<operation id="2086" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="32">
<![CDATA[
hls_label_12:14  %trunc_ln203_11 = trunc i32 %lshr_ln203_11 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_11"/></StgValue>
</operation>

<operation id="2087" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_12:15  %wxo2_V_addr = getelementptr [102400 x i16]* %wxo2_V_79, i64 0, i64 %zext_ln382

]]></Node>
<StgValue><ssdm name="wxo2_V_addr"/></StgValue>
</operation>

<operation id="2088" st_id="136" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_12:16  store i16 %trunc_ln203_11, i16* %wxo2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln382"/></StgValue>
</operation>

<operation id="2089" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_12:17  %empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="2090" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
hls_label_12:18  br label %.preheader4018

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2091" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
.preheader4017.preheader:0  br label %.preheader4017

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2092" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4017:0  %i59_0 = phi i17 [ %i_15, %hls_label_13 ], [ 0, %.preheader4017.preheader ]

]]></Node>
<StgValue><ssdm name="i59_0"/></StgValue>
</operation>

<operation id="2093" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4017:1  %icmp_ln384 = icmp eq i17 %i59_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln384"/></StgValue>
</operation>

<operation id="2094" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4017:2  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="2095" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4017:3  %i_15 = add i17 %i59_0, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="2096" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4017:4  br i1 %icmp_ln384, label %.preheader4016.preheader, label %hls_label_13

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="2097" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_13:3  %tmp_185 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i59_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2098" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="63" op_0_bw="16">
<![CDATA[
hls_label_13:4  %zext_ln203_24 = zext i16 %tmp_185 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="2099" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_13:8  %add_ln203_12 = add i63 %p_cast168, %zext_ln203_24

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="2100" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="63">
<![CDATA[
hls_label_13:9  %zext_ln203_25 = zext i63 %add_ln203_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="2101" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_13:10  %gmem_addr_12 = getelementptr i32* %gmem, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2102" st_id="139" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2103" st_id="140" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2104" st_id="141" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2105" st_id="142" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2106" st_id="143" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2107" st_id="144" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2108" st_id="145" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2109" st_id="146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_13:12  %gmem_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_12)

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2110" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_13:0  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2111" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_13:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln386"/></StgValue>
</operation>

<operation id="2112" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="17">
<![CDATA[
hls_label_13:2  %zext_ln387 = zext i17 %i59_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="2113" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="17">
<![CDATA[
hls_label_13:5  %empty_154 = trunc i17 %i59_0 to i1

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="2114" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_13:6  %tmp_186 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_154, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2115" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="5">
<![CDATA[
hls_label_13:7  %tmp_94 = zext i5 %tmp_186 to i32

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2116" st_id="147" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_13:13  %lshr_ln203_12 = lshr i32 %gmem_addr_12_read, %tmp_94

]]></Node>
<StgValue><ssdm name="lshr_ln203_12"/></StgValue>
</operation>

<operation id="2117" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="32">
<![CDATA[
hls_label_13:14  %trunc_ln203_12 = trunc i32 %lshr_ln203_12 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_12"/></StgValue>
</operation>

<operation id="2118" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_13:15  %whf2_V_addr = getelementptr [102400 x i16]* %whf2_V_80, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="whf2_V_addr"/></StgValue>
</operation>

<operation id="2119" st_id="147" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_13:16  store i16 %trunc_ln203_12, i16* %whf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="2120" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_13:17  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="2121" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
hls_label_13:18  br label %.preheader4017

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2122" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
.preheader4016.preheader:0  br label %.preheader4016

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2123" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4016:0  %i60_0 = phi i17 [ %i_16, %hls_label_14 ], [ 0, %.preheader4016.preheader ]

]]></Node>
<StgValue><ssdm name="i60_0"/></StgValue>
</operation>

<operation id="2124" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4016:1  %icmp_ln389 = icmp eq i17 %i60_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="2125" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4016:2  %empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="2126" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4016:3  %i_16 = add i17 %i60_0, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="2127" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4016:4  br i1 %icmp_ln389, label %.preheader4015.preheader, label %hls_label_14

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="2128" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_14:3  %tmp_188 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i60_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2129" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="63" op_0_bw="16">
<![CDATA[
hls_label_14:4  %zext_ln203_26 = zext i16 %tmp_188 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_26"/></StgValue>
</operation>

<operation id="2130" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_14:8  %add_ln203_13 = add i63 %p_cast169, %zext_ln203_26

]]></Node>
<StgValue><ssdm name="add_ln203_13"/></StgValue>
</operation>

<operation id="2131" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="63">
<![CDATA[
hls_label_14:9  %zext_ln203_27 = zext i63 %add_ln203_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_27"/></StgValue>
</operation>

<operation id="2132" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_14:10  %gmem_addr_13 = getelementptr i32* %gmem, i64 %zext_ln203_27

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2133" st_id="150" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_14:11  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2134" st_id="151" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_14:11  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2135" st_id="152" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_14:11  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2136" st_id="153" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_14:11  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2137" st_id="154" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_14:11  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2138" st_id="155" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_14:11  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2139" st_id="156" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_14:11  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2140" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_14:12  %gmem_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2141" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_14:0  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2142" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_14:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln391"/></StgValue>
</operation>

<operation id="2143" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="17">
<![CDATA[
hls_label_14:2  %zext_ln392 = zext i17 %i60_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln392"/></StgValue>
</operation>

<operation id="2144" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="17">
<![CDATA[
hls_label_14:5  %empty_157 = trunc i17 %i60_0 to i1

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="2145" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_14:6  %tmp_189 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_157, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2146" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="5">
<![CDATA[
hls_label_14:7  %tmp_97 = zext i5 %tmp_189 to i32

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2147" st_id="158" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_14:13  %lshr_ln203_13 = lshr i32 %gmem_addr_13_read, %tmp_97

]]></Node>
<StgValue><ssdm name="lshr_ln203_13"/></StgValue>
</operation>

<operation id="2148" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="32">
<![CDATA[
hls_label_14:14  %trunc_ln203_13 = trunc i32 %lshr_ln203_13 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_13"/></StgValue>
</operation>

<operation id="2149" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14:15  %whg2_V_addr = getelementptr [102400 x i16]* %whg2_V_81, i64 0, i64 %zext_ln392

]]></Node>
<StgValue><ssdm name="whg2_V_addr"/></StgValue>
</operation>

<operation id="2150" st_id="158" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_14:16  store i16 %trunc_ln203_13, i16* %whg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="2151" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_14:17  %empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="2152" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14:18  br label %.preheader4016

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2153" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
.preheader4015.preheader:0  br label %.preheader4015

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2154" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4015:0  %i61_0 = phi i17 [ %i_17, %hls_label_15 ], [ 0, %.preheader4015.preheader ]

]]></Node>
<StgValue><ssdm name="i61_0"/></StgValue>
</operation>

<operation id="2155" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4015:1  %icmp_ln394 = icmp eq i17 %i61_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="2156" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4015:2  %empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="2157" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4015:3  %i_17 = add i17 %i61_0, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="2158" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4015:4  br i1 %icmp_ln394, label %.preheader4014.preheader, label %hls_label_15

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="2159" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_15:3  %tmp_191 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i61_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2160" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="63" op_0_bw="16">
<![CDATA[
hls_label_15:4  %zext_ln203_28 = zext i16 %tmp_191 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_28"/></StgValue>
</operation>

<operation id="2161" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_15:8  %add_ln203_14 = add i63 %p_cast170, %zext_ln203_28

]]></Node>
<StgValue><ssdm name="add_ln203_14"/></StgValue>
</operation>

<operation id="2162" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="63">
<![CDATA[
hls_label_15:9  %zext_ln203_29 = zext i63 %add_ln203_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_29"/></StgValue>
</operation>

<operation id="2163" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_15:10  %gmem_addr_14 = getelementptr i32* %gmem, i64 %zext_ln203_29

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2164" st_id="161" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:11  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2165" st_id="162" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:11  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2166" st_id="163" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:11  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2167" st_id="164" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:11  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2168" st_id="165" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:11  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2169" st_id="166" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:11  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2170" st_id="167" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:11  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2171" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_15:12  %gmem_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2172" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_15:0  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2173" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_15:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln396"/></StgValue>
</operation>

<operation id="2174" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="17">
<![CDATA[
hls_label_15:2  %zext_ln397 = zext i17 %i61_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="2175" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="17">
<![CDATA[
hls_label_15:5  %empty_160 = trunc i17 %i61_0 to i1

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="2176" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_15:6  %tmp_192 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_160, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2177" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="5">
<![CDATA[
hls_label_15:7  %tmp_100 = zext i5 %tmp_192 to i32

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2178" st_id="169" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_15:13  %lshr_ln203_14 = lshr i32 %gmem_addr_14_read, %tmp_100

]]></Node>
<StgValue><ssdm name="lshr_ln203_14"/></StgValue>
</operation>

<operation id="2179" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="32">
<![CDATA[
hls_label_15:14  %trunc_ln203_14 = trunc i32 %lshr_ln203_14 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_14"/></StgValue>
</operation>

<operation id="2180" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:15  %whi2_V_addr = getelementptr [102400 x i16]* %whi2_V_82, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="whi2_V_addr"/></StgValue>
</operation>

<operation id="2181" st_id="169" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_15:16  store i16 %trunc_ln203_14, i16* %whi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="2182" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_15:17  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="2183" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
hls_label_15:18  br label %.preheader4015

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2184" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
.preheader4014.preheader:0  br label %.preheader4014

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2185" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4014:0  %i62_0 = phi i17 [ %i_18, %hls_label_16 ], [ 0, %.preheader4014.preheader ]

]]></Node>
<StgValue><ssdm name="i62_0"/></StgValue>
</operation>

<operation id="2186" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4014:1  %icmp_ln399 = icmp eq i17 %i62_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="2187" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4014:2  %empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="2188" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4014:3  %i_18 = add i17 %i62_0, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="2189" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4014:4  br i1 %icmp_ln399, label %.preheader4013.preheader, label %hls_label_16

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="2190" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_16:3  %tmp_194 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i62_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2191" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="63" op_0_bw="16">
<![CDATA[
hls_label_16:4  %zext_ln203_30 = zext i16 %tmp_194 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_30"/></StgValue>
</operation>

<operation id="2192" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_16:8  %add_ln203_15 = add i63 %p_cast171, %zext_ln203_30

]]></Node>
<StgValue><ssdm name="add_ln203_15"/></StgValue>
</operation>

<operation id="2193" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="63">
<![CDATA[
hls_label_16:9  %zext_ln203_31 = zext i63 %add_ln203_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_31"/></StgValue>
</operation>

<operation id="2194" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_16:10  %gmem_addr_15 = getelementptr i32* %gmem, i64 %zext_ln203_31

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2195" st_id="172" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_16:11  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2196" st_id="173" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_16:11  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2197" st_id="174" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_16:11  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2198" st_id="175" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_16:11  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2199" st_id="176" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_16:11  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2200" st_id="177" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_16:11  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2201" st_id="178" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_16:11  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2202" st_id="179" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_16:12  %gmem_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2203" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_16:0  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2204" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_16:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln401"/></StgValue>
</operation>

<operation id="2205" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="17">
<![CDATA[
hls_label_16:2  %zext_ln402 = zext i17 %i62_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="2206" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="17">
<![CDATA[
hls_label_16:5  %empty_163 = trunc i17 %i62_0 to i1

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="2207" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_16:6  %tmp_195 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_163, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2208" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="5">
<![CDATA[
hls_label_16:7  %tmp_103 = zext i5 %tmp_195 to i32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2209" st_id="180" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_16:13  %lshr_ln203_15 = lshr i32 %gmem_addr_15_read, %tmp_103

]]></Node>
<StgValue><ssdm name="lshr_ln203_15"/></StgValue>
</operation>

<operation id="2210" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="32">
<![CDATA[
hls_label_16:14  %trunc_ln203_15 = trunc i32 %lshr_ln203_15 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_15"/></StgValue>
</operation>

<operation id="2211" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:15  %who2_V_addr = getelementptr [102400 x i16]* %who2_V_83, i64 0, i64 %zext_ln402

]]></Node>
<StgValue><ssdm name="who2_V_addr"/></StgValue>
</operation>

<operation id="2212" st_id="180" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_16:16  store i16 %trunc_ln203_15, i16* %who2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="2213" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_16:17  %empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="2214" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
hls_label_16:18  br label %.preheader4014

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2215" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
.preheader4013.preheader:0  br label %.preheader4013

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2216" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4013:0  %i63_0 = phi i17 [ %i_19, %hls_label_17 ], [ 0, %.preheader4013.preheader ]

]]></Node>
<StgValue><ssdm name="i63_0"/></StgValue>
</operation>

<operation id="2217" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4013:1  %icmp_ln404 = icmp eq i17 %i63_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln404"/></StgValue>
</operation>

<operation id="2218" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4013:2  %empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="2219" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4013:3  %i_19 = add i17 %i63_0, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="2220" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4013:4  br i1 %icmp_ln404, label %.preheader4012.preheader, label %hls_label_17

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="2221" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:3  %tmp_197 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i63_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2222" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="63" op_0_bw="16">
<![CDATA[
hls_label_17:4  %zext_ln203_32 = zext i16 %tmp_197 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_32"/></StgValue>
</operation>

<operation id="2223" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_17:8  %add_ln203_16 = add i63 %p_cast180, %zext_ln203_32

]]></Node>
<StgValue><ssdm name="add_ln203_16"/></StgValue>
</operation>

<operation id="2224" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="63">
<![CDATA[
hls_label_17:9  %zext_ln203_33 = zext i63 %add_ln203_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_33"/></StgValue>
</operation>

<operation id="2225" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_17:10  %gmem_addr_16 = getelementptr i32* %gmem, i64 %zext_ln203_33

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2226" st_id="183" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_17:11  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2227" st_id="184" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_17:11  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2228" st_id="185" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_17:11  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2229" st_id="186" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_17:11  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2230" st_id="187" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_17:11  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2231" st_id="188" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_17:11  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2232" st_id="189" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_17:11  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2233" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_17:12  %gmem_addr_16_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2234" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_17:0  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2235" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_17:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln406"/></StgValue>
</operation>

<operation id="2236" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="17">
<![CDATA[
hls_label_17:2  %zext_ln408 = zext i17 %i63_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln408"/></StgValue>
</operation>

<operation id="2237" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="17">
<![CDATA[
hls_label_17:5  %empty_166 = trunc i17 %i63_0 to i1

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="2238" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_17:6  %tmp_198 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_166, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2239" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="5">
<![CDATA[
hls_label_17:7  %tmp_106 = zext i5 %tmp_198 to i32

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2240" st_id="191" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_17:13  %lshr_ln203_16 = lshr i32 %gmem_addr_16_read, %tmp_106

]]></Node>
<StgValue><ssdm name="lshr_ln203_16"/></StgValue>
</operation>

<operation id="2241" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="32">
<![CDATA[
hls_label_17:14  %trunc_ln203_16 = trunc i32 %lshr_ln203_16 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_16"/></StgValue>
</operation>

<operation id="2242" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_17:15  %h_wxf_V_addr = getelementptr [102400 x i16]* %h_wxf_V_92, i64 0, i64 %zext_ln408

]]></Node>
<StgValue><ssdm name="h_wxf_V_addr"/></StgValue>
</operation>

<operation id="2243" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_17:16  store i16 %trunc_ln203_16, i16* %h_wxf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="2244" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_17:17  %empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="2245" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
hls_label_17:18  br label %.preheader4013

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2246" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
.preheader4012.preheader:0  br label %.preheader4012

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2247" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4012:0  %i64_0 = phi i17 [ %i_20, %hls_label_18 ], [ 0, %.preheader4012.preheader ]

]]></Node>
<StgValue><ssdm name="i64_0"/></StgValue>
</operation>

<operation id="2248" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4012:1  %icmp_ln410 = icmp eq i17 %i64_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln410"/></StgValue>
</operation>

<operation id="2249" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4012:2  %empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="2250" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4012:3  %i_20 = add i17 %i64_0, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="2251" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4012:4  br i1 %icmp_ln410, label %.preheader4011.preheader, label %hls_label_18

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>

<operation id="2252" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_18:3  %tmp_200 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i64_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2253" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="63" op_0_bw="16">
<![CDATA[
hls_label_18:4  %zext_ln203_34 = zext i16 %tmp_200 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_34"/></StgValue>
</operation>

<operation id="2254" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_18:8  %add_ln203_17 = add i63 %p_cast181, %zext_ln203_34

]]></Node>
<StgValue><ssdm name="add_ln203_17"/></StgValue>
</operation>

<operation id="2255" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="63">
<![CDATA[
hls_label_18:9  %zext_ln203_35 = zext i63 %add_ln203_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_35"/></StgValue>
</operation>

<operation id="2256" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_18:10  %gmem_addr_17 = getelementptr i32* %gmem, i64 %zext_ln203_35

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2257" st_id="194" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_18:11  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2258" st_id="195" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_18:11  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2259" st_id="196" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_18:11  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2260" st_id="197" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_18:11  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2261" st_id="198" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_18:11  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2262" st_id="199" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_18:11  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2263" st_id="200" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_18:11  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2264" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_18:12  %gmem_addr_17_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2265" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_18:0  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2266" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_18:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln412"/></StgValue>
</operation>

<operation id="2267" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="17">
<![CDATA[
hls_label_18:2  %zext_ln413 = zext i17 %i64_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln413"/></StgValue>
</operation>

<operation id="2268" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="17">
<![CDATA[
hls_label_18:5  %empty_169 = trunc i17 %i64_0 to i1

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="2269" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_18:6  %tmp_201 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_169, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2270" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="5">
<![CDATA[
hls_label_18:7  %tmp_109 = zext i5 %tmp_201 to i32

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2271" st_id="202" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_18:13  %lshr_ln203_17 = lshr i32 %gmem_addr_17_read, %tmp_109

]]></Node>
<StgValue><ssdm name="lshr_ln203_17"/></StgValue>
</operation>

<operation id="2272" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="32">
<![CDATA[
hls_label_18:14  %trunc_ln203_17 = trunc i32 %lshr_ln203_17 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_17"/></StgValue>
</operation>

<operation id="2273" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:15  %h_wxg_V_addr = getelementptr [102400 x i16]* %h_wxg_V_93, i64 0, i64 %zext_ln413

]]></Node>
<StgValue><ssdm name="h_wxg_V_addr"/></StgValue>
</operation>

<operation id="2274" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_18:16  store i16 %trunc_ln203_17, i16* %h_wxg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>

<operation id="2275" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_18:17  %empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="2276" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
hls_label_18:18  br label %.preheader4012

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2277" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
.preheader4011.preheader:0  br label %.preheader4011

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2278" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4011:0  %i65_0 = phi i17 [ %i_21, %hls_label_19 ], [ 0, %.preheader4011.preheader ]

]]></Node>
<StgValue><ssdm name="i65_0"/></StgValue>
</operation>

<operation id="2279" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4011:1  %icmp_ln415 = icmp eq i17 %i65_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln415"/></StgValue>
</operation>

<operation id="2280" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4011:2  %empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="2281" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4011:3  %i_21 = add i17 %i65_0, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="2282" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4011:4  br i1 %icmp_ln415, label %.preheader4010.preheader, label %hls_label_19

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="2283" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:3  %tmp_202 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i65_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2284" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="63" op_0_bw="16">
<![CDATA[
hls_label_19:4  %zext_ln203_36 = zext i16 %tmp_202 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_36"/></StgValue>
</operation>

<operation id="2285" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_19:8  %add_ln203_18 = add i63 %p_cast182, %zext_ln203_36

]]></Node>
<StgValue><ssdm name="add_ln203_18"/></StgValue>
</operation>

<operation id="2286" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="63">
<![CDATA[
hls_label_19:9  %zext_ln203_37 = zext i63 %add_ln203_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_37"/></StgValue>
</operation>

<operation id="2287" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_19:10  %gmem_addr_18 = getelementptr i32* %gmem, i64 %zext_ln203_37

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2288" st_id="205" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19:11  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2289" st_id="206" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19:11  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2290" st_id="207" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19:11  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2291" st_id="208" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19:11  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2292" st_id="209" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19:11  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2293" st_id="210" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19:11  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2294" st_id="211" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19:11  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2295" st_id="212" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_19:12  %gmem_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_18)

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2296" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_19:0  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2297" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_19:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln417"/></StgValue>
</operation>

<operation id="2298" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="17">
<![CDATA[
hls_label_19:2  %zext_ln418 = zext i17 %i65_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln418"/></StgValue>
</operation>

<operation id="2299" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="17">
<![CDATA[
hls_label_19:5  %empty_172 = trunc i17 %i65_0 to i1

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="2300" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_19:6  %tmp_203 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_172, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2301" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="5">
<![CDATA[
hls_label_19:7  %tmp_112 = zext i5 %tmp_203 to i32

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2302" st_id="213" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_19:13  %lshr_ln203_18 = lshr i32 %gmem_addr_18_read, %tmp_112

]]></Node>
<StgValue><ssdm name="lshr_ln203_18"/></StgValue>
</operation>

<operation id="2303" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="32">
<![CDATA[
hls_label_19:14  %trunc_ln203_18 = trunc i32 %lshr_ln203_18 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_18"/></StgValue>
</operation>

<operation id="2304" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_19:15  %h_wxi_V_addr = getelementptr [102400 x i16]* %h_wxi_V_94, i64 0, i64 %zext_ln418

]]></Node>
<StgValue><ssdm name="h_wxi_V_addr"/></StgValue>
</operation>

<operation id="2305" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_19:16  store i16 %trunc_ln203_18, i16* %h_wxi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="2306" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_19:17  %empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="2307" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
hls_label_19:18  br label %.preheader4011

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2308" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
.preheader4010.preheader:0  br label %.preheader4010

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2309" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4010:0  %i66_0 = phi i17 [ %i_22, %hls_label_20 ], [ 0, %.preheader4010.preheader ]

]]></Node>
<StgValue><ssdm name="i66_0"/></StgValue>
</operation>

<operation id="2310" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4010:1  %icmp_ln420 = icmp eq i17 %i66_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln420"/></StgValue>
</operation>

<operation id="2311" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4010:2  %empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="2312" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4010:3  %i_22 = add i17 %i66_0, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="2313" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4010:4  br i1 %icmp_ln420, label %.preheader4009.preheader, label %hls_label_20

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>

<operation id="2314" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_20:3  %tmp_204 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i66_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2315" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="63" op_0_bw="16">
<![CDATA[
hls_label_20:4  %zext_ln203_38 = zext i16 %tmp_204 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_38"/></StgValue>
</operation>

<operation id="2316" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_20:8  %add_ln203_19 = add i63 %p_cast183, %zext_ln203_38

]]></Node>
<StgValue><ssdm name="add_ln203_19"/></StgValue>
</operation>

<operation id="2317" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="63">
<![CDATA[
hls_label_20:9  %zext_ln203_39 = zext i63 %add_ln203_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_39"/></StgValue>
</operation>

<operation id="2318" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_20:10  %gmem_addr_19 = getelementptr i32* %gmem, i64 %zext_ln203_39

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2319" st_id="216" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_20:11  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2320" st_id="217" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_20:11  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2321" st_id="218" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_20:11  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2322" st_id="219" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_20:11  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2323" st_id="220" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_20:11  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2324" st_id="221" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_20:11  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2325" st_id="222" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_20:11  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2326" st_id="223" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_20:12  %gmem_addr_19_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2327" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_20:0  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="2328" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_20:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln422"/></StgValue>
</operation>

<operation id="2329" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="17">
<![CDATA[
hls_label_20:2  %zext_ln423 = zext i17 %i66_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="2330" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="17">
<![CDATA[
hls_label_20:5  %empty_175 = trunc i17 %i66_0 to i1

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="2331" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_20:6  %tmp_205 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_175, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2332" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="5">
<![CDATA[
hls_label_20:7  %tmp_115 = zext i5 %tmp_205 to i32

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2333" st_id="224" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_20:13  %lshr_ln203_19 = lshr i32 %gmem_addr_19_read, %tmp_115

]]></Node>
<StgValue><ssdm name="lshr_ln203_19"/></StgValue>
</operation>

<operation id="2334" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="32">
<![CDATA[
hls_label_20:14  %trunc_ln203_19 = trunc i32 %lshr_ln203_19 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_19"/></StgValue>
</operation>

<operation id="2335" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_20:15  %h_wxo_V_addr = getelementptr [102400 x i16]* %h_wxo_V_95, i64 0, i64 %zext_ln423

]]></Node>
<StgValue><ssdm name="h_wxo_V_addr"/></StgValue>
</operation>

<operation id="2336" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_20:16  store i16 %trunc_ln203_19, i16* %h_wxo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>

<operation id="2337" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_20:17  %empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="2338" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
hls_label_20:18  br label %.preheader4010

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2339" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
.preheader4009.preheader:0  br label %.preheader4009

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2340" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4009:0  %i67_0 = phi i17 [ %i_23, %hls_label_21 ], [ 0, %.preheader4009.preheader ]

]]></Node>
<StgValue><ssdm name="i67_0"/></StgValue>
</operation>

<operation id="2341" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4009:1  %icmp_ln425 = icmp eq i17 %i67_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="2342" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4009:2  %empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="2343" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4009:3  %i_23 = add i17 %i67_0, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="2344" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4009:4  br i1 %icmp_ln425, label %.preheader4008.preheader, label %hls_label_21

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="2345" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:3  %tmp_206 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i67_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2346" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="63" op_0_bw="16">
<![CDATA[
hls_label_21:4  %zext_ln203_40 = zext i16 %tmp_206 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_40"/></StgValue>
</operation>

<operation id="2347" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_21:8  %add_ln203_20 = add i63 %p_cast184, %zext_ln203_40

]]></Node>
<StgValue><ssdm name="add_ln203_20"/></StgValue>
</operation>

<operation id="2348" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="63">
<![CDATA[
hls_label_21:9  %zext_ln203_41 = zext i63 %add_ln203_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_41"/></StgValue>
</operation>

<operation id="2349" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_21:10  %gmem_addr_20 = getelementptr i32* %gmem, i64 %zext_ln203_41

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2350" st_id="227" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:11  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2351" st_id="228" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:11  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2352" st_id="229" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:11  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2353" st_id="230" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:11  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2354" st_id="231" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:11  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2355" st_id="232" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:11  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2356" st_id="233" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:11  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2357" st_id="234" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_21:12  %gmem_addr_20_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2358" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:0  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2359" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln427"/></StgValue>
</operation>

<operation id="2360" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="17">
<![CDATA[
hls_label_21:2  %zext_ln428 = zext i17 %i67_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln428"/></StgValue>
</operation>

<operation id="2361" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="17">
<![CDATA[
hls_label_21:5  %empty_178 = trunc i17 %i67_0 to i1

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="2362" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_21:6  %tmp_207 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_178, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2363" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="5">
<![CDATA[
hls_label_21:7  %tmp_118 = zext i5 %tmp_207 to i32

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2364" st_id="235" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:13  %lshr_ln203_20 = lshr i32 %gmem_addr_20_read, %tmp_118

]]></Node>
<StgValue><ssdm name="lshr_ln203_20"/></StgValue>
</operation>

<operation id="2365" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="32">
<![CDATA[
hls_label_21:14  %trunc_ln203_20 = trunc i32 %lshr_ln203_20 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_20"/></StgValue>
</operation>

<operation id="2366" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:15  %h_whf_V_addr = getelementptr [102400 x i16]* %h_whf_V_96, i64 0, i64 %zext_ln428

]]></Node>
<StgValue><ssdm name="h_whf_V_addr"/></StgValue>
</operation>

<operation id="2367" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_21:16  store i16 %trunc_ln203_20, i16* %h_whf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln428"/></StgValue>
</operation>

<operation id="2368" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:17  %empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="2369" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
hls_label_21:18  br label %.preheader4009

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2370" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0">
<![CDATA[
.preheader4008.preheader:0  br label %.preheader4008

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2371" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4008:0  %i68_0 = phi i17 [ %i_24, %hls_label_22 ], [ 0, %.preheader4008.preheader ]

]]></Node>
<StgValue><ssdm name="i68_0"/></StgValue>
</operation>

<operation id="2372" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4008:1  %icmp_ln430 = icmp eq i17 %i68_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln430"/></StgValue>
</operation>

<operation id="2373" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4008:2  %empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="2374" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4008:3  %i_24 = add i17 %i68_0, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="2375" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4008:4  br i1 %icmp_ln430, label %.preheader4007.preheader, label %hls_label_22

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>

<operation id="2376" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:3  %tmp_208 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i68_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2377" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="63" op_0_bw="16">
<![CDATA[
hls_label_22:4  %zext_ln203_42 = zext i16 %tmp_208 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_42"/></StgValue>
</operation>

<operation id="2378" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_22:8  %add_ln203_21 = add i63 %p_cast185, %zext_ln203_42

]]></Node>
<StgValue><ssdm name="add_ln203_21"/></StgValue>
</operation>

<operation id="2379" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="63">
<![CDATA[
hls_label_22:9  %zext_ln203_43 = zext i63 %add_ln203_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_43"/></StgValue>
</operation>

<operation id="2380" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_22:10  %gmem_addr_21 = getelementptr i32* %gmem, i64 %zext_ln203_43

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2381" st_id="238" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_22:11  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2382" st_id="239" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_22:11  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2383" st_id="240" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_22:11  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2384" st_id="241" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_22:11  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2385" st_id="242" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_22:11  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2386" st_id="243" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_22:11  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2387" st_id="244" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_22:11  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2388" st_id="245" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_22:12  %gmem_addr_21_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_21)

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2389" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_22:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2390" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_22:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln432"/></StgValue>
</operation>

<operation id="2391" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="17">
<![CDATA[
hls_label_22:2  %zext_ln433 = zext i17 %i68_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln433"/></StgValue>
</operation>

<operation id="2392" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="17">
<![CDATA[
hls_label_22:5  %empty_181 = trunc i17 %i68_0 to i1

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="2393" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_22:6  %tmp_209 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_181, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2394" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="5">
<![CDATA[
hls_label_22:7  %tmp_121 = zext i5 %tmp_209 to i32

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2395" st_id="246" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_22:13  %lshr_ln203_21 = lshr i32 %gmem_addr_21_read, %tmp_121

]]></Node>
<StgValue><ssdm name="lshr_ln203_21"/></StgValue>
</operation>

<operation id="2396" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="32">
<![CDATA[
hls_label_22:14  %trunc_ln203_21 = trunc i32 %lshr_ln203_21 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_21"/></StgValue>
</operation>

<operation id="2397" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_22:15  %h_whg_V_addr = getelementptr [102400 x i16]* %h_whg_V_97, i64 0, i64 %zext_ln433

]]></Node>
<StgValue><ssdm name="h_whg_V_addr"/></StgValue>
</operation>

<operation id="2398" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_22:16  store i16 %trunc_ln203_21, i16* %h_whg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="2399" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_22:17  %empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="2400" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
hls_label_22:18  br label %.preheader4008

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2401" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
.preheader4007.preheader:0  br label %.preheader4007

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2402" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4007:0  %i69_0 = phi i17 [ %i_25, %hls_label_23 ], [ 0, %.preheader4007.preheader ]

]]></Node>
<StgValue><ssdm name="i69_0"/></StgValue>
</operation>

<operation id="2403" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4007:1  %icmp_ln435 = icmp eq i17 %i69_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln435"/></StgValue>
</operation>

<operation id="2404" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4007:2  %empty_183 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="2405" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4007:3  %i_25 = add i17 %i69_0, 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="2406" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4007:4  br i1 %icmp_ln435, label %.preheader4006.preheader, label %hls_label_23

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="2407" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:3  %tmp_210 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i69_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2408" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="63" op_0_bw="16">
<![CDATA[
hls_label_23:4  %zext_ln203_44 = zext i16 %tmp_210 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_44"/></StgValue>
</operation>

<operation id="2409" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_23:8  %add_ln203_22 = add i63 %p_cast186, %zext_ln203_44

]]></Node>
<StgValue><ssdm name="add_ln203_22"/></StgValue>
</operation>

<operation id="2410" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="63">
<![CDATA[
hls_label_23:9  %zext_ln203_45 = zext i63 %add_ln203_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_45"/></StgValue>
</operation>

<operation id="2411" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_23:10  %gmem_addr_22 = getelementptr i32* %gmem, i64 %zext_ln203_45

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2412" st_id="249" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_23:11  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2413" st_id="250" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_23:11  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2414" st_id="251" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_23:11  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2415" st_id="252" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_23:11  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2416" st_id="253" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_23:11  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2417" st_id="254" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_23:11  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2418" st_id="255" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_23:11  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2419" st_id="256" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_23:12  %gmem_addr_22_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2420" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_23:0  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2421" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_23:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln437"/></StgValue>
</operation>

<operation id="2422" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="17">
<![CDATA[
hls_label_23:2  %zext_ln438 = zext i17 %i69_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln438"/></StgValue>
</operation>

<operation id="2423" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="17">
<![CDATA[
hls_label_23:5  %empty_184 = trunc i17 %i69_0 to i1

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="2424" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_23:6  %tmp_211 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_184, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2425" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="5">
<![CDATA[
hls_label_23:7  %tmp_124 = zext i5 %tmp_211 to i32

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2426" st_id="257" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_23:13  %lshr_ln203_22 = lshr i32 %gmem_addr_22_read, %tmp_124

]]></Node>
<StgValue><ssdm name="lshr_ln203_22"/></StgValue>
</operation>

<operation id="2427" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="32">
<![CDATA[
hls_label_23:14  %trunc_ln203_22 = trunc i32 %lshr_ln203_22 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_22"/></StgValue>
</operation>

<operation id="2428" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_23:15  %h_whi_V_addr = getelementptr [102400 x i16]* %h_whi_V_98, i64 0, i64 %zext_ln438

]]></Node>
<StgValue><ssdm name="h_whi_V_addr"/></StgValue>
</operation>

<operation id="2429" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_23:16  store i16 %trunc_ln203_22, i16* %h_whi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>

<operation id="2430" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_23:17  %empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="2431" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
hls_label_23:18  br label %.preheader4007

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2432" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
.preheader4006.preheader:0  br label %.preheader4006

]]></Node>
<StgValue><ssdm name="br_ln440"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2433" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4006:0  %i70_0 = phi i17 [ %i_26, %hls_label_24 ], [ 0, %.preheader4006.preheader ]

]]></Node>
<StgValue><ssdm name="i70_0"/></StgValue>
</operation>

<operation id="2434" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4006:1  %icmp_ln440 = icmp eq i17 %i70_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln440"/></StgValue>
</operation>

<operation id="2435" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4006:2  %empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="2436" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4006:3  %i_26 = add i17 %i70_0, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="2437" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4006:4  br i1 %icmp_ln440, label %.preheader4005.preheader, label %hls_label_24

]]></Node>
<StgValue><ssdm name="br_ln440"/></StgValue>
</operation>

<operation id="2438" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:3  %tmp_212 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i70_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2439" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="63" op_0_bw="16">
<![CDATA[
hls_label_24:4  %zext_ln203_46 = zext i16 %tmp_212 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_46"/></StgValue>
</operation>

<operation id="2440" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24:8  %add_ln203_23 = add i63 %p_cast187, %zext_ln203_46

]]></Node>
<StgValue><ssdm name="add_ln203_23"/></StgValue>
</operation>

<operation id="2441" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="63">
<![CDATA[
hls_label_24:9  %zext_ln203_47 = zext i63 %add_ln203_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_47"/></StgValue>
</operation>

<operation id="2442" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_24:10  %gmem_addr_23 = getelementptr i32* %gmem, i64 %zext_ln203_47

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2443" st_id="260" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24:11  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2444" st_id="261" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24:11  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2445" st_id="262" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24:11  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2446" st_id="263" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24:11  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2447" st_id="264" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24:11  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2448" st_id="265" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24:11  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2449" st_id="266" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24:11  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2450" st_id="267" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_24:12  %gmem_addr_23_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2451" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24:0  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="2452" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_24:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln442"/></StgValue>
</operation>

<operation id="2453" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="17">
<![CDATA[
hls_label_24:2  %zext_ln443 = zext i17 %i70_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln443"/></StgValue>
</operation>

<operation id="2454" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="17">
<![CDATA[
hls_label_24:5  %empty_187 = trunc i17 %i70_0 to i1

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="2455" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_24:6  %tmp_213 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_187, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2456" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="5">
<![CDATA[
hls_label_24:7  %tmp_127 = zext i5 %tmp_213 to i32

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2457" st_id="268" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_24:13  %lshr_ln203_23 = lshr i32 %gmem_addr_23_read, %tmp_127

]]></Node>
<StgValue><ssdm name="lshr_ln203_23"/></StgValue>
</operation>

<operation id="2458" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="32">
<![CDATA[
hls_label_24:14  %trunc_ln203_23 = trunc i32 %lshr_ln203_23 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_23"/></StgValue>
</operation>

<operation id="2459" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:15  %h_who_V_addr = getelementptr [102400 x i16]* %h_who_V_99, i64 0, i64 %zext_ln443

]]></Node>
<StgValue><ssdm name="h_who_V_addr"/></StgValue>
</operation>

<operation id="2460" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_24:16  store i16 %trunc_ln203_23, i16* %h_who_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln443"/></StgValue>
</operation>

<operation id="2461" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24:17  %empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="2462" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24:18  br label %.preheader4006

]]></Node>
<StgValue><ssdm name="br_ln440"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2463" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
.preheader4005.preheader:0  br label %.preheader4005

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2464" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4005:0  %i71_0 = phi i17 [ %i_27, %hls_label_25 ], [ 0, %.preheader4005.preheader ]

]]></Node>
<StgValue><ssdm name="i71_0"/></StgValue>
</operation>

<operation id="2465" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4005:1  %icmp_ln445 = icmp eq i17 %i71_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln445"/></StgValue>
</operation>

<operation id="2466" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4005:2  %empty_189 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="2467" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4005:3  %i_27 = add i17 %i71_0, 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="2468" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4005:4  br i1 %icmp_ln445, label %.preheader4004.preheader, label %hls_label_25

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="2469" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:3  %tmp_214 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i71_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2470" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="63" op_0_bw="16">
<![CDATA[
hls_label_25:4  %zext_ln203_48 = zext i16 %tmp_214 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_48"/></StgValue>
</operation>

<operation id="2471" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_25:8  %add_ln203_24 = add i63 %p_cast188, %zext_ln203_48

]]></Node>
<StgValue><ssdm name="add_ln203_24"/></StgValue>
</operation>

<operation id="2472" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="63">
<![CDATA[
hls_label_25:9  %zext_ln203_49 = zext i63 %add_ln203_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_49"/></StgValue>
</operation>

<operation id="2473" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_25:10  %gmem_addr_24 = getelementptr i32* %gmem, i64 %zext_ln203_49

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2474" st_id="271" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:11  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2475" st_id="272" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:11  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2476" st_id="273" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:11  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2477" st_id="274" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:11  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2478" st_id="275" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:11  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2479" st_id="276" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:11  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2480" st_id="277" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:11  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2481" st_id="278" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_25:12  %gmem_addr_24_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_24)

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2482" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_25:0  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2483" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_25:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln447"/></StgValue>
</operation>

<operation id="2484" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="17">
<![CDATA[
hls_label_25:2  %zext_ln448 = zext i17 %i71_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln448"/></StgValue>
</operation>

<operation id="2485" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="17">
<![CDATA[
hls_label_25:5  %empty_190 = trunc i17 %i71_0 to i1

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="2486" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_25:6  %tmp_215 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_190, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2487" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="5">
<![CDATA[
hls_label_25:7  %tmp_130 = zext i5 %tmp_215 to i32

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2488" st_id="279" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_25:13  %lshr_ln203_24 = lshr i32 %gmem_addr_24_read, %tmp_130

]]></Node>
<StgValue><ssdm name="lshr_ln203_24"/></StgValue>
</operation>

<operation id="2489" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="32">
<![CDATA[
hls_label_25:14  %trunc_ln203_24 = trunc i32 %lshr_ln203_24 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_24"/></StgValue>
</operation>

<operation id="2490" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_25:15  %h_wxf2_V_addr = getelementptr [102400 x i16]* %h_wxf2_V_100, i64 0, i64 %zext_ln448

]]></Node>
<StgValue><ssdm name="h_wxf2_V_addr"/></StgValue>
</operation>

<operation id="2491" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_25:16  store i16 %trunc_ln203_24, i16* %h_wxf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln448"/></StgValue>
</operation>

<operation id="2492" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_25:17  %empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="2493" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
hls_label_25:18  br label %.preheader4005

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2494" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0">
<![CDATA[
.preheader4004.preheader:0  br label %.preheader4004

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2495" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4004:0  %i72_0 = phi i17 [ %i_28, %hls_label_26 ], [ 0, %.preheader4004.preheader ]

]]></Node>
<StgValue><ssdm name="i72_0"/></StgValue>
</operation>

<operation id="2496" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4004:1  %icmp_ln450 = icmp eq i17 %i72_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln450"/></StgValue>
</operation>

<operation id="2497" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4004:2  %empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="2498" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4004:3  %i_28 = add i17 %i72_0, 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="2499" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4004:4  br i1 %icmp_ln450, label %.preheader4003.preheader, label %hls_label_26

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>

<operation id="2500" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:3  %tmp_216 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i72_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2501" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="63" op_0_bw="16">
<![CDATA[
hls_label_26:4  %zext_ln203_50 = zext i16 %tmp_216 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_50"/></StgValue>
</operation>

<operation id="2502" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_26:8  %add_ln203_25 = add i63 %p_cast189, %zext_ln203_50

]]></Node>
<StgValue><ssdm name="add_ln203_25"/></StgValue>
</operation>

<operation id="2503" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="63">
<![CDATA[
hls_label_26:9  %zext_ln203_51 = zext i63 %add_ln203_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_51"/></StgValue>
</operation>

<operation id="2504" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_26:10  %gmem_addr_25 = getelementptr i32* %gmem, i64 %zext_ln203_51

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2505" st_id="282" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:11  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2506" st_id="283" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:11  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2507" st_id="284" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:11  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2508" st_id="285" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:11  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2509" st_id="286" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:11  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2510" st_id="287" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:11  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2511" st_id="288" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:11  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2512" st_id="289" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_26:12  %gmem_addr_25_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2513" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_26:0  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2514" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_26:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln452"/></StgValue>
</operation>

<operation id="2515" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="17">
<![CDATA[
hls_label_26:2  %zext_ln453 = zext i17 %i72_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln453"/></StgValue>
</operation>

<operation id="2516" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="17">
<![CDATA[
hls_label_26:5  %empty_193 = trunc i17 %i72_0 to i1

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="2517" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_26:6  %tmp_217 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_193, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2518" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="5">
<![CDATA[
hls_label_26:7  %tmp_133 = zext i5 %tmp_217 to i32

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2519" st_id="290" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:13  %lshr_ln203_25 = lshr i32 %gmem_addr_25_read, %tmp_133

]]></Node>
<StgValue><ssdm name="lshr_ln203_25"/></StgValue>
</operation>

<operation id="2520" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="32">
<![CDATA[
hls_label_26:14  %trunc_ln203_25 = trunc i32 %lshr_ln203_25 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_25"/></StgValue>
</operation>

<operation id="2521" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_26:15  %h_wxg2_V_addr = getelementptr [102400 x i16]* %h_wxg2_V_101, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="h_wxg2_V_addr"/></StgValue>
</operation>

<operation id="2522" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_26:16  store i16 %trunc_ln203_25, i16* %h_wxg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln453"/></StgValue>
</operation>

<operation id="2523" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_26:17  %empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="2524" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
hls_label_26:18  br label %.preheader4004

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2525" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
.preheader4003.preheader:0  br label %.preheader4003

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2526" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4003:0  %i73_0 = phi i17 [ %i_29, %hls_label_27 ], [ 0, %.preheader4003.preheader ]

]]></Node>
<StgValue><ssdm name="i73_0"/></StgValue>
</operation>

<operation id="2527" st_id="292" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4003:1  %icmp_ln455 = icmp eq i17 %i73_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln455"/></StgValue>
</operation>

<operation id="2528" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4003:2  %empty_195 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="2529" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4003:3  %i_29 = add i17 %i73_0, 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="2530" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4003:4  br i1 %icmp_ln455, label %.preheader4002.preheader, label %hls_label_27

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="2531" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_27:3  %tmp_218 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i73_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2532" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="63" op_0_bw="16">
<![CDATA[
hls_label_27:4  %zext_ln203_52 = zext i16 %tmp_218 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_52"/></StgValue>
</operation>

<operation id="2533" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_27:8  %add_ln203_26 = add i63 %p_cast190, %zext_ln203_52

]]></Node>
<StgValue><ssdm name="add_ln203_26"/></StgValue>
</operation>

<operation id="2534" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="63">
<![CDATA[
hls_label_27:9  %zext_ln203_53 = zext i63 %add_ln203_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_53"/></StgValue>
</operation>

<operation id="2535" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_27:10  %gmem_addr_26 = getelementptr i32* %gmem, i64 %zext_ln203_53

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2536" st_id="293" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_27:11  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2537" st_id="294" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_27:11  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2538" st_id="295" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_27:11  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2539" st_id="296" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_27:11  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2540" st_id="297" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_27:11  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2541" st_id="298" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_27:11  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2542" st_id="299" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_27:11  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2543" st_id="300" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_27:12  %gmem_addr_26_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2544" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_27:0  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2545" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_27:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln457"/></StgValue>
</operation>

<operation id="2546" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="17">
<![CDATA[
hls_label_27:2  %zext_ln458 = zext i17 %i73_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="2547" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="17">
<![CDATA[
hls_label_27:5  %empty_196 = trunc i17 %i73_0 to i1

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="2548" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_27:6  %tmp_219 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_196, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2549" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="5">
<![CDATA[
hls_label_27:7  %tmp_136 = zext i5 %tmp_219 to i32

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2550" st_id="301" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_27:13  %lshr_ln203_26 = lshr i32 %gmem_addr_26_read, %tmp_136

]]></Node>
<StgValue><ssdm name="lshr_ln203_26"/></StgValue>
</operation>

<operation id="2551" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="32">
<![CDATA[
hls_label_27:14  %trunc_ln203_26 = trunc i32 %lshr_ln203_26 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_26"/></StgValue>
</operation>

<operation id="2552" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_27:15  %h_wxi2_V_addr = getelementptr [102400 x i16]* %h_wxi2_V_102, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="h_wxi2_V_addr"/></StgValue>
</operation>

<operation id="2553" st_id="301" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_27:16  store i16 %trunc_ln203_26, i16* %h_wxi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="2554" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_27:17  %empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="2555" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
hls_label_27:18  br label %.preheader4003

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2556" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
.preheader4002.preheader:0  br label %.preheader4002

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2557" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4002:0  %i74_0 = phi i17 [ %i_30, %hls_label_28 ], [ 0, %.preheader4002.preheader ]

]]></Node>
<StgValue><ssdm name="i74_0"/></StgValue>
</operation>

<operation id="2558" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4002:1  %icmp_ln460 = icmp eq i17 %i74_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln460"/></StgValue>
</operation>

<operation id="2559" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4002:2  %empty_198 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="2560" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4002:3  %i_30 = add i17 %i74_0, 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="2561" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4002:4  br i1 %icmp_ln460, label %.preheader4001.preheader, label %hls_label_28

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="2562" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:3  %tmp_220 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i74_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2563" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="63" op_0_bw="16">
<![CDATA[
hls_label_28:4  %zext_ln203_54 = zext i16 %tmp_220 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_54"/></StgValue>
</operation>

<operation id="2564" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_28:8  %add_ln203_27 = add i63 %p_cast191, %zext_ln203_54

]]></Node>
<StgValue><ssdm name="add_ln203_27"/></StgValue>
</operation>

<operation id="2565" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="63">
<![CDATA[
hls_label_28:9  %zext_ln203_55 = zext i63 %add_ln203_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_55"/></StgValue>
</operation>

<operation id="2566" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_28:10  %gmem_addr_27 = getelementptr i32* %gmem, i64 %zext_ln203_55

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2567" st_id="304" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_28:11  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2568" st_id="305" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_28:11  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2569" st_id="306" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_28:11  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2570" st_id="307" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_28:11  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2571" st_id="308" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_28:11  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2572" st_id="309" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_28:11  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2573" st_id="310" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_28:11  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2574" st_id="311" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_28:12  %gmem_addr_27_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_27)

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2575" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_28:0  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2576" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_28:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln462"/></StgValue>
</operation>

<operation id="2577" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="17">
<![CDATA[
hls_label_28:2  %zext_ln463 = zext i17 %i74_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln463"/></StgValue>
</operation>

<operation id="2578" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="17">
<![CDATA[
hls_label_28:5  %empty_199 = trunc i17 %i74_0 to i1

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="2579" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_28:6  %tmp_221 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_199, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2580" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="5">
<![CDATA[
hls_label_28:7  %tmp_139 = zext i5 %tmp_221 to i32

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2581" st_id="312" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_28:13  %lshr_ln203_27 = lshr i32 %gmem_addr_27_read, %tmp_139

]]></Node>
<StgValue><ssdm name="lshr_ln203_27"/></StgValue>
</operation>

<operation id="2582" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="32">
<![CDATA[
hls_label_28:14  %trunc_ln203_27 = trunc i32 %lshr_ln203_27 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_27"/></StgValue>
</operation>

<operation id="2583" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_28:15  %h_wxo2_V_addr = getelementptr [102400 x i16]* %h_wxo2_V_103, i64 0, i64 %zext_ln463

]]></Node>
<StgValue><ssdm name="h_wxo2_V_addr"/></StgValue>
</operation>

<operation id="2584" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_28:16  store i16 %trunc_ln203_27, i16* %h_wxo2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="2585" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_28:17  %empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="2586" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
hls_label_28:18  br label %.preheader4002

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2587" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
.preheader4001.preheader:0  br label %.preheader4001

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2588" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4001:0  %i75_0 = phi i17 [ %i_31, %hls_label_29 ], [ 0, %.preheader4001.preheader ]

]]></Node>
<StgValue><ssdm name="i75_0"/></StgValue>
</operation>

<operation id="2589" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4001:1  %icmp_ln465 = icmp eq i17 %i75_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln465"/></StgValue>
</operation>

<operation id="2590" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4001:2  %empty_201 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="2591" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4001:3  %i_31 = add i17 %i75_0, 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="2592" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4001:4  br i1 %icmp_ln465, label %.preheader4000.preheader, label %hls_label_29

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="2593" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29:3  %tmp_222 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i75_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2594" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="63" op_0_bw="16">
<![CDATA[
hls_label_29:4  %zext_ln203_56 = zext i16 %tmp_222 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_56"/></StgValue>
</operation>

<operation id="2595" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_29:8  %add_ln203_28 = add i63 %p_cast192, %zext_ln203_56

]]></Node>
<StgValue><ssdm name="add_ln203_28"/></StgValue>
</operation>

<operation id="2596" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="63">
<![CDATA[
hls_label_29:9  %zext_ln203_57 = zext i63 %add_ln203_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_57"/></StgValue>
</operation>

<operation id="2597" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_29:10  %gmem_addr_28 = getelementptr i32* %gmem, i64 %zext_ln203_57

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2598" st_id="315" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_29:11  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2599" st_id="316" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_29:11  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2600" st_id="317" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_29:11  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2601" st_id="318" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_29:11  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2602" st_id="319" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_29:11  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2603" st_id="320" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_29:11  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2604" st_id="321" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_29:11  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2605" st_id="322" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_29:12  %gmem_addr_28_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2606" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_29:0  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2607" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_29:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln467"/></StgValue>
</operation>

<operation id="2608" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="17">
<![CDATA[
hls_label_29:2  %zext_ln468 = zext i17 %i75_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</operation>

<operation id="2609" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="17">
<![CDATA[
hls_label_29:5  %empty_202 = trunc i17 %i75_0 to i1

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="2610" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_29:6  %tmp_223 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_202, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2611" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="5">
<![CDATA[
hls_label_29:7  %tmp_142 = zext i5 %tmp_223 to i32

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2612" st_id="323" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_29:13  %lshr_ln203_28 = lshr i32 %gmem_addr_28_read, %tmp_142

]]></Node>
<StgValue><ssdm name="lshr_ln203_28"/></StgValue>
</operation>

<operation id="2613" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="32">
<![CDATA[
hls_label_29:14  %trunc_ln203_28 = trunc i32 %lshr_ln203_28 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_28"/></StgValue>
</operation>

<operation id="2614" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29:15  %h_whf2_V_addr = getelementptr [102400 x i16]* %h_whf2_V_104, i64 0, i64 %zext_ln468

]]></Node>
<StgValue><ssdm name="h_whf2_V_addr"/></StgValue>
</operation>

<operation id="2615" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_29:16  store i16 %trunc_ln203_28, i16* %h_whf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="2616" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_29:17  %empty_203 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="2617" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
hls_label_29:18  br label %.preheader4001

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2618" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
.preheader4000.preheader:0  br label %.preheader4000

]]></Node>
<StgValue><ssdm name="br_ln470"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2619" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader4000:0  %i76_0 = phi i17 [ %i_32, %hls_label_30 ], [ 0, %.preheader4000.preheader ]

]]></Node>
<StgValue><ssdm name="i76_0"/></StgValue>
</operation>

<operation id="2620" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4000:1  %icmp_ln470 = icmp eq i17 %i76_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln470"/></StgValue>
</operation>

<operation id="2621" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4000:2  %empty_204 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="2622" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4000:3  %i_32 = add i17 %i76_0, 1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="2623" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4000:4  br i1 %icmp_ln470, label %.preheader3999.preheader, label %hls_label_30

]]></Node>
<StgValue><ssdm name="br_ln470"/></StgValue>
</operation>

<operation id="2624" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_30:3  %tmp_224 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i76_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2625" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="63" op_0_bw="16">
<![CDATA[
hls_label_30:4  %zext_ln203_58 = zext i16 %tmp_224 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_58"/></StgValue>
</operation>

<operation id="2626" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_30:8  %add_ln203_29 = add i63 %p_cast193, %zext_ln203_58

]]></Node>
<StgValue><ssdm name="add_ln203_29"/></StgValue>
</operation>

<operation id="2627" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="63">
<![CDATA[
hls_label_30:9  %zext_ln203_59 = zext i63 %add_ln203_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_59"/></StgValue>
</operation>

<operation id="2628" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_30:10  %gmem_addr_29 = getelementptr i32* %gmem, i64 %zext_ln203_59

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2629" st_id="326" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_30:11  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2630" st_id="327" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_30:11  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2631" st_id="328" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_30:11  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2632" st_id="329" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_30:11  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2633" st_id="330" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_30:11  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2634" st_id="331" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_30:11  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2635" st_id="332" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_30:11  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2636" st_id="333" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_30:12  %gmem_addr_29_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2637" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_30:0  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2638" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_30:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln472"/></StgValue>
</operation>

<operation id="2639" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="17">
<![CDATA[
hls_label_30:2  %zext_ln473 = zext i17 %i76_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="2640" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="17">
<![CDATA[
hls_label_30:5  %empty_205 = trunc i17 %i76_0 to i1

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="2641" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_30:6  %tmp_225 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_205, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2642" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="5">
<![CDATA[
hls_label_30:7  %tmp_145 = zext i5 %tmp_225 to i32

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2643" st_id="334" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_30:13  %lshr_ln203_29 = lshr i32 %gmem_addr_29_read, %tmp_145

]]></Node>
<StgValue><ssdm name="lshr_ln203_29"/></StgValue>
</operation>

<operation id="2644" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="32">
<![CDATA[
hls_label_30:14  %trunc_ln203_29 = trunc i32 %lshr_ln203_29 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_29"/></StgValue>
</operation>

<operation id="2645" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_30:15  %h_whg2_V_addr = getelementptr [102400 x i16]* %h_whg2_V_105, i64 0, i64 %zext_ln473

]]></Node>
<StgValue><ssdm name="h_whg2_V_addr"/></StgValue>
</operation>

<operation id="2646" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_30:16  store i16 %trunc_ln203_29, i16* %h_whg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="2647" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_30:17  %empty_206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="2648" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
hls_label_30:18  br label %.preheader4000

]]></Node>
<StgValue><ssdm name="br_ln470"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2649" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
.preheader3999.preheader:0  br label %.preheader3999

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2650" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader3999:0  %i77_0 = phi i17 [ %i_33, %hls_label_31 ], [ 0, %.preheader3999.preheader ]

]]></Node>
<StgValue><ssdm name="i77_0"/></StgValue>
</operation>

<operation id="2651" st_id="336" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3999:1  %icmp_ln475 = icmp eq i17 %i77_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln475"/></StgValue>
</operation>

<operation id="2652" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3999:2  %empty_207 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="2653" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3999:3  %i_33 = add i17 %i77_0, 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="2654" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3999:4  br i1 %icmp_ln475, label %.preheader3998.preheader, label %hls_label_31

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="2655" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:3  %tmp_226 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i77_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2656" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="63" op_0_bw="16">
<![CDATA[
hls_label_31:4  %zext_ln203_60 = zext i16 %tmp_226 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_60"/></StgValue>
</operation>

<operation id="2657" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_31:8  %add_ln203_30 = add i63 %p_cast194, %zext_ln203_60

]]></Node>
<StgValue><ssdm name="add_ln203_30"/></StgValue>
</operation>

<operation id="2658" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="63">
<![CDATA[
hls_label_31:9  %zext_ln203_61 = zext i63 %add_ln203_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_61"/></StgValue>
</operation>

<operation id="2659" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_31:10  %gmem_addr_30 = getelementptr i32* %gmem, i64 %zext_ln203_61

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2660" st_id="337" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_31:11  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2661" st_id="338" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_31:11  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2662" st_id="339" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_31:11  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2663" st_id="340" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_31:11  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2664" st_id="341" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_31:11  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2665" st_id="342" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_31:11  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2666" st_id="343" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_31:11  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2667" st_id="344" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_31:12  %gmem_addr_30_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_30)

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2668" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_31:0  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2669" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_31:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln477"/></StgValue>
</operation>

<operation id="2670" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="17">
<![CDATA[
hls_label_31:2  %zext_ln478 = zext i17 %i77_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="2671" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="17">
<![CDATA[
hls_label_31:5  %empty_208 = trunc i17 %i77_0 to i1

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="2672" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_31:6  %tmp_227 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_208, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2673" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="5">
<![CDATA[
hls_label_31:7  %tmp_148 = zext i5 %tmp_227 to i32

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2674" st_id="345" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_31:13  %lshr_ln203_30 = lshr i32 %gmem_addr_30_read, %tmp_148

]]></Node>
<StgValue><ssdm name="lshr_ln203_30"/></StgValue>
</operation>

<operation id="2675" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="32">
<![CDATA[
hls_label_31:14  %trunc_ln203_30 = trunc i32 %lshr_ln203_30 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_30"/></StgValue>
</operation>

<operation id="2676" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_31:15  %h_whi2_V_addr = getelementptr [102400 x i16]* %h_whi2_V_106, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="h_whi2_V_addr"/></StgValue>
</operation>

<operation id="2677" st_id="345" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_31:16  store i16 %trunc_ln203_30, i16* %h_whi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln478"/></StgValue>
</operation>

<operation id="2678" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_31:17  %empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_29)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="2679" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0">
<![CDATA[
hls_label_31:18  br label %.preheader3999

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2680" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0">
<![CDATA[
.preheader3998.preheader:0  br label %.preheader3998

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2681" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader3998:0  %i78_0 = phi i17 [ %i_34, %hls_label_32 ], [ 0, %.preheader3998.preheader ]

]]></Node>
<StgValue><ssdm name="i78_0"/></StgValue>
</operation>

<operation id="2682" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3998:1  %icmp_ln480 = icmp eq i17 %i78_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="2683" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3998:2  %empty_210 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="2684" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3998:3  %i_34 = add i17 %i78_0, 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="2685" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3998:4  br i1 %icmp_ln480, label %.preheader3997.preheader, label %hls_label_32

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="2686" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_32:3  %tmp_228 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i78_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2687" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="63" op_0_bw="16">
<![CDATA[
hls_label_32:4  %zext_ln203_62 = zext i16 %tmp_228 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_62"/></StgValue>
</operation>

<operation id="2688" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_32:8  %add_ln203_31 = add i63 %p_cast195, %zext_ln203_62

]]></Node>
<StgValue><ssdm name="add_ln203_31"/></StgValue>
</operation>

<operation id="2689" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="63">
<![CDATA[
hls_label_32:9  %zext_ln203_63 = zext i63 %add_ln203_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_63"/></StgValue>
</operation>

<operation id="2690" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_32:10  %gmem_addr_31 = getelementptr i32* %gmem, i64 %zext_ln203_63

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2691" st_id="348" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_32:11  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2692" st_id="349" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_32:11  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2693" st_id="350" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_32:11  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2694" st_id="351" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_32:11  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2695" st_id="352" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_32:11  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2696" st_id="353" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_32:11  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2697" st_id="354" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_32:11  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2698" st_id="355" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_32:12  %gmem_addr_31_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2699" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_32:0  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2700" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_32:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln482"/></StgValue>
</operation>

<operation id="2701" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="17">
<![CDATA[
hls_label_32:2  %zext_ln483 = zext i17 %i78_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln483"/></StgValue>
</operation>

<operation id="2702" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="17">
<![CDATA[
hls_label_32:5  %empty_211 = trunc i17 %i78_0 to i1

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="2703" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_32:6  %tmp_229 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_211, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2704" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="5">
<![CDATA[
hls_label_32:7  %tmp_151 = zext i5 %tmp_229 to i32

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2705" st_id="356" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_32:13  %lshr_ln203_31 = lshr i32 %gmem_addr_31_read, %tmp_151

]]></Node>
<StgValue><ssdm name="lshr_ln203_31"/></StgValue>
</operation>

<operation id="2706" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="32">
<![CDATA[
hls_label_32:14  %trunc_ln203_31 = trunc i32 %lshr_ln203_31 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_31"/></StgValue>
</operation>

<operation id="2707" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_32:15  %h_who2_V_addr = getelementptr [102400 x i16]* %h_who2_V_107, i64 0, i64 %zext_ln483

]]></Node>
<StgValue><ssdm name="h_who2_V_addr"/></StgValue>
</operation>

<operation id="2708" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
hls_label_32:16  store i16 %trunc_ln203_31, i16* %h_who2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln483"/></StgValue>
</operation>

<operation id="2709" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_32:17  %empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="2710" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32:18  br label %.preheader3998

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2711" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
.preheader3997.preheader:0  br label %.preheader3997

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2712" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3997:0  %i79_0 = phi i9 [ %i_35, %hls_label_33 ], [ 0, %.preheader3997.preheader ]

]]></Node>
<StgValue><ssdm name="i79_0"/></StgValue>
</operation>

<operation id="2713" st_id="358" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3997:1  %icmp_ln491 = icmp eq i9 %i79_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln491"/></StgValue>
</operation>

<operation id="2714" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3997:2  %empty_213 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="2715" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3997:3  %i_35 = add i9 %i79_0, 1

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="2716" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3997:4  br i1 %icmp_ln491, label %.preheader3996.preheader, label %hls_label_33

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="2717" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_33:3  %tmp_230 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i79_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2718" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="63" op_0_bw="8">
<![CDATA[
hls_label_33:4  %zext_ln203_64 = zext i8 %tmp_230 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_64"/></StgValue>
</operation>

<operation id="2719" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_33:8  %add_ln203_32 = add i63 %p_cast172, %zext_ln203_64

]]></Node>
<StgValue><ssdm name="add_ln203_32"/></StgValue>
</operation>

<operation id="2720" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="63">
<![CDATA[
hls_label_33:9  %zext_ln203_65 = zext i63 %add_ln203_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_65"/></StgValue>
</operation>

<operation id="2721" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_33:10  %gmem_addr_32 = getelementptr i32* %gmem, i64 %zext_ln203_65

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2722" st_id="359" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_33:11  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2723" st_id="360" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_33:11  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2724" st_id="361" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_33:11  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2725" st_id="362" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_33:11  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2726" st_id="363" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_33:11  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2727" st_id="364" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_33:11  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2728" st_id="365" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_33:11  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2729" st_id="366" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_33:12  %gmem_addr_32_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2730" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_33:0  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2731" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_33:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln493"/></StgValue>
</operation>

<operation id="2732" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="9">
<![CDATA[
hls_label_33:2  %zext_ln494 = zext i9 %i79_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="2733" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="9">
<![CDATA[
hls_label_33:5  %empty_214 = trunc i9 %i79_0 to i1

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="2734" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_33:6  %tmp_231 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_214, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2735" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="5">
<![CDATA[
hls_label_33:7  %tmp_154 = zext i5 %tmp_231 to i32

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2736" st_id="367" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_33:13  %lshr_ln203_32 = lshr i32 %gmem_addr_32_read, %tmp_154

]]></Node>
<StgValue><ssdm name="lshr_ln203_32"/></StgValue>
</operation>

<operation id="2737" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="32">
<![CDATA[
hls_label_33:14  %trunc_ln203_32 = trunc i32 %lshr_ln203_32 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_32"/></StgValue>
</operation>

<operation id="2738" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_33:15  %bf_V_addr = getelementptr [320 x i16]* %bf_V_84, i64 0, i64 %zext_ln494

]]></Node>
<StgValue><ssdm name="bf_V_addr"/></StgValue>
</operation>

<operation id="2739" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_33:16  store i16 %trunc_ln203_32, i16* %bf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="2740" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_33:17  %empty_215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="2741" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0">
<![CDATA[
hls_label_33:18  br label %.preheader3997

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2742" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
.preheader3996.preheader:0  br label %.preheader3996

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2743" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3996:0  %i80_0 = phi i9 [ %i_36, %hls_label_34 ], [ 0, %.preheader3996.preheader ]

]]></Node>
<StgValue><ssdm name="i80_0"/></StgValue>
</operation>

<operation id="2744" st_id="369" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3996:1  %icmp_ln496 = icmp eq i9 %i80_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="2745" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3996:2  %empty_216 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="2746" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3996:3  %i_36 = add i9 %i80_0, 1

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="2747" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3996:4  br i1 %icmp_ln496, label %.preheader3995.preheader, label %hls_label_34

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="2748" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_34:3  %tmp_232 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i80_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2749" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="63" op_0_bw="8">
<![CDATA[
hls_label_34:4  %zext_ln203_66 = zext i8 %tmp_232 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_66"/></StgValue>
</operation>

<operation id="2750" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_34:8  %add_ln203_33 = add i63 %p_cast173, %zext_ln203_66

]]></Node>
<StgValue><ssdm name="add_ln203_33"/></StgValue>
</operation>

<operation id="2751" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="63">
<![CDATA[
hls_label_34:9  %zext_ln203_67 = zext i63 %add_ln203_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_67"/></StgValue>
</operation>

<operation id="2752" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_34:10  %gmem_addr_33 = getelementptr i32* %gmem, i64 %zext_ln203_67

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2753" st_id="370" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_34:11  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2754" st_id="371" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_34:11  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2755" st_id="372" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_34:11  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2756" st_id="373" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_34:11  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2757" st_id="374" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_34:11  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2758" st_id="375" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_34:11  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2759" st_id="376" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_34:11  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2760" st_id="377" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_34:12  %gmem_addr_33_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_33)

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2761" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_34:0  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2762" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_34:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln498"/></StgValue>
</operation>

<operation id="2763" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="9">
<![CDATA[
hls_label_34:2  %zext_ln499 = zext i9 %i80_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="2764" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="9">
<![CDATA[
hls_label_34:5  %empty_217 = trunc i9 %i80_0 to i1

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="2765" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_34:6  %tmp_233 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_217, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2766" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="5">
<![CDATA[
hls_label_34:7  %tmp_157 = zext i5 %tmp_233 to i32

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2767" st_id="378" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_34:13  %lshr_ln203_33 = lshr i32 %gmem_addr_33_read, %tmp_157

]]></Node>
<StgValue><ssdm name="lshr_ln203_33"/></StgValue>
</operation>

<operation id="2768" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="32">
<![CDATA[
hls_label_34:14  %trunc_ln203_33 = trunc i32 %lshr_ln203_33 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_33"/></StgValue>
</operation>

<operation id="2769" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_34:15  %bg_V_addr = getelementptr [320 x i16]* %bg_V_85, i64 0, i64 %zext_ln499

]]></Node>
<StgValue><ssdm name="bg_V_addr"/></StgValue>
</operation>

<operation id="2770" st_id="378" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_34:16  store i16 %trunc_ln203_33, i16* %bg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln499"/></StgValue>
</operation>

<operation id="2771" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_34:17  %empty_218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="2772" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
hls_label_34:18  br label %.preheader3996

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2773" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
.preheader3995.preheader:0  br label %.preheader3995

]]></Node>
<StgValue><ssdm name="br_ln501"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2774" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3995:0  %i81_0 = phi i9 [ %i_37, %hls_label_35 ], [ 0, %.preheader3995.preheader ]

]]></Node>
<StgValue><ssdm name="i81_0"/></StgValue>
</operation>

<operation id="2775" st_id="380" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3995:1  %icmp_ln501 = icmp eq i9 %i81_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln501"/></StgValue>
</operation>

<operation id="2776" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3995:2  %empty_219 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="2777" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3995:3  %i_37 = add i9 %i81_0, 1

]]></Node>
<StgValue><ssdm name="i_37"/></StgValue>
</operation>

<operation id="2778" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3995:4  br i1 %icmp_ln501, label %.preheader3994.preheader, label %hls_label_35

]]></Node>
<StgValue><ssdm name="br_ln501"/></StgValue>
</operation>

<operation id="2779" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_35:3  %tmp_234 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i81_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2780" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="63" op_0_bw="8">
<![CDATA[
hls_label_35:4  %zext_ln203_68 = zext i8 %tmp_234 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_68"/></StgValue>
</operation>

<operation id="2781" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_35:8  %add_ln203_34 = add i63 %p_cast174, %zext_ln203_68

]]></Node>
<StgValue><ssdm name="add_ln203_34"/></StgValue>
</operation>

<operation id="2782" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="63">
<![CDATA[
hls_label_35:9  %zext_ln203_69 = zext i63 %add_ln203_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_69"/></StgValue>
</operation>

<operation id="2783" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_35:10  %gmem_addr_34 = getelementptr i32* %gmem, i64 %zext_ln203_69

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2784" st_id="381" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_35:11  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2785" st_id="382" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_35:11  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2786" st_id="383" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_35:11  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2787" st_id="384" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_35:11  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2788" st_id="385" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_35:11  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2789" st_id="386" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_35:11  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2790" st_id="387" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_35:11  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2791" st_id="388" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_35:12  %gmem_addr_34_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2792" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_35:0  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2793" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_35:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln503"/></StgValue>
</operation>

<operation id="2794" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="9">
<![CDATA[
hls_label_35:2  %zext_ln504 = zext i9 %i81_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln504"/></StgValue>
</operation>

<operation id="2795" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="9">
<![CDATA[
hls_label_35:5  %empty_220 = trunc i9 %i81_0 to i1

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="2796" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_35:6  %tmp_235 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_220, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2797" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="5">
<![CDATA[
hls_label_35:7  %tmp_160 = zext i5 %tmp_235 to i32

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2798" st_id="389" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_35:13  %lshr_ln203_34 = lshr i32 %gmem_addr_34_read, %tmp_160

]]></Node>
<StgValue><ssdm name="lshr_ln203_34"/></StgValue>
</operation>

<operation id="2799" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="32">
<![CDATA[
hls_label_35:14  %trunc_ln203_34 = trunc i32 %lshr_ln203_34 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_34"/></StgValue>
</operation>

<operation id="2800" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_35:15  %bi_V_addr = getelementptr [320 x i16]* %bi_V_86, i64 0, i64 %zext_ln504

]]></Node>
<StgValue><ssdm name="bi_V_addr"/></StgValue>
</operation>

<operation id="2801" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_35:16  store i16 %trunc_ln203_34, i16* %bi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln504"/></StgValue>
</operation>

<operation id="2802" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_35:17  %empty_221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="2803" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
hls_label_35:18  br label %.preheader3995

]]></Node>
<StgValue><ssdm name="br_ln501"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2804" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
.preheader3994.preheader:0  br label %.preheader3994

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2805" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3994:0  %i82_0 = phi i9 [ %i_38, %hls_label_36 ], [ 0, %.preheader3994.preheader ]

]]></Node>
<StgValue><ssdm name="i82_0"/></StgValue>
</operation>

<operation id="2806" st_id="391" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3994:1  %icmp_ln506 = icmp eq i9 %i82_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="2807" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3994:2  %empty_222 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="2808" st_id="391" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3994:3  %i_38 = add i9 %i82_0, 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="2809" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3994:4  br i1 %icmp_ln506, label %.preheader3993.preheader, label %hls_label_36

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="2810" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_36:3  %tmp_236 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i82_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2811" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="63" op_0_bw="8">
<![CDATA[
hls_label_36:4  %zext_ln203_70 = zext i8 %tmp_236 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_70"/></StgValue>
</operation>

<operation id="2812" st_id="391" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_36:8  %add_ln203_35 = add i63 %p_cast175, %zext_ln203_70

]]></Node>
<StgValue><ssdm name="add_ln203_35"/></StgValue>
</operation>

<operation id="2813" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="63">
<![CDATA[
hls_label_36:9  %zext_ln203_71 = zext i63 %add_ln203_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_71"/></StgValue>
</operation>

<operation id="2814" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_36:10  %gmem_addr_35 = getelementptr i32* %gmem, i64 %zext_ln203_71

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2815" st_id="392" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_36:11  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2816" st_id="393" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_36:11  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2817" st_id="394" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_36:11  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2818" st_id="395" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_36:11  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2819" st_id="396" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_36:11  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2820" st_id="397" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_36:11  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2821" st_id="398" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_36:11  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2822" st_id="399" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_36:12  %gmem_addr_35_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="gmem_addr_35_read"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2823" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_36:0  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2824" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_36:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln508"/></StgValue>
</operation>

<operation id="2825" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="9">
<![CDATA[
hls_label_36:2  %zext_ln509 = zext i9 %i82_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="2826" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="9">
<![CDATA[
hls_label_36:5  %empty_223 = trunc i9 %i82_0 to i1

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="2827" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_36:6  %tmp_237 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_223, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2828" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="5">
<![CDATA[
hls_label_36:7  %tmp_163 = zext i5 %tmp_237 to i32

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2829" st_id="400" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_36:13  %lshr_ln203_35 = lshr i32 %gmem_addr_35_read, %tmp_163

]]></Node>
<StgValue><ssdm name="lshr_ln203_35"/></StgValue>
</operation>

<operation id="2830" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="32">
<![CDATA[
hls_label_36:14  %trunc_ln203_35 = trunc i32 %lshr_ln203_35 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_35"/></StgValue>
</operation>

<operation id="2831" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_36:15  %bo_V_addr = getelementptr [320 x i16]* %bo_V_87, i64 0, i64 %zext_ln509

]]></Node>
<StgValue><ssdm name="bo_V_addr"/></StgValue>
</operation>

<operation id="2832" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_36:16  store i16 %trunc_ln203_35, i16* %bo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="2833" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_36:17  %empty_224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="2834" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
hls_label_36:18  br label %.preheader3994

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2835" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0">
<![CDATA[
.preheader3993.preheader:0  br label %.preheader3993

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2836" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3993:0  %i83_0 = phi i9 [ %i_39, %hls_label_37 ], [ 0, %.preheader3993.preheader ]

]]></Node>
<StgValue><ssdm name="i83_0"/></StgValue>
</operation>

<operation id="2837" st_id="402" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3993:1  %icmp_ln511 = icmp eq i9 %i83_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln511"/></StgValue>
</operation>

<operation id="2838" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3993:2  %empty_225 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="2839" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3993:3  %i_39 = add i9 %i83_0, 1

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="2840" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3993:4  br i1 %icmp_ln511, label %.preheader3992.preheader, label %hls_label_37

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="2841" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37:3  %tmp_238 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i83_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2842" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="63" op_0_bw="8">
<![CDATA[
hls_label_37:4  %zext_ln203_72 = zext i8 %tmp_238 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_72"/></StgValue>
</operation>

<operation id="2843" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_37:8  %add_ln203_36 = add i63 %p_cast176, %zext_ln203_72

]]></Node>
<StgValue><ssdm name="add_ln203_36"/></StgValue>
</operation>

<operation id="2844" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="63">
<![CDATA[
hls_label_37:9  %zext_ln203_73 = zext i63 %add_ln203_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_73"/></StgValue>
</operation>

<operation id="2845" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_37:10  %gmem_addr_36 = getelementptr i32* %gmem, i64 %zext_ln203_73

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2846" st_id="403" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_37:11  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2847" st_id="404" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_37:11  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2848" st_id="405" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_37:11  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2849" st_id="406" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_37:11  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2850" st_id="407" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_37:11  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2851" st_id="408" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_37:11  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2852" st_id="409" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_37:11  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2853" st_id="410" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_37:12  %gmem_addr_36_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_36)

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2854" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_37:0  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2855" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_37:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln513"/></StgValue>
</operation>

<operation id="2856" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="9">
<![CDATA[
hls_label_37:2  %zext_ln514 = zext i9 %i83_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="2857" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="9">
<![CDATA[
hls_label_37:5  %empty_226 = trunc i9 %i83_0 to i1

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="2858" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_37:6  %tmp_239 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_226, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2859" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="5">
<![CDATA[
hls_label_37:7  %tmp_166 = zext i5 %tmp_239 to i32

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2860" st_id="411" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_37:13  %lshr_ln203_36 = lshr i32 %gmem_addr_36_read, %tmp_166

]]></Node>
<StgValue><ssdm name="lshr_ln203_36"/></StgValue>
</operation>

<operation id="2861" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="32">
<![CDATA[
hls_label_37:14  %trunc_ln203_36 = trunc i32 %lshr_ln203_36 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_36"/></StgValue>
</operation>

<operation id="2862" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37:15  %bf2_V_addr = getelementptr [320 x i16]* %bf2_V_88, i64 0, i64 %zext_ln514

]]></Node>
<StgValue><ssdm name="bf2_V_addr"/></StgValue>
</operation>

<operation id="2863" st_id="411" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_37:16  store i16 %trunc_ln203_36, i16* %bf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="2864" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_37:17  %empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="2865" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0">
<![CDATA[
hls_label_37:18  br label %.preheader3993

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2866" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="0">
<![CDATA[
.preheader3992.preheader:0  br label %.preheader3992

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2867" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3992:0  %i84_0 = phi i9 [ %i_40, %hls_label_38 ], [ 0, %.preheader3992.preheader ]

]]></Node>
<StgValue><ssdm name="i84_0"/></StgValue>
</operation>

<operation id="2868" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3992:1  %icmp_ln516 = icmp eq i9 %i84_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln516"/></StgValue>
</operation>

<operation id="2869" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3992:2  %empty_228 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="2870" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3992:3  %i_40 = add i9 %i84_0, 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="2871" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3992:4  br i1 %icmp_ln516, label %.preheader3991.preheader, label %hls_label_38

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>

<operation id="2872" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_38:3  %tmp_240 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i84_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2873" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="63" op_0_bw="8">
<![CDATA[
hls_label_38:4  %zext_ln203_74 = zext i8 %tmp_240 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_74"/></StgValue>
</operation>

<operation id="2874" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_38:8  %add_ln203_37 = add i63 %p_cast177, %zext_ln203_74

]]></Node>
<StgValue><ssdm name="add_ln203_37"/></StgValue>
</operation>

<operation id="2875" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="63">
<![CDATA[
hls_label_38:9  %zext_ln203_75 = zext i63 %add_ln203_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_75"/></StgValue>
</operation>

<operation id="2876" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_38:10  %gmem_addr_37 = getelementptr i32* %gmem, i64 %zext_ln203_75

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2877" st_id="414" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_38:11  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2878" st_id="415" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_38:11  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2879" st_id="416" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_38:11  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2880" st_id="417" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_38:11  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2881" st_id="418" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_38:11  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2882" st_id="419" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_38:11  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2883" st_id="420" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_38:11  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2884" st_id="421" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_38:12  %gmem_addr_37_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="gmem_addr_37_read"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2885" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_38:0  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2886" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_38:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln518"/></StgValue>
</operation>

<operation id="2887" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="9">
<![CDATA[
hls_label_38:2  %zext_ln519 = zext i9 %i84_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="2888" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="9">
<![CDATA[
hls_label_38:5  %empty_229 = trunc i9 %i84_0 to i1

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="2889" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_38:6  %tmp_241 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_229, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2890" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="5">
<![CDATA[
hls_label_38:7  %tmp_169 = zext i5 %tmp_241 to i32

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2891" st_id="422" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_38:13  %lshr_ln203_37 = lshr i32 %gmem_addr_37_read, %tmp_169

]]></Node>
<StgValue><ssdm name="lshr_ln203_37"/></StgValue>
</operation>

<operation id="2892" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="32">
<![CDATA[
hls_label_38:14  %trunc_ln203_37 = trunc i32 %lshr_ln203_37 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_37"/></StgValue>
</operation>

<operation id="2893" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_38:15  %bg2_V_addr = getelementptr [320 x i16]* %bg2_V_89, i64 0, i64 %zext_ln519

]]></Node>
<StgValue><ssdm name="bg2_V_addr"/></StgValue>
</operation>

<operation id="2894" st_id="422" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_38:16  store i16 %trunc_ln203_37, i16* %bg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="2895" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_38:17  %empty_230 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="2896" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
hls_label_38:18  br label %.preheader3992

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2897" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
.preheader3991.preheader:0  br label %.preheader3991

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2898" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3991:0  %i85_0 = phi i9 [ %i_41, %hls_label_39 ], [ 0, %.preheader3991.preheader ]

]]></Node>
<StgValue><ssdm name="i85_0"/></StgValue>
</operation>

<operation id="2899" st_id="424" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3991:1  %icmp_ln521 = icmp eq i9 %i85_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="2900" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3991:2  %empty_231 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="2901" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3991:3  %i_41 = add i9 %i85_0, 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="2902" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3991:4  br i1 %icmp_ln521, label %.preheader3990.preheader, label %hls_label_39

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="2903" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_39:3  %tmp_242 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i85_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2904" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="63" op_0_bw="8">
<![CDATA[
hls_label_39:4  %zext_ln203_76 = zext i8 %tmp_242 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_76"/></StgValue>
</operation>

<operation id="2905" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_39:8  %add_ln203_38 = add i63 %p_cast178, %zext_ln203_76

]]></Node>
<StgValue><ssdm name="add_ln203_38"/></StgValue>
</operation>

<operation id="2906" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="63">
<![CDATA[
hls_label_39:9  %zext_ln203_77 = zext i63 %add_ln203_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_77"/></StgValue>
</operation>

<operation id="2907" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_39:10  %gmem_addr_38 = getelementptr i32* %gmem, i64 %zext_ln203_77

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2908" st_id="425" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_39:11  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2909" st_id="426" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_39:11  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2910" st_id="427" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_39:11  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2911" st_id="428" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_39:11  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2912" st_id="429" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_39:11  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2913" st_id="430" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_39:11  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2914" st_id="431" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_39:11  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2915" st_id="432" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_39:12  %gmem_addr_38_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_read"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2916" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_39:0  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2917" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_39:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln523"/></StgValue>
</operation>

<operation id="2918" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="9">
<![CDATA[
hls_label_39:2  %zext_ln524 = zext i9 %i85_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln524"/></StgValue>
</operation>

<operation id="2919" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="9">
<![CDATA[
hls_label_39:5  %empty_232 = trunc i9 %i85_0 to i1

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="2920" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_39:6  %tmp_243 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_232, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2921" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="5">
<![CDATA[
hls_label_39:7  %tmp_172 = zext i5 %tmp_243 to i32

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2922" st_id="433" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_39:13  %lshr_ln203_38 = lshr i32 %gmem_addr_38_read, %tmp_172

]]></Node>
<StgValue><ssdm name="lshr_ln203_38"/></StgValue>
</operation>

<operation id="2923" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="32">
<![CDATA[
hls_label_39:14  %trunc_ln203_38 = trunc i32 %lshr_ln203_38 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_38"/></StgValue>
</operation>

<operation id="2924" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_39:15  %bi2_V_addr = getelementptr [320 x i16]* %bi2_V_90, i64 0, i64 %zext_ln524

]]></Node>
<StgValue><ssdm name="bi2_V_addr"/></StgValue>
</operation>

<operation id="2925" st_id="433" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_39:16  store i16 %trunc_ln203_38, i16* %bi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="2926" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_39:17  %empty_233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="2927" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
hls_label_39:18  br label %.preheader3991

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2928" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
.preheader3990.preheader:0  br label %.preheader3990

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2929" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3990:0  %i86_0 = phi i9 [ %i_42, %hls_label_40 ], [ 0, %.preheader3990.preheader ]

]]></Node>
<StgValue><ssdm name="i86_0"/></StgValue>
</operation>

<operation id="2930" st_id="435" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3990:1  %icmp_ln526 = icmp eq i9 %i86_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln526"/></StgValue>
</operation>

<operation id="2931" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3990:2  %empty_234 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="2932" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3990:3  %i_42 = add i9 %i86_0, 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="2933" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3990:4  br i1 %icmp_ln526, label %.preheader3989.preheader, label %hls_label_40

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="2934" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_40:3  %tmp_244 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i86_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2935" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="63" op_0_bw="8">
<![CDATA[
hls_label_40:4  %zext_ln203_78 = zext i8 %tmp_244 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_78"/></StgValue>
</operation>

<operation id="2936" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_40:8  %add_ln203_39 = add i63 %p_cast179, %zext_ln203_78

]]></Node>
<StgValue><ssdm name="add_ln203_39"/></StgValue>
</operation>

<operation id="2937" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="63">
<![CDATA[
hls_label_40:9  %zext_ln203_79 = zext i63 %add_ln203_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_79"/></StgValue>
</operation>

<operation id="2938" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_40:10  %gmem_addr_39 = getelementptr i32* %gmem, i64 %zext_ln203_79

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2939" st_id="436" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_40:11  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2940" st_id="437" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_40:11  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2941" st_id="438" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_40:11  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2942" st_id="439" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_40:11  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2943" st_id="440" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_40:11  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2944" st_id="441" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_40:11  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2945" st_id="442" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_40:11  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2946" st_id="443" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_40:12  %gmem_addr_39_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_39)

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2947" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_40:0  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2948" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_40:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln528"/></StgValue>
</operation>

<operation id="2949" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="9">
<![CDATA[
hls_label_40:2  %zext_ln529 = zext i9 %i86_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln529"/></StgValue>
</operation>

<operation id="2950" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="9">
<![CDATA[
hls_label_40:5  %empty_235 = trunc i9 %i86_0 to i1

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="2951" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_40:6  %tmp_245 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_235, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2952" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="5">
<![CDATA[
hls_label_40:7  %tmp_175 = zext i5 %tmp_245 to i32

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2953" st_id="444" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_40:13  %lshr_ln203_39 = lshr i32 %gmem_addr_39_read, %tmp_175

]]></Node>
<StgValue><ssdm name="lshr_ln203_39"/></StgValue>
</operation>

<operation id="2954" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="32">
<![CDATA[
hls_label_40:14  %trunc_ln203_39 = trunc i32 %lshr_ln203_39 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_39"/></StgValue>
</operation>

<operation id="2955" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_40:15  %bo2_V_addr = getelementptr [320 x i16]* %bo2_V_91, i64 0, i64 %zext_ln529

]]></Node>
<StgValue><ssdm name="bo2_V_addr"/></StgValue>
</operation>

<operation id="2956" st_id="444" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_40:16  store i16 %trunc_ln203_39, i16* %bo2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln529"/></StgValue>
</operation>

<operation id="2957" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_40:17  %empty_236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="2958" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
hls_label_40:18  br label %.preheader3990

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2959" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
.preheader3989.preheader:0  br label %.preheader3989

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2960" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3989:0  %i87_0 = phi i9 [ %i_43, %hls_label_41 ], [ 0, %.preheader3989.preheader ]

]]></Node>
<StgValue><ssdm name="i87_0"/></StgValue>
</operation>

<operation id="2961" st_id="446" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3989:1  %icmp_ln531 = icmp eq i9 %i87_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln531"/></StgValue>
</operation>

<operation id="2962" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3989:2  %empty_237 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="2963" st_id="446" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3989:3  %i_43 = add i9 %i87_0, 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="2964" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3989:4  br i1 %icmp_ln531, label %.preheader3988.preheader, label %hls_label_41

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="2965" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:3  %tmp_246 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i87_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2966" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="63" op_0_bw="8">
<![CDATA[
hls_label_41:4  %zext_ln203_80 = zext i8 %tmp_246 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_80"/></StgValue>
</operation>

<operation id="2967" st_id="446" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_41:8  %add_ln203_40 = add i63 %p_cast196, %zext_ln203_80

]]></Node>
<StgValue><ssdm name="add_ln203_40"/></StgValue>
</operation>

<operation id="2968" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="63">
<![CDATA[
hls_label_41:9  %zext_ln203_81 = zext i63 %add_ln203_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_81"/></StgValue>
</operation>

<operation id="2969" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_41:10  %gmem_addr_40 = getelementptr i32* %gmem, i64 %zext_ln203_81

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2970" st_id="447" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_41:11  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2971" st_id="448" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_41:11  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2972" st_id="449" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_41:11  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2973" st_id="450" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_41:11  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2974" st_id="451" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_41:11  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2975" st_id="452" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_41:11  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2976" st_id="453" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_41:11  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2977" st_id="454" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_41:12  %gmem_addr_40_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="gmem_addr_40_read"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2978" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_41:0  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2979" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_41:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln533"/></StgValue>
</operation>

<operation id="2980" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="9">
<![CDATA[
hls_label_41:2  %zext_ln535 = zext i9 %i87_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln535"/></StgValue>
</operation>

<operation id="2981" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="9">
<![CDATA[
hls_label_41:5  %empty_238 = trunc i9 %i87_0 to i1

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="2982" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_41:6  %tmp_247 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_238, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2983" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="5">
<![CDATA[
hls_label_41:7  %tmp_178 = zext i5 %tmp_247 to i32

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2984" st_id="455" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_41:13  %lshr_ln203_40 = lshr i32 %gmem_addr_40_read, %tmp_178

]]></Node>
<StgValue><ssdm name="lshr_ln203_40"/></StgValue>
</operation>

<operation id="2985" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="32">
<![CDATA[
hls_label_41:14  %trunc_ln203_40 = trunc i32 %lshr_ln203_40 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_40"/></StgValue>
</operation>

<operation id="2986" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_41:15  %h_bf_V_addr = getelementptr [320 x i16]* %h_bf_V_108, i64 0, i64 %zext_ln535

]]></Node>
<StgValue><ssdm name="h_bf_V_addr"/></StgValue>
</operation>

<operation id="2987" st_id="455" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_41:16  store i16 %trunc_ln203_40, i16* %h_bf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>

<operation id="2988" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_41:17  %empty_239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="2989" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
hls_label_41:18  br label %.preheader3989

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2990" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
.preheader3988.preheader:0  br label %.preheader3988

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2991" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3988:0  %i88_0 = phi i9 [ %i_44, %hls_label_42 ], [ 0, %.preheader3988.preheader ]

]]></Node>
<StgValue><ssdm name="i88_0"/></StgValue>
</operation>

<operation id="2992" st_id="457" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3988:1  %icmp_ln537 = icmp eq i9 %i88_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln537"/></StgValue>
</operation>

<operation id="2993" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3988:2  %empty_240 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="2994" st_id="457" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3988:3  %i_44 = add i9 %i88_0, 1

]]></Node>
<StgValue><ssdm name="i_44"/></StgValue>
</operation>

<operation id="2995" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3988:4  br i1 %icmp_ln537, label %.preheader3987.preheader, label %hls_label_42

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="2996" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_42:3  %tmp_248 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i88_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="2997" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="63" op_0_bw="8">
<![CDATA[
hls_label_42:4  %zext_ln203_82 = zext i8 %tmp_248 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_82"/></StgValue>
</operation>

<operation id="2998" st_id="457" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_42:8  %add_ln203_41 = add i63 %p_cast197, %zext_ln203_82

]]></Node>
<StgValue><ssdm name="add_ln203_41"/></StgValue>
</operation>

<operation id="2999" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="63">
<![CDATA[
hls_label_42:9  %zext_ln203_83 = zext i63 %add_ln203_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_83"/></StgValue>
</operation>

<operation id="3000" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_42:10  %gmem_addr_41 = getelementptr i32* %gmem, i64 %zext_ln203_83

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="3001" st_id="458" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_42:11  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="3002" st_id="459" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_42:11  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="3003" st_id="460" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_42:11  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="3004" st_id="461" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_42:11  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="3005" st_id="462" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_42:11  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="3006" st_id="463" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_42:11  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="3007" st_id="464" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_42:11  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="3008" st_id="465" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_42:12  %gmem_addr_41_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="gmem_addr_41_read"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="3009" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_42:0  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="3010" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_42:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln539"/></StgValue>
</operation>

<operation id="3011" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="9">
<![CDATA[
hls_label_42:2  %zext_ln540 = zext i9 %i88_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln540"/></StgValue>
</operation>

<operation id="3012" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="9">
<![CDATA[
hls_label_42:5  %empty_241 = trunc i9 %i88_0 to i1

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="3013" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_42:6  %tmp_249 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_241, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3014" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="5">
<![CDATA[
hls_label_42:7  %tmp_181 = zext i5 %tmp_249 to i32

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="3015" st_id="466" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_42:13  %lshr_ln203_41 = lshr i32 %gmem_addr_41_read, %tmp_181

]]></Node>
<StgValue><ssdm name="lshr_ln203_41"/></StgValue>
</operation>

<operation id="3016" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="32">
<![CDATA[
hls_label_42:14  %trunc_ln203_41 = trunc i32 %lshr_ln203_41 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_41"/></StgValue>
</operation>

<operation id="3017" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_42:15  %h_bg_V_addr = getelementptr [320 x i16]* %h_bg_V_109, i64 0, i64 %zext_ln540

]]></Node>
<StgValue><ssdm name="h_bg_V_addr"/></StgValue>
</operation>

<operation id="3018" st_id="466" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_42:16  store i16 %trunc_ln203_41, i16* %h_bg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="3019" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_42:17  %empty_242 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str47, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="3020" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0">
<![CDATA[
hls_label_42:18  br label %.preheader3988

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="3021" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0">
<![CDATA[
.preheader3987.preheader:0  br label %.preheader3987

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="3022" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3987:0  %i89_0 = phi i9 [ %i_45, %hls_label_43 ], [ 0, %.preheader3987.preheader ]

]]></Node>
<StgValue><ssdm name="i89_0"/></StgValue>
</operation>

<operation id="3023" st_id="468" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3987:1  %icmp_ln542 = icmp eq i9 %i89_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln542"/></StgValue>
</operation>

<operation id="3024" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3987:2  %empty_243 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="3025" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3987:3  %i_45 = add i9 %i89_0, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="3026" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3987:4  br i1 %icmp_ln542, label %.preheader3986.preheader, label %hls_label_43

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>

<operation id="3027" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_43:3  %tmp_250 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i89_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3028" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="63" op_0_bw="8">
<![CDATA[
hls_label_43:4  %zext_ln203_84 = zext i8 %tmp_250 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_84"/></StgValue>
</operation>

<operation id="3029" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_43:8  %add_ln203_42 = add i63 %p_cast198, %zext_ln203_84

]]></Node>
<StgValue><ssdm name="add_ln203_42"/></StgValue>
</operation>

<operation id="3030" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="63">
<![CDATA[
hls_label_43:9  %zext_ln203_85 = zext i63 %add_ln203_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_85"/></StgValue>
</operation>

<operation id="3031" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_43:10  %gmem_addr_42 = getelementptr i32* %gmem, i64 %zext_ln203_85

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="3032" st_id="469" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_43:11  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="3033" st_id="470" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_43:11  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="3034" st_id="471" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_43:11  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="3035" st_id="472" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_43:11  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="3036" st_id="473" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_43:11  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="3037" st_id="474" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_43:11  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="3038" st_id="475" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_43:11  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="3039" st_id="476" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_43:12  %gmem_addr_42_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_42)

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="3040" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_43:0  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3041" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_43:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln544"/></StgValue>
</operation>

<operation id="3042" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="9">
<![CDATA[
hls_label_43:2  %zext_ln545 = zext i9 %i89_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="3043" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="9">
<![CDATA[
hls_label_43:5  %empty_244 = trunc i9 %i89_0 to i1

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="3044" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_43:6  %tmp_251 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_244, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="3045" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="5">
<![CDATA[
hls_label_43:7  %tmp_184 = zext i5 %tmp_251 to i32

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="3046" st_id="477" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_43:13  %lshr_ln203_42 = lshr i32 %gmem_addr_42_read, %tmp_184

]]></Node>
<StgValue><ssdm name="lshr_ln203_42"/></StgValue>
</operation>

<operation id="3047" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="32">
<![CDATA[
hls_label_43:14  %trunc_ln203_42 = trunc i32 %lshr_ln203_42 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_42"/></StgValue>
</operation>

<operation id="3048" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_43:15  %h_bi_V_addr = getelementptr [320 x i16]* %h_bi_V_110, i64 0, i64 %zext_ln545

]]></Node>
<StgValue><ssdm name="h_bi_V_addr"/></StgValue>
</operation>

<operation id="3049" st_id="477" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_43:16  store i16 %trunc_ln203_42, i16* %h_bi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="3050" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_43:17  %empty_245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp_41)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="3051" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
hls_label_43:18  br label %.preheader3987

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="3052" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="0">
<![CDATA[
.preheader3986.preheader:0  br label %.preheader3986

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="3053" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3986:0  %i90_0 = phi i9 [ %i_46, %hls_label_44 ], [ 0, %.preheader3986.preheader ]

]]></Node>
<StgValue><ssdm name="i90_0"/></StgValue>
</operation>

<operation id="3054" st_id="479" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3986:1  %icmp_ln547 = icmp eq i9 %i90_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln547"/></StgValue>
</operation>

<operation id="3055" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3986:2  %empty_246 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="3056" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3986:3  %i_46 = add i9 %i90_0, 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="3057" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3986:4  br i1 %icmp_ln547, label %.preheader3985.preheader, label %hls_label_44

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="3058" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:3  %tmp_252 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i90_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3059" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="63" op_0_bw="8">
<![CDATA[
hls_label_44:4  %zext_ln203_86 = zext i8 %tmp_252 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_86"/></StgValue>
</operation>

<operation id="3060" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_44:8  %add_ln203_43 = add i63 %p_cast199, %zext_ln203_86

]]></Node>
<StgValue><ssdm name="add_ln203_43"/></StgValue>
</operation>

<operation id="3061" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="63">
<![CDATA[
hls_label_44:9  %zext_ln203_87 = zext i63 %add_ln203_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_87"/></StgValue>
</operation>

<operation id="3062" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_44:10  %gmem_addr_43 = getelementptr i32* %gmem, i64 %zext_ln203_87

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="3063" st_id="480" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_44:11  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="3064" st_id="481" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_44:11  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="3065" st_id="482" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_44:11  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="3066" st_id="483" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_44:11  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="3067" st_id="484" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_44:11  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="3068" st_id="485" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_44:11  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="3069" st_id="486" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_44:11  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="3070" st_id="487" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_44:12  %gmem_addr_43_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="gmem_addr_43_read"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="3071" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_44:0  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="3072" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_44:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln549"/></StgValue>
</operation>

<operation id="3073" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="9">
<![CDATA[
hls_label_44:2  %zext_ln550 = zext i9 %i90_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln550"/></StgValue>
</operation>

<operation id="3074" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="9">
<![CDATA[
hls_label_44:5  %empty_247 = trunc i9 %i90_0 to i1

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="3075" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_44:6  %tmp_253 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_247, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3076" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="5">
<![CDATA[
hls_label_44:7  %tmp_187 = zext i5 %tmp_253 to i32

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3077" st_id="488" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_44:13  %lshr_ln203_43 = lshr i32 %gmem_addr_43_read, %tmp_187

]]></Node>
<StgValue><ssdm name="lshr_ln203_43"/></StgValue>
</operation>

<operation id="3078" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="32">
<![CDATA[
hls_label_44:14  %trunc_ln203_43 = trunc i32 %lshr_ln203_43 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_43"/></StgValue>
</operation>

<operation id="3079" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_44:15  %h_bo_V_addr = getelementptr [320 x i16]* %h_bo_V_111, i64 0, i64 %zext_ln550

]]></Node>
<StgValue><ssdm name="h_bo_V_addr"/></StgValue>
</operation>

<operation id="3080" st_id="488" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_44:16  store i16 %trunc_ln203_43, i16* %h_bo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="3081" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_44:17  %empty_248 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="3082" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0">
<![CDATA[
hls_label_44:18  br label %.preheader3986

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="3083" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0">
<![CDATA[
.preheader3985.preheader:0  br label %.preheader3985

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="3084" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3985:0  %i91_0 = phi i9 [ %i_47, %hls_label_45 ], [ 0, %.preheader3985.preheader ]

]]></Node>
<StgValue><ssdm name="i91_0"/></StgValue>
</operation>

<operation id="3085" st_id="490" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3985:1  %icmp_ln552 = icmp eq i9 %i91_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln552"/></StgValue>
</operation>

<operation id="3086" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3985:2  %empty_249 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="3087" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3985:3  %i_47 = add i9 %i91_0, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="3088" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3985:4  br i1 %icmp_ln552, label %.preheader3984.preheader, label %hls_label_45

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="3089" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45:3  %tmp_254 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i91_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3090" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="63" op_0_bw="8">
<![CDATA[
hls_label_45:4  %zext_ln203_88 = zext i8 %tmp_254 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_88"/></StgValue>
</operation>

<operation id="3091" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_45:8  %add_ln203_44 = add i63 %p_cast200, %zext_ln203_88

]]></Node>
<StgValue><ssdm name="add_ln203_44"/></StgValue>
</operation>

<operation id="3092" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="63">
<![CDATA[
hls_label_45:9  %zext_ln203_89 = zext i63 %add_ln203_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_89"/></StgValue>
</operation>

<operation id="3093" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_45:10  %gmem_addr_44 = getelementptr i32* %gmem, i64 %zext_ln203_89

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="3094" st_id="491" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_45:11  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="3095" st_id="492" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_45:11  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="3096" st_id="493" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_45:11  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="3097" st_id="494" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_45:11  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="3098" st_id="495" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_45:11  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="3099" st_id="496" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_45:11  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="3100" st_id="497" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_45:11  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="3101" st_id="498" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_45:12  %gmem_addr_44_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_read"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="3102" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_45:0  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="3103" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_45:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln554"/></StgValue>
</operation>

<operation id="3104" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="9">
<![CDATA[
hls_label_45:2  %zext_ln555 = zext i9 %i91_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="3105" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="9">
<![CDATA[
hls_label_45:5  %empty_250 = trunc i9 %i91_0 to i1

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="3106" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_45:6  %tmp_255 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_250, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3107" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="5">
<![CDATA[
hls_label_45:7  %tmp_190 = zext i5 %tmp_255 to i32

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3108" st_id="499" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_45:13  %lshr_ln203_44 = lshr i32 %gmem_addr_44_read, %tmp_190

]]></Node>
<StgValue><ssdm name="lshr_ln203_44"/></StgValue>
</operation>

<operation id="3109" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="32">
<![CDATA[
hls_label_45:14  %trunc_ln203_44 = trunc i32 %lshr_ln203_44 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_44"/></StgValue>
</operation>

<operation id="3110" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45:15  %h_bf2_V_addr = getelementptr [320 x i16]* %h_bf2_V_112, i64 0, i64 %zext_ln555

]]></Node>
<StgValue><ssdm name="h_bf2_V_addr"/></StgValue>
</operation>

<operation id="3111" st_id="499" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_45:16  store i16 %trunc_ln203_44, i16* %h_bf2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="3112" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_45:17  %empty_251 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="3113" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
hls_label_45:18  br label %.preheader3985

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="3114" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0">
<![CDATA[
.preheader3984.preheader:0  br label %.preheader3984

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="3115" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3984:0  %i92_0 = phi i9 [ %i_48, %hls_label_46 ], [ 0, %.preheader3984.preheader ]

]]></Node>
<StgValue><ssdm name="i92_0"/></StgValue>
</operation>

<operation id="3116" st_id="501" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3984:1  %icmp_ln557 = icmp eq i9 %i92_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln557"/></StgValue>
</operation>

<operation id="3117" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3984:2  %empty_252 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="3118" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3984:3  %i_48 = add i9 %i92_0, 1

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="3119" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3984:4  br i1 %icmp_ln557, label %.preheader3983.preheader, label %hls_label_46

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="3120" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_46:3  %tmp_256 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i92_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="3121" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="63" op_0_bw="8">
<![CDATA[
hls_label_46:4  %zext_ln203_90 = zext i8 %tmp_256 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_90"/></StgValue>
</operation>

<operation id="3122" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_46:8  %add_ln203_45 = add i63 %p_cast201, %zext_ln203_90

]]></Node>
<StgValue><ssdm name="add_ln203_45"/></StgValue>
</operation>

<operation id="3123" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="63">
<![CDATA[
hls_label_46:9  %zext_ln203_91 = zext i63 %add_ln203_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_91"/></StgValue>
</operation>

<operation id="3124" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_46:10  %gmem_addr_45 = getelementptr i32* %gmem, i64 %zext_ln203_91

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="3125" st_id="502" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_46:11  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="3126" st_id="503" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_46:11  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="3127" st_id="504" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_46:11  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="3128" st_id="505" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_46:11  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="3129" st_id="506" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_46:11  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="3130" st_id="507" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_46:11  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="3131" st_id="508" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_46:11  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="3132" st_id="509" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_46:12  %gmem_addr_45_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_45)

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="3133" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_46:0  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3134" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_46:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln559"/></StgValue>
</operation>

<operation id="3135" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="9">
<![CDATA[
hls_label_46:2  %zext_ln560 = zext i9 %i92_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln560"/></StgValue>
</operation>

<operation id="3136" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="9">
<![CDATA[
hls_label_46:5  %empty_253 = trunc i9 %i92_0 to i1

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="3137" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_46:6  %tmp_257 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_253, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3138" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="5">
<![CDATA[
hls_label_46:7  %tmp_193 = zext i5 %tmp_257 to i32

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3139" st_id="510" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_46:13  %lshr_ln203_45 = lshr i32 %gmem_addr_45_read, %tmp_193

]]></Node>
<StgValue><ssdm name="lshr_ln203_45"/></StgValue>
</operation>

<operation id="3140" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="32">
<![CDATA[
hls_label_46:14  %trunc_ln203_45 = trunc i32 %lshr_ln203_45 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_45"/></StgValue>
</operation>

<operation id="3141" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_46:15  %h_bg2_V_addr = getelementptr [320 x i16]* %h_bg2_V_113, i64 0, i64 %zext_ln560

]]></Node>
<StgValue><ssdm name="h_bg2_V_addr"/></StgValue>
</operation>

<operation id="3142" st_id="510" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_46:16  store i16 %trunc_ln203_45, i16* %h_bg2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln560"/></StgValue>
</operation>

<operation id="3143" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_46:17  %empty_254 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="3144" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0">
<![CDATA[
hls_label_46:18  br label %.preheader3984

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="3145" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0">
<![CDATA[
.preheader3983.preheader:0  br label %.preheader3983

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="3146" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3983:0  %i93_0 = phi i9 [ %i_49, %hls_label_47 ], [ 0, %.preheader3983.preheader ]

]]></Node>
<StgValue><ssdm name="i93_0"/></StgValue>
</operation>

<operation id="3147" st_id="512" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3983:1  %icmp_ln562 = icmp eq i9 %i93_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln562"/></StgValue>
</operation>

<operation id="3148" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3983:2  %empty_255 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="3149" st_id="512" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3983:3  %i_49 = add i9 %i93_0, 1

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="3150" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3983:4  br i1 %icmp_ln562, label %.preheader3981.preheader, label %hls_label_47

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="3151" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_47:3  %tmp_258 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i93_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3152" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="63" op_0_bw="8">
<![CDATA[
hls_label_47:4  %zext_ln203_92 = zext i8 %tmp_258 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_92"/></StgValue>
</operation>

<operation id="3153" st_id="512" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_47:8  %add_ln203_46 = add i63 %p_cast202, %zext_ln203_92

]]></Node>
<StgValue><ssdm name="add_ln203_46"/></StgValue>
</operation>

<operation id="3154" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="63">
<![CDATA[
hls_label_47:9  %zext_ln203_93 = zext i63 %add_ln203_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_93"/></StgValue>
</operation>

<operation id="3155" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_47:10  %gmem_addr_46 = getelementptr i32* %gmem, i64 %zext_ln203_93

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="3156" st_id="513" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_47:11  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="3157" st_id="514" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_47:11  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="3158" st_id="515" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_47:11  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="3159" st_id="516" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_47:11  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="3160" st_id="517" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_47:11  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="3161" st_id="518" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_47:11  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="3162" st_id="519" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_47:11  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="3163" st_id="520" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_47:12  %gmem_addr_46_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="gmem_addr_46_read"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="3164" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_47:0  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="3165" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_47:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln564"/></StgValue>
</operation>

<operation id="3166" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="9">
<![CDATA[
hls_label_47:2  %zext_ln565 = zext i9 %i93_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565"/></StgValue>
</operation>

<operation id="3167" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="9">
<![CDATA[
hls_label_47:5  %empty_256 = trunc i9 %i93_0 to i1

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="3168" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_47:6  %tmp_259 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_256, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3169" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="5">
<![CDATA[
hls_label_47:7  %tmp_196 = zext i5 %tmp_259 to i32

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3170" st_id="521" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_47:13  %lshr_ln203_46 = lshr i32 %gmem_addr_46_read, %tmp_196

]]></Node>
<StgValue><ssdm name="lshr_ln203_46"/></StgValue>
</operation>

<operation id="3171" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="32">
<![CDATA[
hls_label_47:14  %trunc_ln203_46 = trunc i32 %lshr_ln203_46 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_46"/></StgValue>
</operation>

<operation id="3172" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_47:15  %h_bi2_V_addr = getelementptr [320 x i16]* %h_bi2_V_114, i64 0, i64 %zext_ln565

]]></Node>
<StgValue><ssdm name="h_bi2_V_addr"/></StgValue>
</operation>

<operation id="3173" st_id="521" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_47:16  store i16 %trunc_ln203_46, i16* %h_bi2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="3174" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_47:17  %empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str52, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="3175" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
hls_label_47:18  br label %.preheader3983

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="3176" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0">
<![CDATA[
.preheader3981.preheader:0  br label %.preheader3981

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="3177" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3981:0  %i94_0 = phi i9 [ %i_50, %hls_label_48 ], [ 0, %.preheader3981.preheader ]

]]></Node>
<StgValue><ssdm name="i94_0"/></StgValue>
</operation>

<operation id="3178" st_id="523" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3981:1  %icmp_ln567 = icmp eq i9 %i94_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln567"/></StgValue>
</operation>

<operation id="3179" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3981:2  %empty_258 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="3180" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3981:3  %i_50 = add i9 %i94_0, 1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="3181" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3981:4  br i1 %icmp_ln567, label %.loopexit3982.loopexit, label %hls_label_48

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="3182" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_48:3  %tmp_260 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i94_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="3183" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="63" op_0_bw="8">
<![CDATA[
hls_label_48:4  %zext_ln203_94 = zext i8 %tmp_260 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_94"/></StgValue>
</operation>

<operation id="3184" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_48:8  %add_ln203_47 = add i63 %p_cast203, %zext_ln203_94

]]></Node>
<StgValue><ssdm name="add_ln203_47"/></StgValue>
</operation>

<operation id="3185" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="63">
<![CDATA[
hls_label_48:9  %zext_ln203_95 = zext i63 %add_ln203_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_95"/></StgValue>
</operation>

<operation id="3186" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_48:10  %gmem_addr_47 = getelementptr i32* %gmem, i64 %zext_ln203_95

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="3187" st_id="524" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_48:11  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="3188" st_id="525" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_48:11  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="3189" st_id="526" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_48:11  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="3190" st_id="527" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_48:11  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="3191" st_id="528" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_48:11  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="3192" st_id="529" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_48:11  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="3193" st_id="530" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_48:11  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="3194" st_id="531" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_48:12  %gmem_addr_47_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="gmem_addr_47_read"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="3195" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_48:0  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="3196" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_48:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln569"/></StgValue>
</operation>

<operation id="3197" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="9">
<![CDATA[
hls_label_48:2  %zext_ln570 = zext i9 %i94_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln570"/></StgValue>
</operation>

<operation id="3198" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="9">
<![CDATA[
hls_label_48:5  %empty_259 = trunc i9 %i94_0 to i1

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="3199" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_48:6  %tmp_261 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_259, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="3200" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="5">
<![CDATA[
hls_label_48:7  %tmp_199 = zext i5 %tmp_261 to i32

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3201" st_id="532" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_48:13  %lshr_ln203_47 = lshr i32 %gmem_addr_47_read, %tmp_199

]]></Node>
<StgValue><ssdm name="lshr_ln203_47"/></StgValue>
</operation>

<operation id="3202" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="32">
<![CDATA[
hls_label_48:14  %trunc_ln203_47 = trunc i32 %lshr_ln203_47 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_47"/></StgValue>
</operation>

<operation id="3203" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_48:15  %h_bo2_V_addr = getelementptr [320 x i16]* %h_bo2_V_115, i64 0, i64 %zext_ln570

]]></Node>
<StgValue><ssdm name="h_bo2_V_addr"/></StgValue>
</operation>

<operation id="3204" st_id="532" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_48:16  store i16 %trunc_ln203_47, i16* %h_bo2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="3205" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_48:17  %empty_260 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str53, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="3206" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
hls_label_48:18  br label %.preheader3981

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="3207" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3982.loopexit:0  br label %.loopexit3982

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3208" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit3982:0  switch i32 %model_read, label %.loopexit3977 [
    i32 1, label %.preheader3980.preheader
    i32 2, label %.preheader3976.preheader
  ]

]]></Node>
<StgValue><ssdm name="switch_ln577"/></StgValue>
</operation>

<operation id="3209" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="62">
<![CDATA[
.preheader3976.preheader:0  %zext_ln615_1 = zext i62 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln615_1"/></StgValue>
</operation>

<operation id="3210" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader3976.preheader:1  %gmem_addr_49 = getelementptr i32* %gmem, i64 %zext_ln615_1

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="3211" st_id="533" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3976.preheader:2  %p_rd_req206 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 48000)

]]></Node>
<StgValue><ssdm name="p_rd_req206"/></StgValue>
</operation>

<operation id="3212" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="62">
<![CDATA[
.preheader3980.preheader:0  %zext_ln585_1 = zext i62 %tmp_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln585_1"/></StgValue>
</operation>

<operation id="3213" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader3980.preheader:1  %gmem_addr_48 = getelementptr i32* %gmem, i64 %zext_ln585_1

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="3214" st_id="533" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3980.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 24000)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="3215" st_id="534" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3976.preheader:2  %p_rd_req206 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 48000)

]]></Node>
<StgValue><ssdm name="p_rd_req206"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="3216" st_id="535" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3976.preheader:2  %p_rd_req206 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 48000)

]]></Node>
<StgValue><ssdm name="p_rd_req206"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="3217" st_id="536" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3976.preheader:2  %p_rd_req206 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 48000)

]]></Node>
<StgValue><ssdm name="p_rd_req206"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="3218" st_id="537" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3976.preheader:2  %p_rd_req206 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 48000)

]]></Node>
<StgValue><ssdm name="p_rd_req206"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="3219" st_id="538" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3976.preheader:2  %p_rd_req206 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 48000)

]]></Node>
<StgValue><ssdm name="p_rd_req206"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="3220" st_id="539" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3976.preheader:2  %p_rd_req206 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 48000)

]]></Node>
<StgValue><ssdm name="p_rd_req206"/></StgValue>
</operation>

<operation id="3221" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
.preheader3976.preheader:3  br label %.preheader3976

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="3222" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader3976:0  %i102_0 = phi i16 [ %i_52, %hls_label_52 ], [ 0, %.preheader3976.preheader ]

]]></Node>
<StgValue><ssdm name="i102_0"/></StgValue>
</operation>

<operation id="3223" st_id="540" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3976:1  %icmp_ln612 = icmp eq i16 %i102_0, -17536

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="3224" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3976:2  %empty_269 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48000, i64 48000, i64 48000)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="3225" st_id="540" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3976:3  %i_52 = add i16 %i102_0, 1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="3226" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3976:4  br i1 %icmp_ln612, label %2, label %hls_label_52

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="3227" st_id="541" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_52:3  %gmem_addr_49_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="gmem_addr_49_read"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="3228" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32">
<![CDATA[
hls_label_52:4  %bitcast_ln615 = bitcast i32 %gmem_addr_49_read to float

]]></Node>
<StgValue><ssdm name="bitcast_ln615"/></StgValue>
</operation>

<operation id="3229" st_id="542" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="32">
<![CDATA[
hls_label_52:5  %d_assign_4 = fpext float %bitcast_ln615 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="3230" st_id="543" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="32">
<![CDATA[
hls_label_52:5  %d_assign_4 = fpext float %bitcast_ln615 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>

<operation id="3231" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64">
<![CDATA[
hls_label_52:6  %ireg_V_1 = bitcast double %d_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="3232" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="63" op_0_bw="64">
<![CDATA[
hls_label_52:7  %trunc_ln556_1 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_1"/></StgValue>
</operation>

<operation id="3233" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_52:8  %p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="3234" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_52:9  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="3235" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="52" op_0_bw="64">
<![CDATA[
hls_label_52:12  %trunc_ln565_1 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="3236" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="12" op_0_bw="11">
<![CDATA[
hls_label_52:10  %zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="3237" st_id="544" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:11  %exp_V_1 = add i12 -1023, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="3238" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
hls_label_52:13  %tmp_50 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3239" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="54" op_0_bw="53">
<![CDATA[
hls_label_52:14  %p_Result_84 = zext i53 %tmp_50 to i54

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="3240" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
<literal name="p_Result_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:15  %man_V_8 = sub i54 0, %p_Result_84

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="3241" st_id="544" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_52:17  %icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="3242" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:18  %F2_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="3243" st_id="544" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:19  %QUAN_INC_1 = icmp sgt i12 %F2_1, 12

]]></Node>
<StgValue><ssdm name="QUAN_INC_1"/></StgValue>
</operation>

<operation id="3244" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:20  %add_ln581_1 = add i12 -12, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="3245" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:21  %sub_ln581_1 = sub i12 12, %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="3246" st_id="544" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_52:22  %sh_amt_1 = select i1 %QUAN_INC_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="3247" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_52:27  %tmp_273 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="3248" st_id="544" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_52:28  %icmp_ln603_1 = icmp eq i8 %tmp_273, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="3249" st_id="544" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:37  %icmp_ln591_1 = icmp sgt i12 %add_ln581_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_1"/></StgValue>
</operation>

<operation id="3250" st_id="544" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_52:62  %tmp144_cast_cast = select i1 %QUAN_INC_1, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp144_cast_cast"/></StgValue>
</operation>

<operation id="3251" st_id="544" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:63  %empty_270 = add i12 %tmp144_cast_cast, %exp_V_1

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="3252" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_52:64  %tmp_277 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_270, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="3253" st_id="545" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
hls_label_52:16  %p_Val2_70 = select i1 %p_Result_83, i54 %man_V_8, i54 %p_Result_84

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="3254" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="12">
<![CDATA[
hls_label_52:23  %sext_ln581_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="3255" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:24  %icmp_ln582_2 = icmp eq i12 %F2_1, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="3256" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="54">
<![CDATA[
hls_label_52:25  %trunc_ln583_1 = trunc i54 %p_Val2_70 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="3257" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:26  %icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="3258" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="54" op_0_bw="32">
<![CDATA[
hls_label_52:29  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="3259" st_id="545" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:30  %ashr_ln586_1 = ashr i54 %p_Val2_70, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="3260" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="54">
<![CDATA[
hls_label_52:31  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="3261" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_52:32  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %gmem_addr_49_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3262" st_id="545" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:33  %select_ln588_1 = select i1 %tmp_274, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="3263" st_id="545" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:36  %p_Val2_61 = select i1 %icmp_ln585_1, i16 %trunc_ln586_1, i16 %select_ln588_1

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="3264" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
<literal name="icmp_ln591_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:38  %add_ln591_1 = add i12 -13, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln591_1"/></StgValue>
</operation>

<operation id="3265" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
<literal name="icmp_ln591_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="12">
<![CDATA[
hls_label_52:39  %sext_ln591_1 = sext i12 %add_ln591_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591_1"/></StgValue>
</operation>

<operation id="3266" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
<literal name="icmp_ln591_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
hls_label_52:40  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_70, i32 %sext_ln591_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="3267" st_id="545" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:41  %qb_1 = select i1 %icmp_ln591_1, i1 %p_Result_83, i1 %p_Result_4

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="3268" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_52:42  %p_Result_85 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_61, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="3269" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="1">
<![CDATA[
hls_label_52:43  %zext_ln415_1 = zext i1 %qb_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="3270" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_52:44  %p_Val2_62 = add i16 %p_Val2_61, %zext_ln415_1

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="3271" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_52:45  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_62, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="3272" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:55  %icmp_ln578_2 = icmp slt i12 %F2_1, 12

]]></Node>
<StgValue><ssdm name="icmp_ln578_2"/></StgValue>
</operation>

<operation id="3273" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_52:65  %icmp304 = icmp sgt i10 %tmp_277, 0

]]></Node>
<StgValue><ssdm name="icmp304"/></StgValue>
</operation>

<operation id="3274" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:66  %pos1_1 = add i12 4, %F2_1

]]></Node>
<StgValue><ssdm name="pos1_1"/></StgValue>
</operation>

<operation id="3275" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="12">
<![CDATA[
hls_label_52:67  %sext_ln618_1 = sext i12 %pos1_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618_1"/></StgValue>
</operation>

<operation id="3276" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:68  %pos2_1 = add i12 5, %F2_1

]]></Node>
<StgValue><ssdm name="pos2_1"/></StgValue>
</operation>

<operation id="3277" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="12">
<![CDATA[
hls_label_52:69  %sext_ln619_1 = sext i12 %pos2_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619_1"/></StgValue>
</operation>

<operation id="3278" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:71  %icmp_ln621_1 = icmp slt i12 %pos1_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621_1"/></StgValue>
</operation>

<operation id="3279" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_52:72  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3280" st_id="545" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:73  %xor_ln621_4 = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="xor_ln621_4"/></StgValue>
</operation>

<operation id="3281" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="54" op_0_bw="32">
<![CDATA[
hls_label_52:74  %zext_ln623_1 = zext i32 %sext_ln618_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623_1"/></StgValue>
</operation>

<operation id="3282" st_id="545" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:75  %ashr_ln623_1 = ashr i54 %p_Val2_70, %zext_ln623_1

]]></Node>
<StgValue><ssdm name="ashr_ln623_1"/></StgValue>
</operation>

<operation id="3283" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="54">
<![CDATA[
hls_label_52:76  %lD_1 = trunc i54 %ashr_ln623_1 to i1

]]></Node>
<StgValue><ssdm name="lD_1"/></StgValue>
</operation>

<operation id="3284" st_id="545" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:77  %and_ln621_10 = and i1 %lD_1, %xor_ln621_4

]]></Node>
<StgValue><ssdm name="and_ln621_10"/></StgValue>
</operation>

<operation id="3285" st_id="545" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:78  %Range1_all_ones_11 = and i1 %and_ln621_10, %icmp_ln621_1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="3286" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_52:79  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="3287" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:81  %icmp_ln631_1 = icmp slt i12 %pos2_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_1"/></StgValue>
</operation>

<operation id="3288" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="54" op_0_bw="32">
<![CDATA[
hls_label_52:83  %zext_ln635_1 = zext i32 %sext_ln619_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635_1"/></StgValue>
</operation>

<operation id="3289" st_id="545" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:84  %Range2_V_5 = lshr i54 %p_Val2_70, %zext_ln635_1

]]></Node>
<StgValue><ssdm name="Range2_V_5"/></StgValue>
</operation>

<operation id="3290" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_52:93  %icmp_ln642_1 = icmp eq i12 %pos2_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642_1"/></StgValue>
</operation>

<operation id="3291" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:94  %Range1_all_zeros_7 = icmp eq i54 %p_Val2_70, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="3292" st_id="545" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:96  %xor_ln639 = xor i1 %icmp_ln631_1, true

]]></Node>
<StgValue><ssdm name="xor_ln639"/></StgValue>
</operation>

<operation id="3293" st_id="545" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:97  %or_ln639_1 = or i1 %tmp_279, %xor_ln639

]]></Node>
<StgValue><ssdm name="or_ln639_1"/></StgValue>
</operation>

<operation id="3294" st_id="545" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:98  %and_ln642_1 = and i1 %icmp_ln642_1, %or_ln639_1

]]></Node>
<StgValue><ssdm name="and_ln642_1"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="3295" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="32">
<![CDATA[
hls_label_52:34  %sext_ln581_1cast = trunc i32 %sext_ln581_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_1cast"/></StgValue>
</operation>

<operation id="3296" st_id="546" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_52:35  %shl_ln604_1 = shl i16 %trunc_ln583_1, %sext_ln581_1cast

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="3297" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:46  %xor_ln416_12 = xor i1 %tmp_276, true

]]></Node>
<StgValue><ssdm name="xor_ln416_12"/></StgValue>
</operation>

<operation id="3298" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:47  %select_ln582_1 = select i1 %icmp_ln582_2, i16 %trunc_ln583_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln582_1"/></StgValue>
</operation>

<operation id="3299" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:48  %xor_ln582_1 = xor i1 %icmp_ln582_2, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="3300" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:49  %and_ln578_1 = and i1 %QUAN_INC_1, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln578_1"/></StgValue>
</operation>

<operation id="3301" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:50  %and_ln403_7 = and i1 %and_ln578_1, %p_Result_85

]]></Node>
<StgValue><ssdm name="and_ln403_7"/></StgValue>
</operation>

<operation id="3302" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:51  %select_ln403_4 = select i1 %and_ln403_7, i16 %p_Val2_62, i16 %select_ln582_1

]]></Node>
<StgValue><ssdm name="select_ln403_4"/></StgValue>
</operation>

<operation id="3303" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:52  %xor_ln403_1 = xor i1 %p_Result_85, true

]]></Node>
<StgValue><ssdm name="xor_ln403_1"/></StgValue>
</operation>

<operation id="3304" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:53  %and_ln403_8 = and i1 %and_ln578_1, %xor_ln403_1

]]></Node>
<StgValue><ssdm name="and_ln403_8"/></StgValue>
</operation>

<operation id="3305" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:54  %select_ln403_5 = select i1 %and_ln403_8, i16 %p_Val2_62, i16 %select_ln403_4

]]></Node>
<StgValue><ssdm name="select_ln403_5"/></StgValue>
</operation>

<operation id="3306" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:56  %and_ln603_7 = and i1 %icmp_ln578_2, %icmp_ln603_1

]]></Node>
<StgValue><ssdm name="and_ln603_7"/></StgValue>
</operation>

<operation id="3307" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:57  %p_Val2_63 = select i1 %and_ln603_7, i16 %shl_ln604_1, i16 %select_ln403_5

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="3308" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:58  %and_ln403_9 = and i1 %and_ln403_7, %xor_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln403_9"/></StgValue>
</operation>

<operation id="3309" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:59  %and_ln603_8 = and i1 %icmp_ln578_2, %icmp_ln603_1

]]></Node>
<StgValue><ssdm name="and_ln603_8"/></StgValue>
</operation>

<operation id="3310" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:60  %xor_ln603_1 = xor i1 %and_ln603_8, true

]]></Node>
<StgValue><ssdm name="xor_ln603_1"/></StgValue>
</operation>

<operation id="3311" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:61  %and_ln603_9 = and i1 %and_ln403_9, %xor_ln603_1

]]></Node>
<StgValue><ssdm name="and_ln603_9"/></StgValue>
</operation>

<operation id="3312" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_52:70  %p_Result_86 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_63, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="3313" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:80  %xor_ln631_1 = xor i1 %tmp_280, true

]]></Node>
<StgValue><ssdm name="xor_ln631_1"/></StgValue>
</operation>

<operation id="3314" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:82  %and_ln631_1 = and i1 %icmp_ln631_1, %xor_ln631_1

]]></Node>
<StgValue><ssdm name="and_ln631_1"/></StgValue>
</operation>

<operation id="3315" st_id="546" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:85  %r_V_9 = lshr i54 -1, %zext_ln635_1

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="3316" st_id="546" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:86  %Range2_all_ones_12 = icmp eq i54 %Range2_V_5, %r_V_9

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="3317" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:87  %select_ln631_1 = select i1 %and_ln631_1, i1 %Range2_all_ones_12, i1 %xor_ln631_1

]]></Node>
<StgValue><ssdm name="select_ln631_1"/></StgValue>
</operation>

<operation id="3318" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:88  %and_ln639_1 = and i1 %icmp_ln631_1, %xor_ln621_4

]]></Node>
<StgValue><ssdm name="and_ln639_1"/></StgValue>
</operation>

<operation id="3319" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:89  %Range1_all_ones_10 = and i1 %select_ln631_1, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="3320" st_id="546" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_52:90  %icmp_ln641_1 = icmp eq i54 %Range2_V_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641_1"/></StgValue>
</operation>

<operation id="3321" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:91  %Range1_all_zeros_6 = xor i1 %Range1_all_ones_11, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="3322" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:92  %and_ln641_1 = and i1 %icmp_ln641_1, %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="and_ln641_1"/></StgValue>
</operation>

<operation id="3323" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
<literal name="and_ln642_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:95  %or_ln645_1 = or i1 %Range1_all_zeros_7, %xor_ln621_4

]]></Node>
<StgValue><ssdm name="or_ln645_1"/></StgValue>
</operation>

<operation id="3324" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:99  %select_ln642_4 = select i1 %and_ln642_1, i1 %Range1_all_ones_11, i1 %xor_ln621_4

]]></Node>
<StgValue><ssdm name="select_ln642_4"/></StgValue>
</operation>

<operation id="3325" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:100  %select_ln639_4 = select i1 %and_ln639_1, i1 %Range1_all_ones_10, i1 %select_ln642_4

]]></Node>
<StgValue><ssdm name="select_ln639_4"/></StgValue>
</operation>

<operation id="3326" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:101  %select_ln642_5 = select i1 %and_ln642_1, i1 %Range1_all_zeros_6, i1 %or_ln645_1

]]></Node>
<StgValue><ssdm name="select_ln642_5"/></StgValue>
</operation>

<operation id="3327" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:102  %select_ln639_5 = select i1 %and_ln639_1, i1 %and_ln641_1, i1 %select_ln642_5

]]></Node>
<StgValue><ssdm name="select_ln639_5"/></StgValue>
</operation>

<operation id="3328" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:103  %deleted_zeros_3 = select i1 %and_ln603_9, i1 %select_ln639_4, i1 %select_ln639_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="3329" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:104  %xor_ln652_7 = xor i1 %and_ln403_7, true

]]></Node>
<StgValue><ssdm name="xor_ln652_7"/></StgValue>
</operation>

<operation id="3330" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:105  %or_ln652_9 = or i1 %tmp_276, %xor_ln652_7

]]></Node>
<StgValue><ssdm name="or_ln652_9"/></StgValue>
</operation>

<operation id="3331" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:106  %or_ln652_7 = or i1 %and_ln603_7, %or_ln652_9

]]></Node>
<StgValue><ssdm name="or_ln652_7"/></StgValue>
</operation>

<operation id="3332" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:107  %xor_ln652_5 = xor i1 %select_ln631_1, true

]]></Node>
<StgValue><ssdm name="xor_ln652_5"/></StgValue>
</operation>

<operation id="3333" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:108  %or_ln652_3 = or i1 %or_ln652_7, %xor_ln652_5

]]></Node>
<StgValue><ssdm name="or_ln652_3"/></StgValue>
</operation>

<operation id="3334" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:109  %and_ln652_1 = and i1 %select_ln639_4, %or_ln652_7

]]></Node>
<StgValue><ssdm name="and_ln652_1"/></StgValue>
</operation>

<operation id="3335" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_52:110  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="3336" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:111  %or_ln652_5 = or i1 %tmp_281, %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="or_ln652_5"/></StgValue>
</operation>

<operation id="3337" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:112  %deleted_ones_7 = select i1 %or_ln652_3, i1 %and_ln652_1, i1 %or_ln652_5

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="3338" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:113  %and_ln654_1 = and i1 %and_ln603_9, %select_ln639_4

]]></Node>
<StgValue><ssdm name="and_ln654_1"/></StgValue>
</operation>

<operation id="3339" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:114  %empty_271 = xor i1 %and_ln654_1, true

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="3340" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:115  %xor_ln621_1 = xor i1 %icmp_ln621_1, true

]]></Node>
<StgValue><ssdm name="xor_ln621_1"/></StgValue>
</operation>

<operation id="3341" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:116  %or_ln557_1 = or i1 %deleted_ones_7, %xor_ln621_1

]]></Node>
<StgValue><ssdm name="or_ln557_1"/></StgValue>
</operation>

<operation id="3342" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:117  %and_ln621_12 = and i1 %p_Result_86, %xor_ln621_1

]]></Node>
<StgValue><ssdm name="and_ln621_12"/></StgValue>
</operation>

<operation id="3343" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:118  %and_ln621_13 = and i1 %and_ln621_12, %p_Result_83

]]></Node>
<StgValue><ssdm name="and_ln621_13"/></StgValue>
</operation>

<operation id="3344" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:119  %and_ln557_1 = and i1 %icmp_ln621_1, %p_Result_83

]]></Node>
<StgValue><ssdm name="and_ln557_1"/></StgValue>
</operation>

<operation id="3345" st_id="546" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_52:120  %select_ln557_1 = select i1 %and_ln557_1, i1 %empty_271, i1 %and_ln621_13

]]></Node>
<StgValue><ssdm name="select_ln557_1"/></StgValue>
</operation>

<operation id="3346" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:121  %xor_ln658 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="xor_ln658"/></StgValue>
</operation>

<operation id="3347" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:122  %and_ln658_4 = and i1 %icmp_ln621_1, %xor_ln658

]]></Node>
<StgValue><ssdm name="and_ln658_4"/></StgValue>
</operation>

<operation id="3348" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:123  %or_ln658_1 = or i1 %p_Result_86, %and_ln658_4

]]></Node>
<StgValue><ssdm name="or_ln658_1"/></StgValue>
</operation>

<operation id="3349" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:124  %xor_ln658_5 = xor i1 %p_Result_83, true

]]></Node>
<StgValue><ssdm name="xor_ln658_5"/></StgValue>
</operation>

<operation id="3350" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:125  %overflow_7 = and i1 %or_ln658_1, %xor_ln658_5

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="3351" st_id="546" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:126  %and_ln659_4 = and i1 %p_Result_86, %or_ln557_1

]]></Node>
<StgValue><ssdm name="and_ln659_4"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="3352" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_52:0  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="3353" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_52:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln614"/></StgValue>
</operation>

<operation id="3354" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="16">
<![CDATA[
hls_label_52:2  %zext_ln615 = zext i16 %i102_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln615"/></StgValue>
</operation>

<operation id="3355" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:127  %xor_ln659_1 = xor i1 %and_ln659_4, true

]]></Node>
<StgValue><ssdm name="xor_ln659_1"/></StgValue>
</operation>

<operation id="3356" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:128  %underflow_7 = and i1 %select_ln557_1, %xor_ln659_1

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="3357" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:129  %or_ln340_19 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="3358" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:130  %xor_ln340_1 = xor i1 %select_ln557_1, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="3359" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:131  %or_ln340_25 = or i1 %overflow_7, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="3360" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:132  %or_ln340_24 = or i1 %or_ln340_25, %and_ln659_4

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="3361" st_id="547" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:133  %select_ln340_6 = select i1 %or_ln340_19, i16 32767, i16 %p_Val2_63

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="3362" st_id="547" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:134  %select_ln571_4 = select i1 %icmp_ln571_1, i16 0, i16 -32768

]]></Node>
<StgValue><ssdm name="select_ln571_4"/></StgValue>
</operation>

<operation id="3363" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:135  %or_ln571_1 = or i1 %icmp_ln571_1, %underflow_7

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="3364" st_id="547" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:136  %select_ln571_5 = select i1 %or_ln571_1, i16 %select_ln571_4, i16 %p_Val2_63

]]></Node>
<StgValue><ssdm name="select_ln571_5"/></StgValue>
</operation>

<operation id="3365" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:137  %sel_tmp128_demorgan = or i1 %icmp_ln571_1, %icmp304

]]></Node>
<StgValue><ssdm name="sel_tmp128_demorgan"/></StgValue>
</operation>

<operation id="3366" st_id="547" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:138  %sel_tmp129 = select i1 %sel_tmp128_demorgan, i16 %select_ln571_5, i16 %p_Val2_63

]]></Node>
<StgValue><ssdm name="sel_tmp129"/></StgValue>
</operation>

<operation id="3367" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:139  %xor_ln571_1 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="3368" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:140  %and_ln340_4 = and i1 %or_ln340_24, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln340_4"/></StgValue>
</operation>

<operation id="3369" st_id="547" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_52:141  %and_ln340_5 = and i1 %and_ln340_4, %icmp304

]]></Node>
<StgValue><ssdm name="and_ln340_5"/></StgValue>
</operation>

<operation id="3370" st_id="547" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_52:142  %select_ln340_13 = select i1 %and_ln340_5, i16 %select_ln340_6, i16 %sel_tmp129

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="3371" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_52:143  %bufferd_V_addr_1 = getelementptr [48000 x i16]* %bufferd_V, i64 0, i64 %zext_ln615

]]></Node>
<StgValue><ssdm name="bufferd_V_addr_1"/></StgValue>
</operation>

<operation id="3372" st_id="547" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_52:144  store i16 %select_ln340_13, i16* %bufferd_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln615"/></StgValue>
</operation>

<operation id="3373" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_52:145  %empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str57, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="3374" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="0">
<![CDATA[
hls_label_52:146  br label %.preheader3976

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="3375" st_id="548" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="58" op_54_bw="26" op_55_bw="42">
<![CDATA[
:0  call fastcc void @gradient([102400 x i16]* %z_gradswxf_V, [102400 x i16]* %z_gradswxg_V, [102400 x i16]* %z_gradswxi_V, [102400 x i16]* %z_gradswxo_V, [102400 x i16]* %z_gradswxf2_V, [102400 x i16]* %z_gradswxg2_V, [102400 x i16]* %z_gradswxi2_V, [102400 x i16]* %z_gradswxo2_V, [102400 x i16]* %z_gradswhf_V, [102400 x i16]* %z_gradswhg_V, [102400 x i16]* %z_gradswhi_V, [102400 x i16]* %z_gradswho_V, [102400 x i16]* %z_gradswhf2_V, [102400 x i16]* %z_gradswhg2_V, [102400 x i16]* %z_gradswhi2_V, [102400 x i16]* %z_gradswho2_V, [320 x i16]* %z_gradsbf_V, [320 x i16]* %z_gradsbg_V, [320 x i16]* %z_gradsbi_V, [320 x i16]* %z_gradsbo_V, [320 x i16]* %z_gradsbf2_V, [320 x i16]* %z_gradsbg2_V, [320 x i16]* %z_gradsbi2_V, [320 x i16]* %z_gradsbo2_V, [48000 x i16]* %z_hs_V, [24320 x i16]* %z_lstm_f_V, [24320 x i16]* %z_lstm_g_V, [24320 x i16]* %z_lstm_i_V, [24320 x i16]* %z_lstm_o_V, [194560 x i16]* %z_lstm_cache_V, [24320 x i16]* %z_lstm2_f_V, [24320 x i16]* %z_lstm2_g_V, [24320 x i16]* %z_lstm2_i_V, [24320 x i16]* %z_lstm2_o_V, [194560 x i16]* %z_lstm2_cache_V, [48000 x i16]* %bufferd_V, [102400 x i16]* %wxf_V_68, [102400 x i16]* %wxg_V_69, [102400 x i16]* %wxi_V_70, [102400 x i16]* %wxo_V_71, [102400 x i16]* %whf_V_72, [102400 x i16]* %whg_V_73, [102400 x i16]* %whi_V_74, [102400 x i16]* %who_V_75, [102400 x i16]* %wxf2_V_76, [102400 x i16]* %wxg2_V_77, [102400 x i16]* %wxi2_V_78, [102400 x i16]* %wxo2_V_79, [102400 x i16]* %whf2_V_80, [102400 x i16]* %whg2_V_81, [102400 x i16]* %whi2_V_82, [102400 x i16]* %who2_V_83)

]]></Node>
<StgValue><ssdm name="call_ln618"/></StgValue>
</operation>

<operation id="3376" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="62">
<![CDATA[
:1  %zext_ln623_3 = zext i62 %tmp_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln623_3"/></StgValue>
</operation>

<operation id="3377" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2  %gmem_addr_50 = getelementptr i32* %gmem, i64 %zext_ln623_3

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="3378" st_id="548" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_wr_req207 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_50, i32 24000)

]]></Node>
<StgValue><ssdm name="p_wr_req207"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="3379" st_id="549" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="58" op_54_bw="26" op_55_bw="42">
<![CDATA[
:0  call fastcc void @gradient([102400 x i16]* %z_gradswxf_V, [102400 x i16]* %z_gradswxg_V, [102400 x i16]* %z_gradswxi_V, [102400 x i16]* %z_gradswxo_V, [102400 x i16]* %z_gradswxf2_V, [102400 x i16]* %z_gradswxg2_V, [102400 x i16]* %z_gradswxi2_V, [102400 x i16]* %z_gradswxo2_V, [102400 x i16]* %z_gradswhf_V, [102400 x i16]* %z_gradswhg_V, [102400 x i16]* %z_gradswhi_V, [102400 x i16]* %z_gradswho_V, [102400 x i16]* %z_gradswhf2_V, [102400 x i16]* %z_gradswhg2_V, [102400 x i16]* %z_gradswhi2_V, [102400 x i16]* %z_gradswho2_V, [320 x i16]* %z_gradsbf_V, [320 x i16]* %z_gradsbg_V, [320 x i16]* %z_gradsbi_V, [320 x i16]* %z_gradsbo_V, [320 x i16]* %z_gradsbf2_V, [320 x i16]* %z_gradsbg2_V, [320 x i16]* %z_gradsbi2_V, [320 x i16]* %z_gradsbo2_V, [48000 x i16]* %z_hs_V, [24320 x i16]* %z_lstm_f_V, [24320 x i16]* %z_lstm_g_V, [24320 x i16]* %z_lstm_i_V, [24320 x i16]* %z_lstm_o_V, [194560 x i16]* %z_lstm_cache_V, [24320 x i16]* %z_lstm2_f_V, [24320 x i16]* %z_lstm2_g_V, [24320 x i16]* %z_lstm2_i_V, [24320 x i16]* %z_lstm2_o_V, [194560 x i16]* %z_lstm2_cache_V, [48000 x i16]* %bufferd_V, [102400 x i16]* %wxf_V_68, [102400 x i16]* %wxg_V_69, [102400 x i16]* %wxi_V_70, [102400 x i16]* %wxo_V_71, [102400 x i16]* %whf_V_72, [102400 x i16]* %whg_V_73, [102400 x i16]* %whi_V_74, [102400 x i16]* %who_V_75, [102400 x i16]* %wxf2_V_76, [102400 x i16]* %wxg2_V_77, [102400 x i16]* %wxi2_V_78, [102400 x i16]* %wxo2_V_79, [102400 x i16]* %whf2_V_80, [102400 x i16]* %whg2_V_81, [102400 x i16]* %whi2_V_82, [102400 x i16]* %who2_V_83)

]]></Node>
<StgValue><ssdm name="call_ln618"/></StgValue>
</operation>

<operation id="3380" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln620"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="3381" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %i103_0 = phi i15 [ 0, %2 ], [ %i_54, %hls_label_53 ]

]]></Node>
<StgValue><ssdm name="i103_0"/></StgValue>
</operation>

<operation id="3382" st_id="550" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %icmp_ln620 = icmp eq i15 %i103_0, -8768

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="3383" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="3384" st_id="550" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %i_54 = add i15 %i103_0, 1

]]></Node>
<StgValue><ssdm name="i_54"/></StgValue>
</operation>

<operation id="3385" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln620, label %4, label %hls_label_53

]]></Node>
<StgValue><ssdm name="br_ln620"/></StgValue>
</operation>

<operation id="3386" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="15">
<![CDATA[
hls_label_53:2  %zext_ln623_2 = zext i15 %i103_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln623_2"/></StgValue>
</operation>

<operation id="3387" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_53:3  %bufferd_V_addr = getelementptr [48000 x i16]* %bufferd_V, i64 0, i64 %zext_ln623_2

]]></Node>
<StgValue><ssdm name="bufferd_V_addr"/></StgValue>
</operation>

<operation id="3388" st_id="550" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="16">
<![CDATA[
hls_label_53:4  %tmp_V_16 = load i16* %bufferd_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="3389" st_id="551" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="16">
<![CDATA[
hls_label_53:4  %tmp_V_16 = load i16* %bufferd_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="3390" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_53:6  %p_Result_87 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_16, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="3391" st_id="552" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_53:5  %icmp_ln935 = icmp eq i16 %tmp_V_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="3392" st_id="552" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="p_Result_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_53:7  %tmp_V = sub i16 0, %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="3393" st_id="552" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_53:8  %tmp_V_17 = select i1 %p_Result_87, i16 %tmp_V, i16 %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="3394" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_53:9  %p_Result_5 = call i16 @llvm.part.select.i16(i16 %tmp_V_17, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="3395" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_53:10  %p_Result_88 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_5)

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="3396" st_id="552" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_53:11  %l = call i32 @llvm.cttz.i32(i32 %p_Result_88, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="3397" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="32">
<![CDATA[
hls_label_53:47  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="3398" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_53:12  %sub_ln944 = sub nsw i32 16, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="3399" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="32">
<![CDATA[
hls_label_53:13  %trunc_ln944 = trunc i32 %sub_ln944 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="3400" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_53:14  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="3401" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_53:15  %tmp_283 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="3402" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_53:16  %icmp_ln947 = icmp sgt i31 %tmp_283, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="3403" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="5" op_0_bw="32">
<![CDATA[
hls_label_53:17  %trunc_ln947 = trunc i32 %sub_ln944 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="3404" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_53:18  %sub_ln947 = sub i5 9, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="3405" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="5">
<![CDATA[
hls_label_53:19  %zext_ln947 = zext i5 %sub_ln947 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="3406" st_id="553" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_53:20  %lshr_ln947 = lshr i16 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="3407" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_53:21  %p_Result_s = and i16 %tmp_V_17, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="3408" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_53:22  %icmp_ln947_3 = icmp ne i16 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_3"/></StgValue>
</operation>

<operation id="3409" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_53:23  %a = and i1 %icmp_ln947, %icmp_ln947_3

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="3410" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_53:24  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3411" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_53:25  %xor_ln949 = xor i1 %tmp_284, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="3412" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_53:26  %add_ln949 = add i16 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="3413" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_53:27  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_17, i16 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="3414" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_53:28  %and_ln949 = and i1 %p_Result_8, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="3415" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_53:29  %or_ln949_2 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949_2"/></StgValue>
</operation>

<operation id="3416" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_53:30  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="3417" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_53:33  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="3418" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_53:34  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="3419" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_53:37  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="3420" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="16">
<![CDATA[
hls_label_53:31  %m = zext i16 %tmp_V_17 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="3421" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="16">
<![CDATA[
hls_label_53:32  %zext_ln957_3 = zext i16 %tmp_V_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_3"/></StgValue>
</operation>

<operation id="3422" st_id="554" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_53:35  %lshr_ln958 = lshr i32 %zext_ln957_3, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="3423" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="32">
<![CDATA[
hls_label_53:36  %zext_ln958 = zext i32 %lshr_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="3424" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="32">
<![CDATA[
hls_label_53:38  %zext_ln958_3 = zext i32 %sub_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_3"/></StgValue>
</operation>

<operation id="3425" st_id="554" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_53:39  %shl_ln958 = shl i64 %m, %zext_ln958_3

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="3426" st_id="554" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_53:40  %m_12 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="3427" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="32">
<![CDATA[
hls_label_53:41  %zext_ln961 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="3428" st_id="554" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_53:42  %m_13 = add i64 %m_12, %zext_ln961

]]></Node>
<StgValue><ssdm name="m_13"/></StgValue>
</operation>

<operation id="3429" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_53:43  %m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_13, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="3430" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="63">
<![CDATA[
hls_label_53:44  %m_22 = zext i63 %m_s to i64

]]></Node>
<StgValue><ssdm name="m_22"/></StgValue>
</operation>

<operation id="3431" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_53:45  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_13, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3432" st_id="554" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_53:46  %select_ln964 = select i1 %tmp_285, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="3433" st_id="554" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_53:48  %sub_ln964 = sub i8 4, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="3434" st_id="554" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_53:49  %add_ln964 = add i8 %select_ln964, %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="3435" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_53:50  %tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_87, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="3436" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_53:51  %p_Result_89 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_22, i9 %tmp_54, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="3437" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="64">
<![CDATA[
hls_label_53:52  %trunc_ln738 = trunc i64 %p_Result_89 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738"/></StgValue>
</operation>

<operation id="3438" st_id="554" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_53:53  %select_ln623 = select i1 %icmp_ln935, i32 0, i32 %trunc_ln738

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="3439" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_53:0  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3440" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_53:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln622"/></StgValue>
</operation>

<operation id="3441" st_id="555" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
hls_label_53:54  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_50, i32 %select_ln623, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln623"/></StgValue>
</operation>

<operation id="3442" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_53:55  %empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="3443" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="0">
<![CDATA[
hls_label_53:56  br label %3

]]></Node>
<StgValue><ssdm name="br_ln620"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="3444" st_id="556" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp208 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="p_wr_resp208"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="3445" st_id="557" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp208 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="p_wr_resp208"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="3446" st_id="558" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp208 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="p_wr_resp208"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="3447" st_id="559" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp208 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="p_wr_resp208"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="3448" st_id="560" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp208 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="p_wr_resp208"/></StgValue>
</operation>

<operation id="3449" st_id="560" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln626 = icmp eq i32 %count_read, 100

]]></Node>
<StgValue><ssdm name="icmp_ln626"/></StgValue>
</operation>

<operation id="3450" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln626, label %5, label %.loopexit3975

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="3451" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:0  call fastcc void @update([102400 x i16]* %wxf_V_68, [102400 x i16]* %z_gradswxf_V, [102400 x i16]* %h_wxf_V_92)

]]></Node>
<StgValue><ssdm name="call_ln628"/></StgValue>
</operation>

<operation id="3452" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:1  call fastcc void @update([102400 x i16]* %wxg_V_69, [102400 x i16]* %z_gradswxg_V, [102400 x i16]* %h_wxg_V_93)

]]></Node>
<StgValue><ssdm name="call_ln629"/></StgValue>
</operation>

<operation id="3453" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:2  call fastcc void @update([102400 x i16]* %wxi_V_70, [102400 x i16]* %z_gradswxi_V, [102400 x i16]* %h_wxi_V_94)

]]></Node>
<StgValue><ssdm name="call_ln630"/></StgValue>
</operation>

<operation id="3454" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:3  call fastcc void @update([102400 x i16]* %wxo_V_71, [102400 x i16]* %z_gradswxo_V, [102400 x i16]* %h_wxo_V_95)

]]></Node>
<StgValue><ssdm name="call_ln631"/></StgValue>
</operation>

<operation id="3455" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:4  call fastcc void @update([102400 x i16]* %whf_V_72, [102400 x i16]* %z_gradswhf_V, [102400 x i16]* %h_whf_V_96)

]]></Node>
<StgValue><ssdm name="call_ln634"/></StgValue>
</operation>

<operation id="3456" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:5  call fastcc void @update([102400 x i16]* %whg_V_73, [102400 x i16]* %z_gradswhg_V, [102400 x i16]* %h_whg_V_97)

]]></Node>
<StgValue><ssdm name="call_ln635"/></StgValue>
</operation>

<operation id="3457" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:6  call fastcc void @update([102400 x i16]* %whi_V_74, [102400 x i16]* %z_gradswhi_V, [102400 x i16]* %h_whi_V_98)

]]></Node>
<StgValue><ssdm name="call_ln636"/></StgValue>
</operation>

<operation id="3458" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:7  call fastcc void @update([102400 x i16]* %who_V_75, [102400 x i16]* %z_gradswho_V, [102400 x i16]* %h_who_V_99)

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>

<operation id="3459" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:8  call fastcc void @updateb([320 x i16]* %bf_V_84, [320 x i16]* %z_gradsbf_V, [320 x i16]* %h_bf_V_108)

]]></Node>
<StgValue><ssdm name="call_ln639"/></StgValue>
</operation>

<operation id="3460" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:9  call fastcc void @updateb([320 x i16]* %bg_V_85, [320 x i16]* %z_gradsbg_V, [320 x i16]* %h_bg_V_109)

]]></Node>
<StgValue><ssdm name="call_ln640"/></StgValue>
</operation>

<operation id="3461" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:10  call fastcc void @updateb([320 x i16]* %bi_V_86, [320 x i16]* %z_gradsbi_V, [320 x i16]* %h_bi_V_110)

]]></Node>
<StgValue><ssdm name="call_ln641"/></StgValue>
</operation>

<operation id="3462" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:11  call fastcc void @updateb([320 x i16]* %bo_V_87, [320 x i16]* %z_gradsbo_V, [320 x i16]* %h_bo_V_111)

]]></Node>
<StgValue><ssdm name="call_ln642"/></StgValue>
</operation>

<operation id="3463" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:12  call fastcc void @update([102400 x i16]* %wxf2_V_76, [102400 x i16]* %z_gradswxf2_V, [102400 x i16]* %h_wxf2_V_100)

]]></Node>
<StgValue><ssdm name="call_ln645"/></StgValue>
</operation>

<operation id="3464" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:13  call fastcc void @update([102400 x i16]* %wxg2_V_77, [102400 x i16]* %z_gradswxg2_V, [102400 x i16]* %h_wxg2_V_101)

]]></Node>
<StgValue><ssdm name="call_ln646"/></StgValue>
</operation>

<operation id="3465" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:14  call fastcc void @update([102400 x i16]* %wxi2_V_78, [102400 x i16]* %z_gradswxi2_V, [102400 x i16]* %h_wxi2_V_102)

]]></Node>
<StgValue><ssdm name="call_ln647"/></StgValue>
</operation>

<operation id="3466" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:15  call fastcc void @update([102400 x i16]* %wxo2_V_79, [102400 x i16]* %z_gradswxo2_V, [102400 x i16]* %h_wxo2_V_103)

]]></Node>
<StgValue><ssdm name="call_ln648"/></StgValue>
</operation>

<operation id="3467" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:16  call fastcc void @update([102400 x i16]* %whf2_V_80, [102400 x i16]* %z_gradswhf2_V, [102400 x i16]* %h_whf2_V_104)

]]></Node>
<StgValue><ssdm name="call_ln650"/></StgValue>
</operation>

<operation id="3468" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:17  call fastcc void @update([102400 x i16]* %whg2_V_81, [102400 x i16]* %z_gradswhg2_V, [102400 x i16]* %h_whg2_V_105)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>

<operation id="3469" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:18  call fastcc void @update([102400 x i16]* %whi2_V_82, [102400 x i16]* %z_gradswhi2_V, [102400 x i16]* %h_whi2_V_106)

]]></Node>
<StgValue><ssdm name="call_ln652"/></StgValue>
</operation>

<operation id="3470" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:19  call fastcc void @update([102400 x i16]* %who2_V_83, [102400 x i16]* %z_gradswho2_V, [102400 x i16]* %h_who2_V_107)

]]></Node>
<StgValue><ssdm name="call_ln653"/></StgValue>
</operation>

<operation id="3471" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:20  call fastcc void @updateb([320 x i16]* %bf2_V_88, [320 x i16]* %z_gradsbf2_V, [320 x i16]* %h_bf2_V_112)

]]></Node>
<StgValue><ssdm name="call_ln655"/></StgValue>
</operation>

<operation id="3472" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:21  call fastcc void @updateb([320 x i16]* %bg2_V_89, [320 x i16]* %z_gradsbg2_V, [320 x i16]* %h_bg2_V_113)

]]></Node>
<StgValue><ssdm name="call_ln656"/></StgValue>
</operation>

<operation id="3473" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:22  call fastcc void @updateb([320 x i16]* %bi2_V_90, [320 x i16]* %z_gradsbi2_V, [320 x i16]* %h_bi2_V_114)

]]></Node>
<StgValue><ssdm name="call_ln657"/></StgValue>
</operation>

<operation id="3474" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:23  call fastcc void @updateb([320 x i16]* %bo2_V_91, [320 x i16]* %z_gradsbo2_V, [320 x i16]* %h_bo2_V_115)

]]></Node>
<StgValue><ssdm name="call_ln658"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="3475" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:0  call fastcc void @update([102400 x i16]* %wxf_V_68, [102400 x i16]* %z_gradswxf_V, [102400 x i16]* %h_wxf_V_92)

]]></Node>
<StgValue><ssdm name="call_ln628"/></StgValue>
</operation>

<operation id="3476" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:1  call fastcc void @update([102400 x i16]* %wxg_V_69, [102400 x i16]* %z_gradswxg_V, [102400 x i16]* %h_wxg_V_93)

]]></Node>
<StgValue><ssdm name="call_ln629"/></StgValue>
</operation>

<operation id="3477" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:2  call fastcc void @update([102400 x i16]* %wxi_V_70, [102400 x i16]* %z_gradswxi_V, [102400 x i16]* %h_wxi_V_94)

]]></Node>
<StgValue><ssdm name="call_ln630"/></StgValue>
</operation>

<operation id="3478" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:3  call fastcc void @update([102400 x i16]* %wxo_V_71, [102400 x i16]* %z_gradswxo_V, [102400 x i16]* %h_wxo_V_95)

]]></Node>
<StgValue><ssdm name="call_ln631"/></StgValue>
</operation>

<operation id="3479" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:4  call fastcc void @update([102400 x i16]* %whf_V_72, [102400 x i16]* %z_gradswhf_V, [102400 x i16]* %h_whf_V_96)

]]></Node>
<StgValue><ssdm name="call_ln634"/></StgValue>
</operation>

<operation id="3480" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:5  call fastcc void @update([102400 x i16]* %whg_V_73, [102400 x i16]* %z_gradswhg_V, [102400 x i16]* %h_whg_V_97)

]]></Node>
<StgValue><ssdm name="call_ln635"/></StgValue>
</operation>

<operation id="3481" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:6  call fastcc void @update([102400 x i16]* %whi_V_74, [102400 x i16]* %z_gradswhi_V, [102400 x i16]* %h_whi_V_98)

]]></Node>
<StgValue><ssdm name="call_ln636"/></StgValue>
</operation>

<operation id="3482" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:7  call fastcc void @update([102400 x i16]* %who_V_75, [102400 x i16]* %z_gradswho_V, [102400 x i16]* %h_who_V_99)

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>

<operation id="3483" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:8  call fastcc void @updateb([320 x i16]* %bf_V_84, [320 x i16]* %z_gradsbf_V, [320 x i16]* %h_bf_V_108)

]]></Node>
<StgValue><ssdm name="call_ln639"/></StgValue>
</operation>

<operation id="3484" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:9  call fastcc void @updateb([320 x i16]* %bg_V_85, [320 x i16]* %z_gradsbg_V, [320 x i16]* %h_bg_V_109)

]]></Node>
<StgValue><ssdm name="call_ln640"/></StgValue>
</operation>

<operation id="3485" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:10  call fastcc void @updateb([320 x i16]* %bi_V_86, [320 x i16]* %z_gradsbi_V, [320 x i16]* %h_bi_V_110)

]]></Node>
<StgValue><ssdm name="call_ln641"/></StgValue>
</operation>

<operation id="3486" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:11  call fastcc void @updateb([320 x i16]* %bo_V_87, [320 x i16]* %z_gradsbo_V, [320 x i16]* %h_bo_V_111)

]]></Node>
<StgValue><ssdm name="call_ln642"/></StgValue>
</operation>

<operation id="3487" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:12  call fastcc void @update([102400 x i16]* %wxf2_V_76, [102400 x i16]* %z_gradswxf2_V, [102400 x i16]* %h_wxf2_V_100)

]]></Node>
<StgValue><ssdm name="call_ln645"/></StgValue>
</operation>

<operation id="3488" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:13  call fastcc void @update([102400 x i16]* %wxg2_V_77, [102400 x i16]* %z_gradswxg2_V, [102400 x i16]* %h_wxg2_V_101)

]]></Node>
<StgValue><ssdm name="call_ln646"/></StgValue>
</operation>

<operation id="3489" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:14  call fastcc void @update([102400 x i16]* %wxi2_V_78, [102400 x i16]* %z_gradswxi2_V, [102400 x i16]* %h_wxi2_V_102)

]]></Node>
<StgValue><ssdm name="call_ln647"/></StgValue>
</operation>

<operation id="3490" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:15  call fastcc void @update([102400 x i16]* %wxo2_V_79, [102400 x i16]* %z_gradswxo2_V, [102400 x i16]* %h_wxo2_V_103)

]]></Node>
<StgValue><ssdm name="call_ln648"/></StgValue>
</operation>

<operation id="3491" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:16  call fastcc void @update([102400 x i16]* %whf2_V_80, [102400 x i16]* %z_gradswhf2_V, [102400 x i16]* %h_whf2_V_104)

]]></Node>
<StgValue><ssdm name="call_ln650"/></StgValue>
</operation>

<operation id="3492" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:17  call fastcc void @update([102400 x i16]* %whg2_V_81, [102400 x i16]* %z_gradswhg2_V, [102400 x i16]* %h_whg2_V_105)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>

<operation id="3493" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:18  call fastcc void @update([102400 x i16]* %whi2_V_82, [102400 x i16]* %z_gradswhi2_V, [102400 x i16]* %h_whi2_V_106)

]]></Node>
<StgValue><ssdm name="call_ln652"/></StgValue>
</operation>

<operation id="3494" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:19  call fastcc void @update([102400 x i16]* %who2_V_83, [102400 x i16]* %z_gradswho2_V, [102400 x i16]* %h_who2_V_107)

]]></Node>
<StgValue><ssdm name="call_ln653"/></StgValue>
</operation>

<operation id="3495" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:20  call fastcc void @updateb([320 x i16]* %bf2_V_88, [320 x i16]* %z_gradsbf2_V, [320 x i16]* %h_bf2_V_112)

]]></Node>
<StgValue><ssdm name="call_ln655"/></StgValue>
</operation>

<operation id="3496" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:21  call fastcc void @updateb([320 x i16]* %bg2_V_89, [320 x i16]* %z_gradsbg2_V, [320 x i16]* %h_bg2_V_113)

]]></Node>
<StgValue><ssdm name="call_ln656"/></StgValue>
</operation>

<operation id="3497" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:22  call fastcc void @updateb([320 x i16]* %bi2_V_90, [320 x i16]* %z_gradsbi2_V, [320 x i16]* %h_bi2_V_114)

]]></Node>
<StgValue><ssdm name="call_ln657"/></StgValue>
</operation>

<operation id="3498" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
:23  call fastcc void @updateb([320 x i16]* %bo2_V_91, [320 x i16]* %z_gradsbo2_V, [320 x i16]* %h_bo2_V_115)

]]></Node>
<StgValue><ssdm name="call_ln658"/></StgValue>
</operation>

<operation id="3499" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %6

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="3500" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %i104_0 = phi i17 [ 0, %5 ], [ %i_56, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849 ]

]]></Node>
<StgValue><ssdm name="i104_0"/></StgValue>
</operation>

<operation id="3501" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3502" st_id="562" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %icmp_ln662 = icmp eq i17 %i104_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln662"/></StgValue>
</operation>

<operation id="3503" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_275 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="3504" st_id="562" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %i_56 = add i17 %i104_0, 1

]]></Node>
<StgValue><ssdm name="i_56"/></StgValue>
</operation>

<operation id="3505" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln662, label %.preheader3974.preheader, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="3506" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="64" op_0_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:0  %zext_ln664 = zext i17 %i104_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln664"/></StgValue>
</operation>

<operation id="3507" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:1  %z_gradswxf_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxf_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxf_V_addr_1"/></StgValue>
</operation>

<operation id="3508" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:2  store i16 0, i16* %z_gradswxf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln664"/></StgValue>
</operation>

<operation id="3509" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:3  %z_gradswxg_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxg_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxg_V_addr_1"/></StgValue>
</operation>

<operation id="3510" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:4  store i16 0, i16* %z_gradswxg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="3511" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:5  %z_gradswxi_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxi_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxi_V_addr_1"/></StgValue>
</operation>

<operation id="3512" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:6  store i16 0, i16* %z_gradswxi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="3513" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:7  %z_gradswxo_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxo_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxo_V_addr_1"/></StgValue>
</operation>

<operation id="3514" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:8  store i16 0, i16* %z_gradswxo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="3515" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:9  %z_gradswhf_V_addr_1 = getelementptr [102400 x i16]* %z_gradswhf_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswhf_V_addr_1"/></StgValue>
</operation>

<operation id="3516" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:10  store i16 0, i16* %z_gradswhf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="3517" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:11  %z_gradswhg_V_addr_1 = getelementptr [102400 x i16]* %z_gradswhg_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswhg_V_addr_1"/></StgValue>
</operation>

<operation id="3518" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:12  store i16 0, i16* %z_gradswhg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln669"/></StgValue>
</operation>

<operation id="3519" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:13  %z_gradswhi_V_addr_1 = getelementptr [102400 x i16]* %z_gradswhi_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswhi_V_addr_1"/></StgValue>
</operation>

<operation id="3520" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:14  store i16 0, i16* %z_gradswhi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="3521" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:15  %z_gradswho_V_addr_1 = getelementptr [102400 x i16]* %z_gradswho_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswho_V_addr_1"/></StgValue>
</operation>

<operation id="3522" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:16  store i16 0, i16* %z_gradswho_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="3523" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:17  %z_gradswxf2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxf2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxf2_V_addr_1"/></StgValue>
</operation>

<operation id="3524" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:18  store i16 0, i16* %z_gradswxf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="3525" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:19  %z_gradswxg2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxg2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxg2_V_addr_1"/></StgValue>
</operation>

<operation id="3526" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:20  store i16 0, i16* %z_gradswxg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="3527" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:21  %z_gradswxi2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxi2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxi2_V_addr_1"/></StgValue>
</operation>

<operation id="3528" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:22  store i16 0, i16* %z_gradswxi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln674"/></StgValue>
</operation>

<operation id="3529" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:23  %z_gradswxo2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswxo2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswxo2_V_addr_1"/></StgValue>
</operation>

<operation id="3530" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:24  store i16 0, i16* %z_gradswxo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="3531" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:25  %z_gradswhf2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswhf2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswhf2_V_addr_1"/></StgValue>
</operation>

<operation id="3532" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:26  store i16 0, i16* %z_gradswhf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln676"/></StgValue>
</operation>

<operation id="3533" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:27  %z_gradswhg2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswhg2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswhg2_V_addr_1"/></StgValue>
</operation>

<operation id="3534" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:28  store i16 0, i16* %z_gradswhg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln677"/></StgValue>
</operation>

<operation id="3535" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:29  %z_gradswhi2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswhi2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswhi2_V_addr_1"/></StgValue>
</operation>

<operation id="3536" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:30  store i16 0, i16* %z_gradswhi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln678"/></StgValue>
</operation>

<operation id="3537" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:31  %z_gradswho2_V_addr_1 = getelementptr [102400 x i16]* %z_gradswho2_V, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="z_gradswho2_V_addr_1"/></StgValue>
</operation>

<operation id="3538" st_id="562" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:32  store i16 0, i16* %z_gradswho2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln679"/></StgValue>
</operation>

<operation id="3539" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i849:33  br label %6

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="3540" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="0">
<![CDATA[
.preheader3974.preheader:0  br label %.preheader3974

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="3541" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3974:0  %i105_0 = phi i9 [ %i_57, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257 ], [ 0, %.preheader3974.preheader ]

]]></Node>
<StgValue><ssdm name="i105_0"/></StgValue>
</operation>

<operation id="3542" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3974:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3543" st_id="564" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3974:2  %icmp_ln682 = icmp eq i9 %i105_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln682"/></StgValue>
</operation>

<operation id="3544" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3974:3  %empty_276 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="3545" st_id="564" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3974:4  %i_57 = add i9 %i105_0, 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="3546" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3974:5  br i1 %icmp_ln682, label %.loopexit3975.loopexit, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257

]]></Node>
<StgValue><ssdm name="br_ln682"/></StgValue>
</operation>

<operation id="3547" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:0  %zext_ln684 = zext i9 %i105_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln684"/></StgValue>
</operation>

<operation id="3548" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:1  %z_gradsbf_V_addr_1 = getelementptr [320 x i16]* %z_gradsbf_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbf_V_addr_1"/></StgValue>
</operation>

<operation id="3549" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:2  store i16 0, i16* %z_gradsbf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="3550" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:3  %z_gradsbg_V_addr_1 = getelementptr [320 x i16]* %z_gradsbg_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbg_V_addr_1"/></StgValue>
</operation>

<operation id="3551" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:4  store i16 0, i16* %z_gradsbg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln685"/></StgValue>
</operation>

<operation id="3552" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:5  %z_gradsbi_V_addr_1 = getelementptr [320 x i16]* %z_gradsbi_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbi_V_addr_1"/></StgValue>
</operation>

<operation id="3553" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:6  store i16 0, i16* %z_gradsbi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln686"/></StgValue>
</operation>

<operation id="3554" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:7  %z_gradsbo_V_addr_1 = getelementptr [320 x i16]* %z_gradsbo_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbo_V_addr_1"/></StgValue>
</operation>

<operation id="3555" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:8  store i16 0, i16* %z_gradsbo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln687"/></StgValue>
</operation>

<operation id="3556" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:9  %z_gradsbf2_V_addr_1 = getelementptr [320 x i16]* %z_gradsbf2_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbf2_V_addr_1"/></StgValue>
</operation>

<operation id="3557" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:10  store i16 0, i16* %z_gradsbf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln688"/></StgValue>
</operation>

<operation id="3558" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:11  %z_gradsbg2_V_addr_1 = getelementptr [320 x i16]* %z_gradsbg2_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbg2_V_addr_1"/></StgValue>
</operation>

<operation id="3559" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:12  store i16 0, i16* %z_gradsbg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="3560" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:13  %z_gradsbi2_V_addr_1 = getelementptr [320 x i16]* %z_gradsbi2_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbi2_V_addr_1"/></StgValue>
</operation>

<operation id="3561" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:14  store i16 0, i16* %z_gradsbi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>

<operation id="3562" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:15  %z_gradsbo2_V_addr_1 = getelementptr [320 x i16]* %z_gradsbo2_V, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="z_gradsbo2_V_addr_1"/></StgValue>
</operation>

<operation id="3563" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:16  store i16 0, i16* %z_gradsbo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="3564" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i257:17  br label %.preheader3974

]]></Node>
<StgValue><ssdm name="br_ln682"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="3565" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
<literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3975.loopexit:0  br label %.loopexit3975

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3566" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3975:0  br label %.loopexit3977

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="3567" st_id="565" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit3977:0  %icmp_ln706 = icmp eq i32 %count_read, 500

]]></Node>
<StgValue><ssdm name="icmp_ln706"/></StgValue>
</operation>

<operation id="3568" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit3977:1  br i1 %icmp_ln706, label %.preheader3973.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln706"/></StgValue>
</operation>

<operation id="3569" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0">
<![CDATA[
.preheader3973.preheader:0  br label %.preheader3973

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="3570" st_id="566" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3980.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 24000)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="3571" st_id="567" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3980.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 24000)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="3572" st_id="568" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3980.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 24000)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="3573" st_id="569" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3980.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 24000)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="3574" st_id="570" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3980.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 24000)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="3575" st_id="571" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3980.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 24000)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="3576" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="0" op_0_bw="0">
<![CDATA[
.preheader3980.preheader:3  br label %.preheader3980

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="3577" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader3980:0  %i97_0 = phi i15 [ %i_51, %hls_label_49 ], [ 0, %.preheader3980.preheader ]

]]></Node>
<StgValue><ssdm name="i97_0"/></StgValue>
</operation>

<operation id="3578" st_id="572" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader3980:1  %icmp_ln582 = icmp eq i15 %i97_0, -8768

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="3579" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3980:2  %empty_261 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="3580" st_id="572" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader3980:3  %i_51 = add i15 %i97_0, 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="3581" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3980:4  br i1 %icmp_ln582, label %.preheader3978.preheader, label %hls_label_49

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="3582" st_id="573" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_49:3  %gmem_addr_48_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_48)

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="3583" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32">
<![CDATA[
hls_label_49:4  %bitcast_ln585 = bitcast i32 %gmem_addr_48_read to float

]]></Node>
<StgValue><ssdm name="bitcast_ln585"/></StgValue>
</operation>

<operation id="3584" st_id="574" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="32">
<![CDATA[
hls_label_49:5  %d_assign = fpext float %bitcast_ln585 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="3585" st_id="575" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="32">
<![CDATA[
hls_label_49:5  %d_assign = fpext float %bitcast_ln585 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="3586" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64">
<![CDATA[
hls_label_49:6  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="3587" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="63" op_0_bw="64">
<![CDATA[
hls_label_49:7  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="3588" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_49:8  %p_Result_76 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="3589" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_49:9  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="3590" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="52" op_0_bw="64">
<![CDATA[
hls_label_49:12  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="3591" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="12" op_0_bw="11">
<![CDATA[
hls_label_49:10  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="3592" st_id="576" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:11  %exp_V = add i12 -1023, %zext_ln461

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="3593" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
hls_label_49:13  %tmp_48 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="3594" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="54" op_0_bw="53">
<![CDATA[
hls_label_49:14  %p_Result_77 = zext i53 %tmp_48 to i54

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="3595" st_id="576" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
<literal name="p_Result_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:15  %man_V_5 = sub i54 0, %p_Result_77

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="3596" st_id="576" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_49:17  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="3597" st_id="576" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:18  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="3598" st_id="576" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:19  %QUAN_INC = icmp sgt i12 %F2, 12

]]></Node>
<StgValue><ssdm name="QUAN_INC"/></StgValue>
</operation>

<operation id="3599" st_id="576" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:20  %add_ln581 = add i12 -12, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="3600" st_id="576" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:21  %sub_ln581 = sub i12 12, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="3601" st_id="576" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_49:22  %sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="3602" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_49:27  %tmp_263 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3603" st_id="576" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_49:28  %icmp_ln603 = icmp eq i8 %tmp_263, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="3604" st_id="576" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:37  %icmp_ln591 = icmp sgt i12 %add_ln581, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="3605" st_id="576" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_49:62  %tmp139_cast_cast = select i1 %QUAN_INC, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp139_cast_cast"/></StgValue>
</operation>

<operation id="3606" st_id="576" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:63  %empty_262 = add i12 %tmp139_cast_cast, %exp_V

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="3607" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_49:64  %tmp_267 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_262, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="3608" st_id="577" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
hls_label_49:16  %p_Val2_s = select i1 %p_Result_76, i54 %man_V_5, i54 %p_Result_77

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="3609" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="12">
<![CDATA[
hls_label_49:23  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="3610" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:24  %icmp_ln582_1 = icmp eq i12 %F2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="3611" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="54">
<![CDATA[
hls_label_49:25  %trunc_ln583 = trunc i54 %p_Val2_s to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="3612" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:26  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="3613" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="54" op_0_bw="32">
<![CDATA[
hls_label_49:29  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="3614" st_id="577" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:30  %ashr_ln586 = ashr i54 %p_Val2_s, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="3615" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="16" op_0_bw="54">
<![CDATA[
hls_label_49:31  %trunc_ln586 = trunc i54 %ashr_ln586 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="3616" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_49:32  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %gmem_addr_48_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3617" st_id="577" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:33  %select_ln588 = select i1 %tmp_264, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="3618" st_id="577" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:36  %p_Val2_55 = select i1 %icmp_ln585, i16 %trunc_ln586, i16 %select_ln588

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="3619" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:38  %add_ln591 = add i12 -13, %F2

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="3620" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="12">
<![CDATA[
hls_label_49:39  %sext_ln591 = sext i12 %add_ln591 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="3621" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
hls_label_49:40  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %sext_ln591) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="3622" st_id="577" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:41  %qb = select i1 %icmp_ln591, i1 %p_Result_76, i1 %p_Result_2

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="3623" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_49:42  %p_Result_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_55, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="3624" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="16" op_0_bw="1">
<![CDATA[
hls_label_49:43  %zext_ln415 = zext i1 %qb to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="3625" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_49:44  %p_Val2_56 = add i16 %p_Val2_55, %zext_ln415

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="3626" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_49:45  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_56, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="3627" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:55  %icmp_ln578 = icmp slt i12 %F2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln578"/></StgValue>
</operation>

<operation id="3628" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_49:65  %icmp270 = icmp sgt i10 %tmp_267, 0

]]></Node>
<StgValue><ssdm name="icmp270"/></StgValue>
</operation>

<operation id="3629" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:66  %pos1 = add i12 4, %F2

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="3630" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="12">
<![CDATA[
hls_label_49:67  %sext_ln618 = sext i12 %pos1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="3631" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:68  %pos2 = add i12 5, %F2

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="3632" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="12">
<![CDATA[
hls_label_49:69  %sext_ln619 = sext i12 %pos2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619"/></StgValue>
</operation>

<operation id="3633" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:71  %icmp_ln621 = icmp slt i12 %pos1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621"/></StgValue>
</operation>

<operation id="3634" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_49:72  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3635" st_id="577" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:73  %xor_ln621_3 = xor i1 %tmp_269, true

]]></Node>
<StgValue><ssdm name="xor_ln621_3"/></StgValue>
</operation>

<operation id="3636" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="54" op_0_bw="32">
<![CDATA[
hls_label_49:74  %zext_ln623 = zext i32 %sext_ln618 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623"/></StgValue>
</operation>

<operation id="3637" st_id="577" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:75  %ashr_ln623 = ashr i54 %p_Val2_s, %zext_ln623

]]></Node>
<StgValue><ssdm name="ashr_ln623"/></StgValue>
</operation>

<operation id="3638" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="54">
<![CDATA[
hls_label_49:76  %lD = trunc i54 %ashr_ln623 to i1

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="3639" st_id="577" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:77  %and_ln621 = and i1 %lD, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="and_ln621"/></StgValue>
</operation>

<operation id="3640" st_id="577" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:78  %Range1_all_ones_9 = and i1 %and_ln621, %icmp_ln621

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="3641" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_49:79  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="3642" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:81  %icmp_ln631 = icmp slt i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="3643" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="54" op_0_bw="32">
<![CDATA[
hls_label_49:83  %zext_ln635 = zext i32 %sext_ln619 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="3644" st_id="577" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:84  %Range2_V_3 = lshr i54 %p_Val2_s, %zext_ln635

]]></Node>
<StgValue><ssdm name="Range2_V_3"/></StgValue>
</operation>

<operation id="3645" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_49:93  %icmp_ln642 = icmp eq i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642"/></StgValue>
</operation>

<operation id="3646" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:94  %Range1_all_zeros_5 = icmp eq i54 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="3647" st_id="577" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:96  %xor_ln639_3 = xor i1 %icmp_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln639_3"/></StgValue>
</operation>

<operation id="3648" st_id="577" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:97  %or_ln639 = or i1 %tmp_269, %xor_ln639_3

]]></Node>
<StgValue><ssdm name="or_ln639"/></StgValue>
</operation>

<operation id="3649" st_id="577" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:98  %and_ln642 = and i1 %icmp_ln642, %or_ln639

]]></Node>
<StgValue><ssdm name="and_ln642"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="3650" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="32">
<![CDATA[
hls_label_49:34  %sext_ln581cast = trunc i32 %sext_ln581 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="3651" st_id="578" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_49:35  %shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="3652" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:46  %xor_ln416 = xor i1 %tmp_266, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="3653" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:47  %select_ln582 = select i1 %icmp_ln582_1, i16 %trunc_ln583, i16 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="3654" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:48  %xor_ln582 = xor i1 %icmp_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="3655" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:49  %and_ln578 = and i1 %QUAN_INC, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln578"/></StgValue>
</operation>

<operation id="3656" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:50  %and_ln403 = and i1 %and_ln578, %p_Result_78

]]></Node>
<StgValue><ssdm name="and_ln403"/></StgValue>
</operation>

<operation id="3657" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:51  %select_ln403 = select i1 %and_ln403, i16 %p_Val2_56, i16 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln403"/></StgValue>
</operation>

<operation id="3658" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:52  %xor_ln403 = xor i1 %p_Result_78, true

]]></Node>
<StgValue><ssdm name="xor_ln403"/></StgValue>
</operation>

<operation id="3659" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:53  %and_ln403_5 = and i1 %and_ln578, %xor_ln403

]]></Node>
<StgValue><ssdm name="and_ln403_5"/></StgValue>
</operation>

<operation id="3660" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:54  %select_ln403_3 = select i1 %and_ln403_5, i16 %p_Val2_56, i16 %select_ln403

]]></Node>
<StgValue><ssdm name="select_ln403_3"/></StgValue>
</operation>

<operation id="3661" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:56  %and_ln603 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="3662" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:57  %p_Val2_57 = select i1 %and_ln603, i16 %shl_ln604, i16 %select_ln403_3

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="3663" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:58  %and_ln403_6 = and i1 %and_ln403, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln403_6"/></StgValue>
</operation>

<operation id="3664" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:59  %and_ln603_5 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_5"/></StgValue>
</operation>

<operation id="3665" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:60  %xor_ln603 = xor i1 %and_ln603_5, true

]]></Node>
<StgValue><ssdm name="xor_ln603"/></StgValue>
</operation>

<operation id="3666" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:61  %and_ln603_6 = and i1 %and_ln403_6, %xor_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_6"/></StgValue>
</operation>

<operation id="3667" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_49:70  %p_Result_79 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="3668" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:80  %xor_ln631 = xor i1 %tmp_270, true

]]></Node>
<StgValue><ssdm name="xor_ln631"/></StgValue>
</operation>

<operation id="3669" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:82  %and_ln631 = and i1 %icmp_ln631, %xor_ln631

]]></Node>
<StgValue><ssdm name="and_ln631"/></StgValue>
</operation>

<operation id="3670" st_id="578" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:85  %r_V = lshr i54 -1, %zext_ln635

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="3671" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:86  %Range2_all_ones = icmp eq i54 %Range2_V_3, %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="3672" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:87  %select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones, i1 %xor_ln631

]]></Node>
<StgValue><ssdm name="select_ln631"/></StgValue>
</operation>

<operation id="3673" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:88  %and_ln639 = and i1 %icmp_ln631, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="and_ln639"/></StgValue>
</operation>

<operation id="3674" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:89  %Range1_all_ones = and i1 %select_ln631, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="3675" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_49:90  %icmp_ln641 = icmp eq i54 %Range2_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641"/></StgValue>
</operation>

<operation id="3676" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:91  %Range1_all_zeros = xor i1 %Range1_all_ones_9, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="3677" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:92  %and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="and_ln641"/></StgValue>
</operation>

<operation id="3678" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
<literal name="and_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:95  %or_ln645 = or i1 %Range1_all_zeros_5, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="or_ln645"/></StgValue>
</operation>

<operation id="3679" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:99  %select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_9, i1 %xor_ln621_3

]]></Node>
<StgValue><ssdm name="select_ln642"/></StgValue>
</operation>

<operation id="3680" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:100  %select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones, i1 %select_ln642

]]></Node>
<StgValue><ssdm name="select_ln639"/></StgValue>
</operation>

<operation id="3681" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:101  %select_ln642_3 = select i1 %and_ln642, i1 %Range1_all_zeros, i1 %or_ln645

]]></Node>
<StgValue><ssdm name="select_ln642_3"/></StgValue>
</operation>

<operation id="3682" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:102  %select_ln639_3 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_3

]]></Node>
<StgValue><ssdm name="select_ln639_3"/></StgValue>
</operation>

<operation id="3683" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:103  %deleted_zeros = select i1 %and_ln603_6, i1 %select_ln639, i1 %select_ln639_3

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="3684" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:104  %xor_ln652_6 = xor i1 %and_ln403, true

]]></Node>
<StgValue><ssdm name="xor_ln652_6"/></StgValue>
</operation>

<operation id="3685" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:105  %or_ln652_8 = or i1 %tmp_266, %xor_ln652_6

]]></Node>
<StgValue><ssdm name="or_ln652_8"/></StgValue>
</operation>

<operation id="3686" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:106  %or_ln652_6 = or i1 %and_ln603, %or_ln652_8

]]></Node>
<StgValue><ssdm name="or_ln652_6"/></StgValue>
</operation>

<operation id="3687" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:107  %xor_ln652_4 = xor i1 %select_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln652_4"/></StgValue>
</operation>

<operation id="3688" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:108  %or_ln652 = or i1 %or_ln652_6, %xor_ln652_4

]]></Node>
<StgValue><ssdm name="or_ln652"/></StgValue>
</operation>

<operation id="3689" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:109  %and_ln652 = and i1 %select_ln639, %or_ln652_6

]]></Node>
<StgValue><ssdm name="and_ln652"/></StgValue>
</operation>

<operation id="3690" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_49:110  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="3691" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:111  %or_ln652_4 = or i1 %tmp_271, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="or_ln652_4"/></StgValue>
</operation>

<operation id="3692" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:112  %deleted_ones = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_4

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="3693" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:113  %and_ln654 = and i1 %and_ln603_6, %select_ln639

]]></Node>
<StgValue><ssdm name="and_ln654"/></StgValue>
</operation>

<operation id="3694" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:114  %empty_263 = xor i1 %and_ln654, true

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="3695" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:115  %xor_ln621 = xor i1 %icmp_ln621, true

]]></Node>
<StgValue><ssdm name="xor_ln621"/></StgValue>
</operation>

<operation id="3696" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:116  %or_ln557 = or i1 %deleted_ones, %xor_ln621

]]></Node>
<StgValue><ssdm name="or_ln557"/></StgValue>
</operation>

<operation id="3697" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:117  %and_ln621_8 = and i1 %p_Result_79, %xor_ln621

]]></Node>
<StgValue><ssdm name="and_ln621_8"/></StgValue>
</operation>

<operation id="3698" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:118  %and_ln621_9 = and i1 %and_ln621_8, %p_Result_76

]]></Node>
<StgValue><ssdm name="and_ln621_9"/></StgValue>
</operation>

<operation id="3699" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:119  %and_ln557 = and i1 %icmp_ln621, %p_Result_76

]]></Node>
<StgValue><ssdm name="and_ln557"/></StgValue>
</operation>

<operation id="3700" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_49:120  %select_ln557 = select i1 %and_ln557, i1 %empty_263, i1 %and_ln621_9

]]></Node>
<StgValue><ssdm name="select_ln557"/></StgValue>
</operation>

<operation id="3701" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:121  %xor_ln658_4 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln658_4"/></StgValue>
</operation>

<operation id="3702" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:122  %and_ln658 = and i1 %icmp_ln621, %xor_ln658_4

]]></Node>
<StgValue><ssdm name="and_ln658"/></StgValue>
</operation>

<operation id="3703" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:123  %or_ln658 = or i1 %p_Result_79, %and_ln658

]]></Node>
<StgValue><ssdm name="or_ln658"/></StgValue>
</operation>

<operation id="3704" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:124  %xor_ln658_3 = xor i1 %p_Result_76, true

]]></Node>
<StgValue><ssdm name="xor_ln658_3"/></StgValue>
</operation>

<operation id="3705" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:125  %overflow = and i1 %or_ln658, %xor_ln658_3

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="3706" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:126  %and_ln659 = and i1 %p_Result_79, %or_ln557

]]></Node>
<StgValue><ssdm name="and_ln659"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="3707" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_49:0  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str54)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="3708" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_49:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln584"/></StgValue>
</operation>

<operation id="3709" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="15">
<![CDATA[
hls_label_49:2  %zext_ln585 = zext i15 %i97_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln585"/></StgValue>
</operation>

<operation id="3710" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:127  %xor_ln659 = xor i1 %and_ln659, true

]]></Node>
<StgValue><ssdm name="xor_ln659"/></StgValue>
</operation>

<operation id="3711" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:128  %underflow = and i1 %select_ln557, %xor_ln659

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="3712" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:129  %or_ln340 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="3713" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:130  %xor_ln340 = xor i1 %select_ln557, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="3714" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:131  %or_ln340_23 = or i1 %overflow, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="3715" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:132  %or_ln340_22 = or i1 %or_ln340_23, %and_ln659

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="3716" st_id="579" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:133  %select_ln340 = select i1 %or_ln340, i16 32767, i16 %p_Val2_57

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="3717" st_id="579" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:134  %select_ln571 = select i1 %icmp_ln571, i16 0, i16 -32768

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="3718" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:135  %or_ln571 = or i1 %icmp_ln571, %underflow

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="3719" st_id="579" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:136  %select_ln571_3 = select i1 %or_ln571, i16 %select_ln571, i16 %p_Val2_57

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="3720" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:137  %sel_tmp57_demorgan = or i1 %icmp_ln571, %icmp270

]]></Node>
<StgValue><ssdm name="sel_tmp57_demorgan"/></StgValue>
</operation>

<operation id="3721" st_id="579" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:138  %sel_tmp58 = select i1 %sel_tmp57_demorgan, i16 %select_ln571_3, i16 %p_Val2_57

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="3722" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:139  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="3723" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:140  %and_ln340 = and i1 %or_ln340_22, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="3724" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_49:141  %and_ln340_3 = and i1 %and_ln340, %icmp270

]]></Node>
<StgValue><ssdm name="and_ln340_3"/></StgValue>
</operation>

<operation id="3725" st_id="579" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_49:142  %select_ln340_12 = select i1 %and_ln340_3, i16 %select_ln340, i16 %sel_tmp58

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="3726" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_49:143  %bufferx_V_addr = getelementptr [24000 x i16]* %bufferx_V, i64 0, i64 %zext_ln585

]]></Node>
<StgValue><ssdm name="bufferx_V_addr"/></StgValue>
</operation>

<operation id="3727" st_id="579" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
hls_label_49:144  store i16 %select_ln340_12, i16* %bufferx_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln585"/></StgValue>
</operation>

<operation id="3728" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_49:145  %empty_264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str54, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="3729" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="0">
<![CDATA[
hls_label_49:146  br label %.preheader3980

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="3730" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0">
<![CDATA[
.preheader3978.preheader:0  br label %.preheader3978

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="3731" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader3978:0  %i99_0 = phi i16 [ %i_53, %hls_label_50 ], [ 0, %.preheader3978.preheader ]

]]></Node>
<StgValue><ssdm name="i99_0"/></StgValue>
</operation>

<operation id="3732" st_id="581" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3978:1  %icmp_ln592 = icmp eq i16 %i99_0, -17536

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="3733" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3978:2  %empty_265 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48000, i64 48000, i64 48000)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="3734" st_id="581" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3978:3  %i_53 = add i16 %i99_0, 1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="3735" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3978:4  br i1 %icmp_ln592, label %0, label %hls_label_50

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="3736" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_50:0  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3737" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_50:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln594"/></StgValue>
</operation>

<operation id="3738" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="64" op_0_bw="16">
<![CDATA[
hls_label_50:2  %zext_ln595 = zext i16 %i99_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="3739" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_50:3  %buffery_V_addr = getelementptr [48000 x i16]* %buffery_V, i64 0, i64 %zext_ln595

]]></Node>
<StgValue><ssdm name="buffery_V_addr"/></StgValue>
</operation>

<operation id="3740" st_id="581" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_50:4  store i16 0, i16* %buffery_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln595"/></StgValue>
</operation>

<operation id="3741" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_50:5  %empty_266 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str55, i32 %tmp_51)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="3742" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="0">
<![CDATA[
hls_label_50:6  br label %.preheader3978

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="3743" st_id="582" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="58" op_38_bw="26" op_39_bw="42">
<![CDATA[
:0  call fastcc void @predict([24320 x i16]* %z_lstm_f_V, [24320 x i16]* %z_lstm_g_V, [24320 x i16]* %z_lstm_i_V, [24320 x i16]* %z_lstm_o_V, [194560 x i16]* %z_lstm_cache_V, [24320 x i16]* %z_lstm2_f_V, [24320 x i16]* %z_lstm2_g_V, [24320 x i16]* %z_lstm2_i_V, [24320 x i16]* %z_lstm2_o_V, [194560 x i16]* %z_lstm2_cache_V, [24000 x i16]* %bufferx_V, [48000 x i16]* %buffery_V, [102400 x i16]* %wxf_V_68, [102400 x i16]* %wxg_V_69, [102400 x i16]* %wxi_V_70, [102400 x i16]* %wxo_V_71, [102400 x i16]* %whf_V_72, [102400 x i16]* %whg_V_73, [102400 x i16]* %whi_V_74, [102400 x i16]* %who_V_75, [102400 x i16]* %wxf2_V_76, [102400 x i16]* %wxg2_V_77, [102400 x i16]* %wxi2_V_78, [102400 x i16]* %wxo2_V_79, [102400 x i16]* %whf2_V_80, [102400 x i16]* %whg2_V_81, [102400 x i16]* %whi2_V_82, [102400 x i16]* %who2_V_83, [320 x i16]* %bf_V_84, [320 x i16]* %bg_V_85, [320 x i16]* %bi_V_86, [320 x i16]* %bo_V_87, [320 x i16]* %bf2_V_88, [320 x i16]* %bg2_V_89, [320 x i16]* %bi2_V_90, [320 x i16]* %bo2_V_91)

]]></Node>
<StgValue><ssdm name="call_ln598"/></StgValue>
</operation>

<operation id="3744" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="62">
<![CDATA[
:1  %zext_ln603_1 = zext i62 %tmp_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln603_1"/></StgValue>
</operation>

<operation id="3745" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2  %gmem_addr_51 = getelementptr i32* %gmem, i64 %zext_ln603_1

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="3746" st_id="582" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_51, i32 48000)

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="3747" st_id="583" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="58" op_38_bw="26" op_39_bw="42">
<![CDATA[
:0  call fastcc void @predict([24320 x i16]* %z_lstm_f_V, [24320 x i16]* %z_lstm_g_V, [24320 x i16]* %z_lstm_i_V, [24320 x i16]* %z_lstm_o_V, [194560 x i16]* %z_lstm_cache_V, [24320 x i16]* %z_lstm2_f_V, [24320 x i16]* %z_lstm2_g_V, [24320 x i16]* %z_lstm2_i_V, [24320 x i16]* %z_lstm2_o_V, [194560 x i16]* %z_lstm2_cache_V, [24000 x i16]* %bufferx_V, [48000 x i16]* %buffery_V, [102400 x i16]* %wxf_V_68, [102400 x i16]* %wxg_V_69, [102400 x i16]* %wxi_V_70, [102400 x i16]* %wxo_V_71, [102400 x i16]* %whf_V_72, [102400 x i16]* %whg_V_73, [102400 x i16]* %whi_V_74, [102400 x i16]* %who_V_75, [102400 x i16]* %wxf2_V_76, [102400 x i16]* %wxg2_V_77, [102400 x i16]* %wxi2_V_78, [102400 x i16]* %wxo2_V_79, [102400 x i16]* %whf2_V_80, [102400 x i16]* %whg2_V_81, [102400 x i16]* %whi2_V_82, [102400 x i16]* %who2_V_83, [320 x i16]* %bf_V_84, [320 x i16]* %bg_V_85, [320 x i16]* %bi_V_86, [320 x i16]* %bo_V_87, [320 x i16]* %bf2_V_88, [320 x i16]* %bg2_V_89, [320 x i16]* %bi2_V_90, [320 x i16]* %bo2_V_91)

]]></Node>
<StgValue><ssdm name="call_ln598"/></StgValue>
</operation>

<operation id="3748" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="3749" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %i100_0 = phi i16 [ 0, %0 ], [ %i_55, %hls_label_51 ]

]]></Node>
<StgValue><ssdm name="i100_0"/></StgValue>
</operation>

<operation id="3750" st_id="584" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln600 = icmp eq i16 %i100_0, -17536

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="3751" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_267 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48000, i64 48000, i64 48000)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="3752" st_id="584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %i_55 = add i16 %i100_0, 1

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="3753" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln600, label %.loopexit3977.loopexit, label %hls_label_51

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="3754" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="16">
<![CDATA[
hls_label_51:2  %zext_ln603 = zext i16 %i100_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln603"/></StgValue>
</operation>

<operation id="3755" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51:3  %buffery_V_addr_1 = getelementptr [48000 x i16]* %buffery_V, i64 0, i64 %zext_ln603

]]></Node>
<StgValue><ssdm name="buffery_V_addr_1"/></StgValue>
</operation>

<operation id="3756" st_id="584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16">
<![CDATA[
hls_label_51:4  %tmp_V_14 = load i16* %buffery_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="3757" st_id="585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16">
<![CDATA[
hls_label_51:4  %tmp_V_14 = load i16* %buffery_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="3758" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_51:6  %p_Result_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="3759" st_id="586" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51:5  %icmp_ln935_1 = icmp eq i16 %tmp_V_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="3760" st_id="586" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="p_Result_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51:7  %tmp_V_12 = sub i16 0, %tmp_V_14

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="3761" st_id="586" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_51:8  %tmp_V_15 = select i1 %p_Result_80, i16 %tmp_V_12, i16 %tmp_V_14

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="3762" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51:9  %p_Result_71 = call i16 @llvm.part.select.i16(i16 %tmp_V_15, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="3763" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_51:10  %p_Result_81 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_71)

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="3764" st_id="586" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_51:11  %l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_81, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="3765" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="8" op_0_bw="32">
<![CDATA[
hls_label_51:47  %trunc_ln943_1 = trunc i32 %l_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="3766" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_51:12  %sub_ln944_1 = sub nsw i32 16, %l_1

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="3767" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="16" op_0_bw="32">
<![CDATA[
hls_label_51:13  %trunc_ln944_1 = trunc i32 %sub_ln944_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944_1"/></StgValue>
</operation>

<operation id="3768" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_51:14  %lsb_index_1 = add nsw i32 -24, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="3769" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51:15  %tmp_287 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3770" st_id="587" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_51:16  %icmp_ln947_4 = icmp sgt i31 %tmp_287, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_4"/></StgValue>
</operation>

<operation id="3771" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="5" op_0_bw="32">
<![CDATA[
hls_label_51:17  %trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="3772" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_51:18  %sub_ln947_1 = sub i5 9, %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="3773" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="16" op_0_bw="5">
<![CDATA[
hls_label_51:19  %zext_ln947_1 = zext i5 %sub_ln947_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="3774" st_id="587" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51:20  %lshr_ln947_1 = lshr i16 -1, %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="3775" st_id="587" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51:21  %p_Result_73 = and i16 %tmp_V_15, %lshr_ln947_1

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="3776" st_id="587" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51:22  %icmp_ln947_5 = icmp ne i16 %p_Result_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_5"/></StgValue>
</operation>

<operation id="3777" st_id="587" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51:23  %a_1 = and i1 %icmp_ln947_4, %icmp_ln947_5

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="3778" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_51:24  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3779" st_id="587" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51:25  %xor_ln949_1 = xor i1 %tmp_288, true

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="3780" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51:26  %add_ln949_1 = add i16 -24, %trunc_ln944_1

]]></Node>
<StgValue><ssdm name="add_ln949_1"/></StgValue>
</operation>

<operation id="3781" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_51:27  %p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_15, i16 %add_ln949_1)

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="3782" st_id="587" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51:28  %and_ln949_1 = and i1 %p_Result_74, %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="3783" st_id="587" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51:29  %or_ln949 = or i1 %and_ln949_1, %a_1

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="3784" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_51:30  %or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln949_1"/></StgValue>
</operation>

<operation id="3785" st_id="587" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_51:33  %icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_1"/></StgValue>
</operation>

<operation id="3786" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_51:34  %add_ln958_1 = add nsw i32 -25, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="add_ln958_1"/></StgValue>
</operation>

<operation id="3787" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_51:37  %sub_ln958_1 = sub i32 25, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln958_1"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="3788" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="16">
<![CDATA[
hls_label_51:31  %m_16 = zext i16 %tmp_V_15 to i64

]]></Node>
<StgValue><ssdm name="m_16"/></StgValue>
</operation>

<operation id="3789" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="16">
<![CDATA[
hls_label_51:32  %zext_ln957_4 = zext i16 %tmp_V_15 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_4"/></StgValue>
</operation>

<operation id="3790" st_id="588" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_51:35  %lshr_ln958_1 = lshr i32 %zext_ln957_4, %add_ln958_1

]]></Node>
<StgValue><ssdm name="lshr_ln958_1"/></StgValue>
</operation>

<operation id="3791" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="32">
<![CDATA[
hls_label_51:36  %zext_ln958_4 = zext i32 %lshr_ln958_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_4"/></StgValue>
</operation>

<operation id="3792" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="32">
<![CDATA[
hls_label_51:38  %zext_ln958_5 = zext i32 %sub_ln958_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_5"/></StgValue>
</operation>

<operation id="3793" st_id="588" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_51:39  %shl_ln958_1 = shl i64 %m_16, %zext_ln958_5

]]></Node>
<StgValue><ssdm name="shl_ln958_1"/></StgValue>
</operation>

<operation id="3794" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51:40  %m_17 = select i1 %icmp_ln958_1, i64 %zext_ln958_4, i64 %shl_ln958_1

]]></Node>
<StgValue><ssdm name="m_17"/></StgValue>
</operation>

<operation id="3795" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="32">
<![CDATA[
hls_label_51:41  %zext_ln961_1 = zext i32 %or_ln949_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="3796" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_51:42  %m_18 = add i64 %m_17, %zext_ln961_1

]]></Node>
<StgValue><ssdm name="m_18"/></StgValue>
</operation>

<operation id="3797" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51:43  %m_1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_18, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="3798" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="63">
<![CDATA[
hls_label_51:44  %m_21 = zext i63 %m_1 to i64

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="3799" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_51:45  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_18, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3800" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_51:46  %select_ln964_1 = select i1 %tmp_289, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_1"/></StgValue>
</operation>

<operation id="3801" st_id="588" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_51:48  %sub_ln964_1 = sub i8 4, %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="3802" st_id="588" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_51:49  %add_ln964_1 = add i8 %select_ln964_1, %sub_ln964_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="3803" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_51:50  %tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_80, i8 %add_ln964_1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="3804" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_51:51  %p_Result_82 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_21, i9 %tmp_55, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="3805" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="64">
<![CDATA[
hls_label_51:52  %trunc_ln738_1 = trunc i64 %p_Result_82 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_1"/></StgValue>
</operation>

<operation id="3806" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_51:53  %select_ln603 = select i1 %icmp_ln935_1, i32 0, i32 %trunc_ln738_1

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="3807" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_51:0  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="3808" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_51:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln602"/></StgValue>
</operation>

<operation id="3809" st_id="589" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
hls_label_51:54  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_51, i32 %select_ln603, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln603"/></StgValue>
</operation>

<operation id="3810" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_51:55  %empty_268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp_53)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="3811" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
hls_label_51:56  br label %1

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="3812" st_id="590" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit3977.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="3813" st_id="591" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit3977.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="3814" st_id="592" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit3977.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="3815" st_id="593" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit3977.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="3816" st_id="594" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit3977.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="3817" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3977.loopexit:1  br label %.loopexit3977

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="3818" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader3973:0  %i106_0 = phi i17 [ %i_58, %7 ], [ 0, %.preheader3973.preheader ]

]]></Node>
<StgValue><ssdm name="i106_0"/></StgValue>
</operation>

<operation id="3819" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3973:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str124)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3820" st_id="595" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3973:2  %icmp_ln708 = icmp eq i17 %i106_0, -28672

]]></Node>
<StgValue><ssdm name="icmp_ln708"/></StgValue>
</operation>

<operation id="3821" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3973:3  %empty_277 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="3822" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader3973:4  %i_58 = add i17 %i106_0, 1

]]></Node>
<StgValue><ssdm name="i_58"/></StgValue>
</operation>

<operation id="3823" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3973:5  br i1 %icmp_ln708, label %.preheader.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln708"/></StgValue>
</operation>

<operation id="3824" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="17">
<![CDATA[
:0  %zext_ln710 = zext i17 %i106_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln710"/></StgValue>
</operation>

<operation id="3825" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %wxf_V_addr_1 = getelementptr [102400 x i16]* %wxf_V_68, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxf_V_addr_1"/></StgValue>
</operation>

<operation id="3826" st_id="595" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="17">
<![CDATA[
:2  %wxf_V_load = load i16* %wxf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxf_V_load"/></StgValue>
</operation>

<operation id="3827" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_290 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i106_0, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="3828" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="63" op_0_bw="16">
<![CDATA[
:4  %zext_ln203_96 = zext i16 %tmp_290 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_96"/></StgValue>
</operation>

<operation id="3829" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="17">
<![CDATA[
:5  %empty_278 = trunc i17 %i106_0 to i1

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="3830" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:7  %add_ln203_48 = add i63 %p_cast156, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_48"/></StgValue>
</operation>

<operation id="3831" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="63">
<![CDATA[
:8  %zext_ln203_97 = zext i63 %add_ln203_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_97"/></StgValue>
</operation>

<operation id="3832" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %gmem_addr_52 = getelementptr i32* %gmem, i64 %zext_ln203_97

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>

<operation id="3833" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %wxg_V_addr_1 = getelementptr [102400 x i16]* %wxg_V_69, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxg_V_addr_1"/></StgValue>
</operation>

<operation id="3834" st_id="595" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="17">
<![CDATA[
:23  %wxg_V_load = load i16* %wxg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxg_V_load"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="3835" st_id="596" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="17">
<![CDATA[
:2  %wxf_V_load = load i16* %wxf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxf_V_load"/></StgValue>
</operation>

<operation id="3836" st_id="596" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3837" st_id="596" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="17">
<![CDATA[
:23  %wxg_V_load = load i16* %wxg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxg_V_load"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="3838" st_id="597" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="17">
<![CDATA[
:2  %wxf_V_load = load i16* %wxf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxf_V_load"/></StgValue>
</operation>

<operation id="3839" st_id="597" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3840" st_id="597" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="17">
<![CDATA[
:23  %wxg_V_load = load i16* %wxg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxg_V_load"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="3841" st_id="598" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="3842" st_id="599" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="3843" st_id="600" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="3844" st_id="601" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="3845" st_id="602" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="3846" st_id="603" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:11  %gmem_addr_52_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_read"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="3847" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:6  %tmp_291 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_278, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3848" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="5">
<![CDATA[
:12  %zext_ln203_98 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_98"/></StgValue>
</operation>

<operation id="3849" st_id="604" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %shl_ln203 = shl i32 65535, %zext_ln203_98

]]></Node>
<StgValue><ssdm name="shl_ln203"/></StgValue>
</operation>

<operation id="3850" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln203 = xor i32 %shl_ln203, -1

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="3851" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %and_ln203 = and i32 %gmem_addr_52_read, %xor_ln203

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="3852" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="16">
<![CDATA[
:16  %zext_ln203_99 = zext i16 %wxf_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_99"/></StgValue>
</operation>

<operation id="3853" st_id="604" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %shl_ln203_1 = shl i32 %zext_ln203_99, %zext_ln203_98

]]></Node>
<StgValue><ssdm name="shl_ln203_1"/></StgValue>
</operation>

<operation id="3854" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %or_ln203 = or i32 %and_ln203, %shl_ln203_1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="3855" st_id="604" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:19  %gmem_addr_52_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_req"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="3856" st_id="605" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:20  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_52, i32 %or_ln203, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln710"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="3857" st_id="606" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_52_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_resp"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="3858" st_id="607" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_52_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_resp"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="3859" st_id="608" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_52_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_resp"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="3860" st_id="609" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_52_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_resp"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="3861" st_id="610" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_52_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_resp"/></StgValue>
</operation>

<operation id="3862" st_id="610" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:24  %add_ln203_49 = add i63 %p_cast157, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_49"/></StgValue>
</operation>

<operation id="3863" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="64" op_0_bw="63">
<![CDATA[
:25  %zext_ln203_100 = zext i63 %add_ln203_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_100"/></StgValue>
</operation>

<operation id="3864" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:26  %gmem_addr_53 = getelementptr i32* %gmem, i64 %zext_ln203_100

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="3865" st_id="611" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="3866" st_id="612" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="3867" st_id="613" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="3868" st_id="614" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="3869" st_id="615" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="3870" st_id="616" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="3871" st_id="617" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="3872" st_id="618" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:28  %gmem_addr_53_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_read"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="3873" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="5">
<![CDATA[
:29  %zext_ln203_101 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_101"/></StgValue>
</operation>

<operation id="3874" st_id="619" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %shl_ln203_2 = shl i32 65535, %zext_ln203_101

]]></Node>
<StgValue><ssdm name="shl_ln203_2"/></StgValue>
</operation>

<operation id="3875" st_id="619" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %xor_ln203_1 = xor i32 %shl_ln203_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_1"/></StgValue>
</operation>

<operation id="3876" st_id="619" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %and_ln203_1 = and i32 %gmem_addr_53_read, %xor_ln203_1

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="3877" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="16">
<![CDATA[
:33  %zext_ln203_102 = zext i16 %wxg_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_102"/></StgValue>
</operation>

<operation id="3878" st_id="619" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %shl_ln203_3 = shl i32 %zext_ln203_102, %zext_ln203_101

]]></Node>
<StgValue><ssdm name="shl_ln203_3"/></StgValue>
</operation>

<operation id="3879" st_id="619" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %or_ln203_1 = or i32 %and_ln203_1, %shl_ln203_3

]]></Node>
<StgValue><ssdm name="or_ln203_1"/></StgValue>
</operation>

<operation id="3880" st_id="619" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:36  %gmem_addr_53_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_req"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="3881" st_id="620" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:37  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_53, i32 %or_ln203_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln711"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="3882" st_id="621" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_53_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_resp"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="3883" st_id="622" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_53_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_resp"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="3884" st_id="623" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_53_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_resp"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="3885" st_id="624" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_53_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_resp"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="3886" st_id="625" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_53_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_resp"/></StgValue>
</operation>

<operation id="3887" st_id="625" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:41  %add_ln203_50 = add i63 %p_cast158, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_50"/></StgValue>
</operation>

<operation id="3888" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="63">
<![CDATA[
:42  %zext_ln203_103 = zext i63 %add_ln203_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_103"/></StgValue>
</operation>

<operation id="3889" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:43  %gmem_addr_54 = getelementptr i32* %gmem, i64 %zext_ln203_103

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="3890" st_id="626" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="3891" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %wxi_V_addr_1 = getelementptr [102400 x i16]* %wxi_V_70, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxi_V_addr_1"/></StgValue>
</operation>

<operation id="3892" st_id="627" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="16" op_0_bw="17">
<![CDATA[
:40  %wxi_V_load = load i16* %wxi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxi_V_load"/></StgValue>
</operation>

<operation id="3893" st_id="627" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3894" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %wxo_V_addr_1 = getelementptr [102400 x i16]* %wxo_V_71, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxo_V_addr_1"/></StgValue>
</operation>

<operation id="3895" st_id="627" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="17">
<![CDATA[
:57  %wxo_V_load = load i16* %wxo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxo_V_load"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="3896" st_id="628" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="16" op_0_bw="17">
<![CDATA[
:40  %wxi_V_load = load i16* %wxi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxi_V_load"/></StgValue>
</operation>

<operation id="3897" st_id="628" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3898" st_id="628" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="17">
<![CDATA[
:57  %wxo_V_load = load i16* %wxo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxo_V_load"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="3899" st_id="629" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="16" op_0_bw="17">
<![CDATA[
:40  %wxi_V_load = load i16* %wxi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxi_V_load"/></StgValue>
</operation>

<operation id="3900" st_id="629" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3901" st_id="629" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="17">
<![CDATA[
:57  %wxo_V_load = load i16* %wxo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxo_V_load"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="3902" st_id="630" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="3903" st_id="631" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="3904" st_id="632" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="3905" st_id="633" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:45  %gmem_addr_54_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_read"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="3906" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="5">
<![CDATA[
:46  %zext_ln203_104 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_104"/></StgValue>
</operation>

<operation id="3907" st_id="634" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %shl_ln203_4 = shl i32 65535, %zext_ln203_104

]]></Node>
<StgValue><ssdm name="shl_ln203_4"/></StgValue>
</operation>

<operation id="3908" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %xor_ln203_2 = xor i32 %shl_ln203_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_2"/></StgValue>
</operation>

<operation id="3909" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %and_ln203_2 = and i32 %gmem_addr_54_read, %xor_ln203_2

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="3910" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="16">
<![CDATA[
:50  %zext_ln203_105 = zext i16 %wxi_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_105"/></StgValue>
</operation>

<operation id="3911" st_id="634" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %shl_ln203_5 = shl i32 %zext_ln203_105, %zext_ln203_104

]]></Node>
<StgValue><ssdm name="shl_ln203_5"/></StgValue>
</operation>

<operation id="3912" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %or_ln203_2 = or i32 %and_ln203_2, %shl_ln203_5

]]></Node>
<StgValue><ssdm name="or_ln203_2"/></StgValue>
</operation>

<operation id="3913" st_id="634" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:53  %gmem_addr_54_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_req"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="3914" st_id="635" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:54  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_54, i32 %or_ln203_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln712"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="3915" st_id="636" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_54_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_resp"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="3916" st_id="637" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_54_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_resp"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="3917" st_id="638" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_54_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_resp"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="3918" st_id="639" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_54_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_resp"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="3919" st_id="640" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_54_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_resp"/></StgValue>
</operation>

<operation id="3920" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:58  %add_ln203_51 = add i63 %p_cast159, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_51"/></StgValue>
</operation>

<operation id="3921" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="63">
<![CDATA[
:59  %zext_ln203_106 = zext i63 %add_ln203_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_106"/></StgValue>
</operation>

<operation id="3922" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:60  %gmem_addr_55 = getelementptr i32* %gmem, i64 %zext_ln203_106

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="3923" st_id="641" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="3924" st_id="642" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="3925" st_id="643" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="3926" st_id="644" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="3927" st_id="645" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="3928" st_id="646" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="3929" st_id="647" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="3930" st_id="648" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:62  %gmem_addr_55_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_read"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="3931" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="5">
<![CDATA[
:63  %zext_ln203_107 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_107"/></StgValue>
</operation>

<operation id="3932" st_id="649" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %shl_ln203_6 = shl i32 65535, %zext_ln203_107

]]></Node>
<StgValue><ssdm name="shl_ln203_6"/></StgValue>
</operation>

<operation id="3933" st_id="649" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %xor_ln203_3 = xor i32 %shl_ln203_6, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_3"/></StgValue>
</operation>

<operation id="3934" st_id="649" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %and_ln203_3 = and i32 %gmem_addr_55_read, %xor_ln203_3

]]></Node>
<StgValue><ssdm name="and_ln203_3"/></StgValue>
</operation>

<operation id="3935" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="16">
<![CDATA[
:67  %zext_ln203_108 = zext i16 %wxo_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_108"/></StgValue>
</operation>

<operation id="3936" st_id="649" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %shl_ln203_7 = shl i32 %zext_ln203_108, %zext_ln203_107

]]></Node>
<StgValue><ssdm name="shl_ln203_7"/></StgValue>
</operation>

<operation id="3937" st_id="649" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %or_ln203_3 = or i32 %and_ln203_3, %shl_ln203_7

]]></Node>
<StgValue><ssdm name="or_ln203_3"/></StgValue>
</operation>

<operation id="3938" st_id="649" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:70  %gmem_addr_55_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_req"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="3939" st_id="650" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:71  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_55, i32 %or_ln203_3, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln713"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="3940" st_id="651" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="3941" st_id="652" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="3942" st_id="653" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="3943" st_id="654" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="3944" st_id="655" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>

<operation id="3945" st_id="655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:75  %add_ln203_52 = add i63 %p_cast160, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_52"/></StgValue>
</operation>

<operation id="3946" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="63">
<![CDATA[
:76  %zext_ln203_109 = zext i63 %add_ln203_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_109"/></StgValue>
</operation>

<operation id="3947" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:77  %gmem_addr_56 = getelementptr i32* %gmem, i64 %zext_ln203_109

]]></Node>
<StgValue><ssdm name="gmem_addr_56"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="3948" st_id="656" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="3949" st_id="657" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="3950" st_id="658" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="3951" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %whf_V_addr_1 = getelementptr [102400 x i16]* %whf_V_72, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="whf_V_addr_1"/></StgValue>
</operation>

<operation id="3952" st_id="659" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="17">
<![CDATA[
:74  %whf_V_load = load i16* %whf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whf_V_load"/></StgValue>
</operation>

<operation id="3953" st_id="659" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3954" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %whg_V_addr_1 = getelementptr [102400 x i16]* %whg_V_73, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="whg_V_addr_1"/></StgValue>
</operation>

<operation id="3955" st_id="659" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="17">
<![CDATA[
:91  %whg_V_load = load i16* %whg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whg_V_load"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="3956" st_id="660" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="17">
<![CDATA[
:74  %whf_V_load = load i16* %whf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whf_V_load"/></StgValue>
</operation>

<operation id="3957" st_id="660" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3958" st_id="660" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="17">
<![CDATA[
:91  %whg_V_load = load i16* %whg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whg_V_load"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="3959" st_id="661" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="17">
<![CDATA[
:74  %whf_V_load = load i16* %whf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whf_V_load"/></StgValue>
</operation>

<operation id="3960" st_id="661" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3961" st_id="661" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="17">
<![CDATA[
:91  %whg_V_load = load i16* %whg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whg_V_load"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="3962" st_id="662" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="3963" st_id="663" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:79  %gmem_addr_56_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_read"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="3964" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="5">
<![CDATA[
:80  %zext_ln203_110 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_110"/></StgValue>
</operation>

<operation id="3965" st_id="664" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %shl_ln203_8 = shl i32 65535, %zext_ln203_110

]]></Node>
<StgValue><ssdm name="shl_ln203_8"/></StgValue>
</operation>

<operation id="3966" st_id="664" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %xor_ln203_4 = xor i32 %shl_ln203_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_4"/></StgValue>
</operation>

<operation id="3967" st_id="664" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %and_ln203_4 = and i32 %gmem_addr_56_read, %xor_ln203_4

]]></Node>
<StgValue><ssdm name="and_ln203_4"/></StgValue>
</operation>

<operation id="3968" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="16">
<![CDATA[
:84  %zext_ln203_111 = zext i16 %whf_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_111"/></StgValue>
</operation>

<operation id="3969" st_id="664" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %shl_ln203_9 = shl i32 %zext_ln203_111, %zext_ln203_110

]]></Node>
<StgValue><ssdm name="shl_ln203_9"/></StgValue>
</operation>

<operation id="3970" st_id="664" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %or_ln203_4 = or i32 %and_ln203_4, %shl_ln203_9

]]></Node>
<StgValue><ssdm name="or_ln203_4"/></StgValue>
</operation>

<operation id="3971" st_id="664" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:87  %gmem_addr_56_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_req"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="3972" st_id="665" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:88  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_56, i32 %or_ln203_4, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln714"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="3973" st_id="666" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="3974" st_id="667" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="3975" st_id="668" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="3976" st_id="669" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="3977" st_id="670" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>

<operation id="3978" st_id="670" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:92  %add_ln203_53 = add i63 %p_cast161, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_53"/></StgValue>
</operation>

<operation id="3979" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="64" op_0_bw="63">
<![CDATA[
:93  %zext_ln203_112 = zext i63 %add_ln203_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_112"/></StgValue>
</operation>

<operation id="3980" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:94  %gmem_addr_57 = getelementptr i32* %gmem, i64 %zext_ln203_112

]]></Node>
<StgValue><ssdm name="gmem_addr_57"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="3981" st_id="671" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="3982" st_id="672" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="3983" st_id="673" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="3984" st_id="674" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="3985" st_id="675" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="3986" st_id="676" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="3987" st_id="677" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="3988" st_id="678" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:96  %gmem_addr_57_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_read"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="3989" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="5">
<![CDATA[
:97  %zext_ln203_113 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_113"/></StgValue>
</operation>

<operation id="3990" st_id="679" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %shl_ln203_10 = shl i32 65535, %zext_ln203_113

]]></Node>
<StgValue><ssdm name="shl_ln203_10"/></StgValue>
</operation>

<operation id="3991" st_id="679" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %xor_ln203_5 = xor i32 %shl_ln203_10, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_5"/></StgValue>
</operation>

<operation id="3992" st_id="679" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %and_ln203_5 = and i32 %gmem_addr_57_read, %xor_ln203_5

]]></Node>
<StgValue><ssdm name="and_ln203_5"/></StgValue>
</operation>

<operation id="3993" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="16">
<![CDATA[
:101  %zext_ln203_114 = zext i16 %whg_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_114"/></StgValue>
</operation>

<operation id="3994" st_id="679" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %shl_ln203_11 = shl i32 %zext_ln203_114, %zext_ln203_113

]]></Node>
<StgValue><ssdm name="shl_ln203_11"/></StgValue>
</operation>

<operation id="3995" st_id="679" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %or_ln203_5 = or i32 %and_ln203_5, %shl_ln203_11

]]></Node>
<StgValue><ssdm name="or_ln203_5"/></StgValue>
</operation>

<operation id="3996" st_id="679" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:104  %gmem_addr_57_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_req"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="3997" st_id="680" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:105  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_57, i32 %or_ln203_5, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln715"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="3998" st_id="681" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_57_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_resp"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="3999" st_id="682" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_57_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_resp"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="4000" st_id="683" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_57_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_resp"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="4001" st_id="684" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_57_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_resp"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="4002" st_id="685" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_57_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_resp"/></StgValue>
</operation>

<operation id="4003" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:109  %add_ln203_54 = add i63 %p_cast162, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_54"/></StgValue>
</operation>

<operation id="4004" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="63">
<![CDATA[
:110  %zext_ln203_115 = zext i63 %add_ln203_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_115"/></StgValue>
</operation>

<operation id="4005" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:111  %gmem_addr_58 = getelementptr i32* %gmem, i64 %zext_ln203_115

]]></Node>
<StgValue><ssdm name="gmem_addr_58"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="4006" st_id="686" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="4007" st_id="687" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="4008" st_id="688" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="4009" st_id="689" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="4010" st_id="690" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="4011" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %whi_V_addr_1 = getelementptr [102400 x i16]* %whi_V_74, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="whi_V_addr_1"/></StgValue>
</operation>

<operation id="4012" st_id="691" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="16" op_0_bw="17">
<![CDATA[
:108  %whi_V_load = load i16* %whi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whi_V_load"/></StgValue>
</operation>

<operation id="4013" st_id="691" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="4014" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %who_V_addr_1 = getelementptr [102400 x i16]* %who_V_75, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="who_V_addr_1"/></StgValue>
</operation>

<operation id="4015" st_id="691" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="17">
<![CDATA[
:125  %who_V_load = load i16* %who_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="who_V_load"/></StgValue>
</operation>

<operation id="4016" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %wxf2_V_addr_1 = getelementptr [102400 x i16]* %wxf2_V_76, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxf2_V_addr_1"/></StgValue>
</operation>

<operation id="4017" st_id="691" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="17">
<![CDATA[
:142  %wxf2_V_load = load i16* %wxf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxf2_V_load"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="4018" st_id="692" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="16" op_0_bw="17">
<![CDATA[
:108  %whi_V_load = load i16* %whi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whi_V_load"/></StgValue>
</operation>

<operation id="4019" st_id="692" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="4020" st_id="692" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="17">
<![CDATA[
:125  %who_V_load = load i16* %who_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="who_V_load"/></StgValue>
</operation>

<operation id="4021" st_id="692" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="17">
<![CDATA[
:142  %wxf2_V_load = load i16* %wxf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxf2_V_load"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="4022" st_id="693" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="16" op_0_bw="17">
<![CDATA[
:108  %whi_V_load = load i16* %whi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whi_V_load"/></StgValue>
</operation>

<operation id="4023" st_id="693" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:113  %gmem_addr_58_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_read"/></StgValue>
</operation>

<operation id="4024" st_id="693" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="17">
<![CDATA[
:125  %who_V_load = load i16* %who_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="who_V_load"/></StgValue>
</operation>

<operation id="4025" st_id="693" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="17">
<![CDATA[
:142  %wxf2_V_load = load i16* %wxf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxf2_V_load"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="4026" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="5">
<![CDATA[
:114  %zext_ln203_116 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_116"/></StgValue>
</operation>

<operation id="4027" st_id="694" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %shl_ln203_12 = shl i32 65535, %zext_ln203_116

]]></Node>
<StgValue><ssdm name="shl_ln203_12"/></StgValue>
</operation>

<operation id="4028" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %xor_ln203_6 = xor i32 %shl_ln203_12, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_6"/></StgValue>
</operation>

<operation id="4029" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %and_ln203_6 = and i32 %gmem_addr_58_read, %xor_ln203_6

]]></Node>
<StgValue><ssdm name="and_ln203_6"/></StgValue>
</operation>

<operation id="4030" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="16">
<![CDATA[
:118  %zext_ln203_117 = zext i16 %whi_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_117"/></StgValue>
</operation>

<operation id="4031" st_id="694" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %shl_ln203_13 = shl i32 %zext_ln203_117, %zext_ln203_116

]]></Node>
<StgValue><ssdm name="shl_ln203_13"/></StgValue>
</operation>

<operation id="4032" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %or_ln203_6 = or i32 %and_ln203_6, %shl_ln203_13

]]></Node>
<StgValue><ssdm name="or_ln203_6"/></StgValue>
</operation>

<operation id="4033" st_id="694" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:121  %gmem_addr_58_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_req"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="4034" st_id="695" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:122  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_58, i32 %or_ln203_6, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln716"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="4035" st_id="696" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_58_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_resp"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="4036" st_id="697" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_58_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_resp"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="4037" st_id="698" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_58_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_resp"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="4038" st_id="699" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_58_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_resp"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="4039" st_id="700" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_58_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_resp"/></StgValue>
</operation>

<operation id="4040" st_id="700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:126  %add_ln203_55 = add i63 %p_cast163, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_55"/></StgValue>
</operation>

<operation id="4041" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="64" op_0_bw="63">
<![CDATA[
:127  %zext_ln203_118 = zext i63 %add_ln203_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_118"/></StgValue>
</operation>

<operation id="4042" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:128  %gmem_addr_59 = getelementptr i32* %gmem, i64 %zext_ln203_118

]]></Node>
<StgValue><ssdm name="gmem_addr_59"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="4043" st_id="701" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="4044" st_id="702" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="4045" st_id="703" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="4046" st_id="704" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="4047" st_id="705" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="4048" st_id="706" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="4049" st_id="707" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="4050" st_id="708" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:130  %gmem_addr_59_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_read"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="4051" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="5">
<![CDATA[
:131  %zext_ln203_119 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_119"/></StgValue>
</operation>

<operation id="4052" st_id="709" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %shl_ln203_14 = shl i32 65535, %zext_ln203_119

]]></Node>
<StgValue><ssdm name="shl_ln203_14"/></StgValue>
</operation>

<operation id="4053" st_id="709" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %xor_ln203_7 = xor i32 %shl_ln203_14, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_7"/></StgValue>
</operation>

<operation id="4054" st_id="709" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %and_ln203_7 = and i32 %gmem_addr_59_read, %xor_ln203_7

]]></Node>
<StgValue><ssdm name="and_ln203_7"/></StgValue>
</operation>

<operation id="4055" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="16">
<![CDATA[
:135  %zext_ln203_120 = zext i16 %who_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_120"/></StgValue>
</operation>

<operation id="4056" st_id="709" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %shl_ln203_15 = shl i32 %zext_ln203_120, %zext_ln203_119

]]></Node>
<StgValue><ssdm name="shl_ln203_15"/></StgValue>
</operation>

<operation id="4057" st_id="709" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %or_ln203_7 = or i32 %and_ln203_7, %shl_ln203_15

]]></Node>
<StgValue><ssdm name="or_ln203_7"/></StgValue>
</operation>

<operation id="4058" st_id="709" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:138  %gmem_addr_59_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_req"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="4059" st_id="710" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:139  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_59, i32 %or_ln203_7, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln717"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="4060" st_id="711" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_59_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_resp"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="4061" st_id="712" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_59_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_resp"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="4062" st_id="713" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_59_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_resp"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="4063" st_id="714" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_59_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_resp"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="4064" st_id="715" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_59_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_resp"/></StgValue>
</operation>

<operation id="4065" st_id="715" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:143  %add_ln203_56 = add i63 %p_cast164, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_56"/></StgValue>
</operation>

<operation id="4066" st_id="715" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="64" op_0_bw="63">
<![CDATA[
:144  %zext_ln203_121 = zext i63 %add_ln203_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_121"/></StgValue>
</operation>

<operation id="4067" st_id="715" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:145  %gmem_addr_60 = getelementptr i32* %gmem, i64 %zext_ln203_121

]]></Node>
<StgValue><ssdm name="gmem_addr_60"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="4068" st_id="716" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="4069" st_id="717" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="4070" st_id="718" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="4071" st_id="719" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="4072" st_id="720" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="4073" st_id="721" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="4074" st_id="722" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="4075" st_id="723" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:147  %gmem_addr_60_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_read"/></StgValue>
</operation>

<operation id="4076" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %wxg2_V_addr_1 = getelementptr [102400 x i16]* %wxg2_V_77, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxg2_V_addr_1"/></StgValue>
</operation>

<operation id="4077" st_id="723" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="17">
<![CDATA[
:159  %wxg2_V_load = load i16* %wxg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxg2_V_load"/></StgValue>
</operation>

<operation id="4078" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %wxi2_V_addr_1 = getelementptr [102400 x i16]* %wxi2_V_78, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxi2_V_addr_1"/></StgValue>
</operation>

<operation id="4079" st_id="723" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="17">
<![CDATA[
:176  %wxi2_V_load = load i16* %wxi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxi2_V_load"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="4080" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="5">
<![CDATA[
:148  %zext_ln203_122 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_122"/></StgValue>
</operation>

<operation id="4081" st_id="724" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %shl_ln203_16 = shl i32 65535, %zext_ln203_122

]]></Node>
<StgValue><ssdm name="shl_ln203_16"/></StgValue>
</operation>

<operation id="4082" st_id="724" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %xor_ln203_8 = xor i32 %shl_ln203_16, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_8"/></StgValue>
</operation>

<operation id="4083" st_id="724" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %and_ln203_8 = and i32 %gmem_addr_60_read, %xor_ln203_8

]]></Node>
<StgValue><ssdm name="and_ln203_8"/></StgValue>
</operation>

<operation id="4084" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="16">
<![CDATA[
:152  %zext_ln203_123 = zext i16 %wxf2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_123"/></StgValue>
</operation>

<operation id="4085" st_id="724" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %shl_ln203_17 = shl i32 %zext_ln203_123, %zext_ln203_122

]]></Node>
<StgValue><ssdm name="shl_ln203_17"/></StgValue>
</operation>

<operation id="4086" st_id="724" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %or_ln203_8 = or i32 %and_ln203_8, %shl_ln203_17

]]></Node>
<StgValue><ssdm name="or_ln203_8"/></StgValue>
</operation>

<operation id="4087" st_id="724" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:155  %gmem_addr_60_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_req"/></StgValue>
</operation>

<operation id="4088" st_id="724" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="17">
<![CDATA[
:159  %wxg2_V_load = load i16* %wxg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxg2_V_load"/></StgValue>
</operation>

<operation id="4089" st_id="724" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="17">
<![CDATA[
:176  %wxi2_V_load = load i16* %wxi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxi2_V_load"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="4090" st_id="725" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:156  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_60, i32 %or_ln203_8, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln718"/></StgValue>
</operation>

<operation id="4091" st_id="725" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="17">
<![CDATA[
:159  %wxg2_V_load = load i16* %wxg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxg2_V_load"/></StgValue>
</operation>

<operation id="4092" st_id="725" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="17">
<![CDATA[
:176  %wxi2_V_load = load i16* %wxi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxi2_V_load"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="4093" st_id="726" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_60_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_resp"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="4094" st_id="727" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_60_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_resp"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="4095" st_id="728" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_60_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_resp"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="4096" st_id="729" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_60_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_resp"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="4097" st_id="730" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_60_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_resp"/></StgValue>
</operation>

<operation id="4098" st_id="730" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:160  %add_ln203_57 = add i63 %p_cast165, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_57"/></StgValue>
</operation>

<operation id="4099" st_id="730" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="63">
<![CDATA[
:161  %zext_ln203_124 = zext i63 %add_ln203_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_124"/></StgValue>
</operation>

<operation id="4100" st_id="730" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:162  %gmem_addr_61 = getelementptr i32* %gmem, i64 %zext_ln203_124

]]></Node>
<StgValue><ssdm name="gmem_addr_61"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="4101" st_id="731" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="4102" st_id="732" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="4103" st_id="733" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="4104" st_id="734" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="4105" st_id="735" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="4106" st_id="736" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="4107" st_id="737" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="4108" st_id="738" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:164  %gmem_addr_61_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_read"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="4109" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="5">
<![CDATA[
:165  %zext_ln203_125 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_125"/></StgValue>
</operation>

<operation id="4110" st_id="739" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %shl_ln203_18 = shl i32 65535, %zext_ln203_125

]]></Node>
<StgValue><ssdm name="shl_ln203_18"/></StgValue>
</operation>

<operation id="4111" st_id="739" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:167  %xor_ln203_9 = xor i32 %shl_ln203_18, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_9"/></StgValue>
</operation>

<operation id="4112" st_id="739" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %and_ln203_9 = and i32 %gmem_addr_61_read, %xor_ln203_9

]]></Node>
<StgValue><ssdm name="and_ln203_9"/></StgValue>
</operation>

<operation id="4113" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="16">
<![CDATA[
:169  %zext_ln203_126 = zext i16 %wxg2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_126"/></StgValue>
</operation>

<operation id="4114" st_id="739" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %shl_ln203_19 = shl i32 %zext_ln203_126, %zext_ln203_125

]]></Node>
<StgValue><ssdm name="shl_ln203_19"/></StgValue>
</operation>

<operation id="4115" st_id="739" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %or_ln203_9 = or i32 %and_ln203_9, %shl_ln203_19

]]></Node>
<StgValue><ssdm name="or_ln203_9"/></StgValue>
</operation>

<operation id="4116" st_id="739" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:172  %gmem_addr_61_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_req"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="4117" st_id="740" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:173  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_61, i32 %or_ln203_9, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln719"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="4118" st_id="741" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_61_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_resp"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="4119" st_id="742" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_61_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_resp"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="4120" st_id="743" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_61_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_resp"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="4121" st_id="744" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_61_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_resp"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="4122" st_id="745" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_61_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_resp"/></StgValue>
</operation>

<operation id="4123" st_id="745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:177  %add_ln203_58 = add i63 %p_cast166, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_58"/></StgValue>
</operation>

<operation id="4124" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="63">
<![CDATA[
:178  %zext_ln203_127 = zext i63 %add_ln203_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_127"/></StgValue>
</operation>

<operation id="4125" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:179  %gmem_addr_62 = getelementptr i32* %gmem, i64 %zext_ln203_127

]]></Node>
<StgValue><ssdm name="gmem_addr_62"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="4126" st_id="746" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="4127" st_id="747" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="4128" st_id="748" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="4129" st_id="749" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="4130" st_id="750" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="4131" st_id="751" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="4132" st_id="752" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="4133" st_id="753" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:181  %gmem_addr_62_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_read"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="4134" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="5">
<![CDATA[
:182  %zext_ln203_128 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_128"/></StgValue>
</operation>

<operation id="4135" st_id="754" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %shl_ln203_20 = shl i32 65535, %zext_ln203_128

]]></Node>
<StgValue><ssdm name="shl_ln203_20"/></StgValue>
</operation>

<operation id="4136" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %xor_ln203_10 = xor i32 %shl_ln203_20, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_10"/></StgValue>
</operation>

<operation id="4137" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %and_ln203_10 = and i32 %gmem_addr_62_read, %xor_ln203_10

]]></Node>
<StgValue><ssdm name="and_ln203_10"/></StgValue>
</operation>

<operation id="4138" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="16">
<![CDATA[
:186  %zext_ln203_129 = zext i16 %wxi2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_129"/></StgValue>
</operation>

<operation id="4139" st_id="754" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %shl_ln203_21 = shl i32 %zext_ln203_129, %zext_ln203_128

]]></Node>
<StgValue><ssdm name="shl_ln203_21"/></StgValue>
</operation>

<operation id="4140" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %or_ln203_10 = or i32 %and_ln203_10, %shl_ln203_21

]]></Node>
<StgValue><ssdm name="or_ln203_10"/></StgValue>
</operation>

<operation id="4141" st_id="754" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:189  %gmem_addr_62_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_req"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="4142" st_id="755" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:190  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_62, i32 %or_ln203_10, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln720"/></StgValue>
</operation>

<operation id="4143" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %wxo2_V_addr_1 = getelementptr [102400 x i16]* %wxo2_V_79, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="wxo2_V_addr_1"/></StgValue>
</operation>

<operation id="4144" st_id="755" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="16" op_0_bw="17">
<![CDATA[
:193  %wxo2_V_load = load i16* %wxo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxo2_V_load"/></StgValue>
</operation>

<operation id="4145" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %whf2_V_addr_1 = getelementptr [102400 x i16]* %whf2_V_80, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="whf2_V_addr_1"/></StgValue>
</operation>

<operation id="4146" st_id="755" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="16" op_0_bw="17">
<![CDATA[
:210  %whf2_V_load = load i16* %whf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whf2_V_load"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="4147" st_id="756" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>

<operation id="4148" st_id="756" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="16" op_0_bw="17">
<![CDATA[
:193  %wxo2_V_load = load i16* %wxo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxo2_V_load"/></StgValue>
</operation>

<operation id="4149" st_id="756" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="16" op_0_bw="17">
<![CDATA[
:210  %whf2_V_load = load i16* %whf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whf2_V_load"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="4150" st_id="757" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>

<operation id="4151" st_id="757" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="16" op_0_bw="17">
<![CDATA[
:193  %wxo2_V_load = load i16* %wxo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="wxo2_V_load"/></StgValue>
</operation>

<operation id="4152" st_id="757" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="16" op_0_bw="17">
<![CDATA[
:210  %whf2_V_load = load i16* %whf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whf2_V_load"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="4153" st_id="758" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="4154" st_id="759" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="4155" st_id="760" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>

<operation id="4156" st_id="760" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:194  %add_ln203_59 = add i63 %p_cast167, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_59"/></StgValue>
</operation>

<operation id="4157" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="64" op_0_bw="63">
<![CDATA[
:195  %zext_ln203_130 = zext i63 %add_ln203_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_130"/></StgValue>
</operation>

<operation id="4158" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:196  %gmem_addr_63 = getelementptr i32* %gmem, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="gmem_addr_63"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="4159" st_id="761" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="4160" st_id="762" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="4161" st_id="763" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="4162" st_id="764" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="4163" st_id="765" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="4164" st_id="766" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="4165" st_id="767" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="4166" st_id="768" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:198  %gmem_addr_63_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_read"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="4167" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="5">
<![CDATA[
:199  %zext_ln203_131 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_131"/></StgValue>
</operation>

<operation id="4168" st_id="769" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %shl_ln203_22 = shl i32 65535, %zext_ln203_131

]]></Node>
<StgValue><ssdm name="shl_ln203_22"/></StgValue>
</operation>

<operation id="4169" st_id="769" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %xor_ln203_11 = xor i32 %shl_ln203_22, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_11"/></StgValue>
</operation>

<operation id="4170" st_id="769" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %and_ln203_11 = and i32 %gmem_addr_63_read, %xor_ln203_11

]]></Node>
<StgValue><ssdm name="and_ln203_11"/></StgValue>
</operation>

<operation id="4171" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="16">
<![CDATA[
:203  %zext_ln203_132 = zext i16 %wxo2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_132"/></StgValue>
</operation>

<operation id="4172" st_id="769" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  %shl_ln203_23 = shl i32 %zext_ln203_132, %zext_ln203_131

]]></Node>
<StgValue><ssdm name="shl_ln203_23"/></StgValue>
</operation>

<operation id="4173" st_id="769" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %or_ln203_11 = or i32 %and_ln203_11, %shl_ln203_23

]]></Node>
<StgValue><ssdm name="or_ln203_11"/></StgValue>
</operation>

<operation id="4174" st_id="769" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:206  %gmem_addr_63_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_req"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="4175" st_id="770" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:207  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_63, i32 %or_ln203_11, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln721"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="4176" st_id="771" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_63_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_resp"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="4177" st_id="772" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_63_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_resp"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="4178" st_id="773" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_63_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_resp"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="4179" st_id="774" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_63_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_resp"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="4180" st_id="775" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_63_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_resp"/></StgValue>
</operation>

<operation id="4181" st_id="775" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:211  %add_ln203_60 = add i63 %p_cast168, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_60"/></StgValue>
</operation>

<operation id="4182" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="63">
<![CDATA[
:212  %zext_ln203_133 = zext i63 %add_ln203_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_133"/></StgValue>
</operation>

<operation id="4183" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:213  %gmem_addr_64 = getelementptr i32* %gmem, i64 %zext_ln203_133

]]></Node>
<StgValue><ssdm name="gmem_addr_64"/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="4184" st_id="776" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="4185" st_id="777" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="4186" st_id="778" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="4187" st_id="779" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="4188" st_id="780" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="4189" st_id="781" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="4190" st_id="782" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="4191" st_id="783" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:215  %gmem_addr_64_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_read"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="4192" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="5">
<![CDATA[
:216  %zext_ln203_134 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_134"/></StgValue>
</operation>

<operation id="4193" st_id="784" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217  %shl_ln203_24 = shl i32 65535, %zext_ln203_134

]]></Node>
<StgValue><ssdm name="shl_ln203_24"/></StgValue>
</operation>

<operation id="4194" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218  %xor_ln203_12 = xor i32 %shl_ln203_24, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_12"/></StgValue>
</operation>

<operation id="4195" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219  %and_ln203_12 = and i32 %gmem_addr_64_read, %xor_ln203_12

]]></Node>
<StgValue><ssdm name="and_ln203_12"/></StgValue>
</operation>

<operation id="4196" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="16">
<![CDATA[
:220  %zext_ln203_135 = zext i16 %whf2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_135"/></StgValue>
</operation>

<operation id="4197" st_id="784" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %shl_ln203_25 = shl i32 %zext_ln203_135, %zext_ln203_134

]]></Node>
<StgValue><ssdm name="shl_ln203_25"/></StgValue>
</operation>

<operation id="4198" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %or_ln203_12 = or i32 %and_ln203_12, %shl_ln203_25

]]></Node>
<StgValue><ssdm name="or_ln203_12"/></StgValue>
</operation>

<operation id="4199" st_id="784" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:223  %gmem_addr_64_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_req"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="4200" st_id="785" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:224  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_64, i32 %or_ln203_12, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln722"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="4201" st_id="786" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_64_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_resp"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="4202" st_id="787" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_64_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_resp"/></StgValue>
</operation>

<operation id="4203" st_id="787" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %whg2_V_addr_1 = getelementptr [102400 x i16]* %whg2_V_81, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="whg2_V_addr_1"/></StgValue>
</operation>

<operation id="4204" st_id="787" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="17">
<![CDATA[
:227  %whg2_V_load = load i16* %whg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whg2_V_load"/></StgValue>
</operation>

<operation id="4205" st_id="787" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %whi2_V_addr_1 = getelementptr [102400 x i16]* %whi2_V_82, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="whi2_V_addr_1"/></StgValue>
</operation>

<operation id="4206" st_id="787" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="16" op_0_bw="17">
<![CDATA[
:244  %whi2_V_load = load i16* %whi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whi2_V_load"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="4207" st_id="788" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_64_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_resp"/></StgValue>
</operation>

<operation id="4208" st_id="788" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="17">
<![CDATA[
:227  %whg2_V_load = load i16* %whg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whg2_V_load"/></StgValue>
</operation>

<operation id="4209" st_id="788" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="16" op_0_bw="17">
<![CDATA[
:244  %whi2_V_load = load i16* %whi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whi2_V_load"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="4210" st_id="789" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_64_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_resp"/></StgValue>
</operation>

<operation id="4211" st_id="789" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="17">
<![CDATA[
:227  %whg2_V_load = load i16* %whg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whg2_V_load"/></StgValue>
</operation>

<operation id="4212" st_id="789" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="16" op_0_bw="17">
<![CDATA[
:244  %whi2_V_load = load i16* %whi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="whi2_V_load"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="4213" st_id="790" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_64_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_resp"/></StgValue>
</operation>

<operation id="4214" st_id="790" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:228  %add_ln203_61 = add i63 %p_cast169, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_61"/></StgValue>
</operation>

<operation id="4215" st_id="790" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="63">
<![CDATA[
:229  %zext_ln203_136 = zext i63 %add_ln203_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_136"/></StgValue>
</operation>

<operation id="4216" st_id="790" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:230  %gmem_addr_65 = getelementptr i32* %gmem, i64 %zext_ln203_136

]]></Node>
<StgValue><ssdm name="gmem_addr_65"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="4217" st_id="791" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="4218" st_id="792" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="4219" st_id="793" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="4220" st_id="794" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="4221" st_id="795" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="4222" st_id="796" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="4223" st_id="797" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="4224" st_id="798" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:232  %gmem_addr_65_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_read"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="4225" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="5">
<![CDATA[
:233  %zext_ln203_137 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_137"/></StgValue>
</operation>

<operation id="4226" st_id="799" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %shl_ln203_26 = shl i32 65535, %zext_ln203_137

]]></Node>
<StgValue><ssdm name="shl_ln203_26"/></StgValue>
</operation>

<operation id="4227" st_id="799" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235  %xor_ln203_13 = xor i32 %shl_ln203_26, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_13"/></StgValue>
</operation>

<operation id="4228" st_id="799" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:236  %and_ln203_13 = and i32 %gmem_addr_65_read, %xor_ln203_13

]]></Node>
<StgValue><ssdm name="and_ln203_13"/></StgValue>
</operation>

<operation id="4229" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="16">
<![CDATA[
:237  %zext_ln203_138 = zext i16 %whg2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_138"/></StgValue>
</operation>

<operation id="4230" st_id="799" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %shl_ln203_27 = shl i32 %zext_ln203_138, %zext_ln203_137

]]></Node>
<StgValue><ssdm name="shl_ln203_27"/></StgValue>
</operation>

<operation id="4231" st_id="799" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:239  %or_ln203_13 = or i32 %and_ln203_13, %shl_ln203_27

]]></Node>
<StgValue><ssdm name="or_ln203_13"/></StgValue>
</operation>

<operation id="4232" st_id="799" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:240  %gmem_addr_65_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_req"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="4233" st_id="800" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:241  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_65, i32 %or_ln203_13, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln723"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="4234" st_id="801" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_65_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_resp"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="4235" st_id="802" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_65_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_resp"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="4236" st_id="803" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_65_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_resp"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="4237" st_id="804" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_65_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_resp"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="4238" st_id="805" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_65_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_resp"/></StgValue>
</operation>

<operation id="4239" st_id="805" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:245  %add_ln203_62 = add i63 %p_cast170, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_62"/></StgValue>
</operation>

<operation id="4240" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="63">
<![CDATA[
:246  %zext_ln203_139 = zext i63 %add_ln203_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_139"/></StgValue>
</operation>

<operation id="4241" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:247  %gmem_addr_66 = getelementptr i32* %gmem, i64 %zext_ln203_139

]]></Node>
<StgValue><ssdm name="gmem_addr_66"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="4242" st_id="806" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="4243" st_id="807" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="4244" st_id="808" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="4245" st_id="809" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="4246" st_id="810" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="4247" st_id="811" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="4248" st_id="812" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="4249" st_id="813" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:249  %gmem_addr_66_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_read"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="4250" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="5">
<![CDATA[
:250  %zext_ln203_140 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_140"/></StgValue>
</operation>

<operation id="4251" st_id="814" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:251  %shl_ln203_28 = shl i32 65535, %zext_ln203_140

]]></Node>
<StgValue><ssdm name="shl_ln203_28"/></StgValue>
</operation>

<operation id="4252" st_id="814" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %xor_ln203_14 = xor i32 %shl_ln203_28, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_14"/></StgValue>
</operation>

<operation id="4253" st_id="814" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %and_ln203_14 = and i32 %gmem_addr_66_read, %xor_ln203_14

]]></Node>
<StgValue><ssdm name="and_ln203_14"/></StgValue>
</operation>

<operation id="4254" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="16">
<![CDATA[
:254  %zext_ln203_141 = zext i16 %whi2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_141"/></StgValue>
</operation>

<operation id="4255" st_id="814" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %shl_ln203_29 = shl i32 %zext_ln203_141, %zext_ln203_140

]]></Node>
<StgValue><ssdm name="shl_ln203_29"/></StgValue>
</operation>

<operation id="4256" st_id="814" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %or_ln203_14 = or i32 %and_ln203_14, %shl_ln203_29

]]></Node>
<StgValue><ssdm name="or_ln203_14"/></StgValue>
</operation>

<operation id="4257" st_id="814" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:257  %gmem_addr_66_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_req"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="4258" st_id="815" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:258  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_66, i32 %or_ln203_14, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln724"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="4259" st_id="816" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_66_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_resp"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="4260" st_id="817" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_66_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_resp"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="4261" st_id="818" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_66_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_resp"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="4262" st_id="819" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_66_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_resp"/></StgValue>
</operation>

<operation id="4263" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %who2_V_addr_1 = getelementptr [102400 x i16]* %who2_V_83, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="who2_V_addr_1"/></StgValue>
</operation>

<operation id="4264" st_id="819" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="17">
<![CDATA[
:261  %who2_V_load = load i16* %who2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="who2_V_load"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="4265" st_id="820" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_66_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_resp"/></StgValue>
</operation>

<operation id="4266" st_id="820" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="17">
<![CDATA[
:261  %who2_V_load = load i16* %who2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="who2_V_load"/></StgValue>
</operation>

<operation id="4267" st_id="820" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:262  %add_ln203_63 = add i63 %p_cast171, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_63"/></StgValue>
</operation>

<operation id="4268" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="64" op_0_bw="63">
<![CDATA[
:263  %zext_ln203_142 = zext i63 %add_ln203_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_142"/></StgValue>
</operation>

<operation id="4269" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:264  %gmem_addr_67 = getelementptr i32* %gmem, i64 %zext_ln203_142

]]></Node>
<StgValue><ssdm name="gmem_addr_67"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="4270" st_id="821" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="17">
<![CDATA[
:261  %who2_V_load = load i16* %who2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="who2_V_load"/></StgValue>
</operation>

<operation id="4271" st_id="821" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="4272" st_id="822" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="4273" st_id="823" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="4274" st_id="824" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="4275" st_id="825" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="4276" st_id="826" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="4277" st_id="827" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="4278" st_id="828" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:266  %gmem_addr_67_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_read"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="4279" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="5">
<![CDATA[
:267  %zext_ln203_143 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_143"/></StgValue>
</operation>

<operation id="4280" st_id="829" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %shl_ln203_30 = shl i32 65535, %zext_ln203_143

]]></Node>
<StgValue><ssdm name="shl_ln203_30"/></StgValue>
</operation>

<operation id="4281" st_id="829" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269  %xor_ln203_15 = xor i32 %shl_ln203_30, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_15"/></StgValue>
</operation>

<operation id="4282" st_id="829" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %and_ln203_15 = and i32 %gmem_addr_67_read, %xor_ln203_15

]]></Node>
<StgValue><ssdm name="and_ln203_15"/></StgValue>
</operation>

<operation id="4283" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="16">
<![CDATA[
:271  %zext_ln203_144 = zext i16 %who2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_144"/></StgValue>
</operation>

<operation id="4284" st_id="829" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  %shl_ln203_31 = shl i32 %zext_ln203_144, %zext_ln203_143

]]></Node>
<StgValue><ssdm name="shl_ln203_31"/></StgValue>
</operation>

<operation id="4285" st_id="829" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %or_ln203_15 = or i32 %and_ln203_15, %shl_ln203_31

]]></Node>
<StgValue><ssdm name="or_ln203_15"/></StgValue>
</operation>

<operation id="4286" st_id="829" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:274  %gmem_addr_67_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_req"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="4287" st_id="830" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:275  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_67, i32 %or_ln203_15, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln725"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="4288" st_id="831" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_67_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_resp"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="4289" st_id="832" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_67_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_resp"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="4290" st_id="833" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_67_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_resp"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="4291" st_id="834" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_67_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_resp"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="4292" st_id="835" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_67_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_resp"/></StgValue>
</operation>

<operation id="4293" st_id="835" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:277  %add_ln203_64 = add i63 %p_cast180, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_64"/></StgValue>
</operation>

<operation id="4294" st_id="835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="63">
<![CDATA[
:278  %zext_ln203_145 = zext i63 %add_ln203_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_145"/></StgValue>
</operation>

<operation id="4295" st_id="835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:279  %gmem_addr_68 = getelementptr i32* %gmem, i64 %zext_ln203_145

]]></Node>
<StgValue><ssdm name="gmem_addr_68"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="4296" st_id="836" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:280  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="4297" st_id="837" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:280  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="4298" st_id="838" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:280  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="4299" st_id="839" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:280  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="4300" st_id="840" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:280  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="4301" st_id="841" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:280  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="4302" st_id="842" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:280  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="4303" st_id="843" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:281  %gmem_addr_68_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_read"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="4304" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="5">
<![CDATA[
:282  %zext_ln203_146 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_146"/></StgValue>
</operation>

<operation id="4305" st_id="844" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:283  %shl_ln203_32 = shl i32 65535, %zext_ln203_146

]]></Node>
<StgValue><ssdm name="shl_ln203_32"/></StgValue>
</operation>

<operation id="4306" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:284  %xor_ln203_16 = xor i32 %shl_ln203_32, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_16"/></StgValue>
</operation>

<operation id="4307" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:285  %and_ln203_16 = and i32 %gmem_addr_68_read, %xor_ln203_16

]]></Node>
<StgValue><ssdm name="and_ln203_16"/></StgValue>
</operation>

<operation id="4308" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="16">
<![CDATA[
:286  %zext_ln203_147 = zext i16 %wxf_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_147"/></StgValue>
</operation>

<operation id="4309" st_id="844" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:287  %shl_ln203_33 = shl i32 %zext_ln203_147, %zext_ln203_146

]]></Node>
<StgValue><ssdm name="shl_ln203_33"/></StgValue>
</operation>

<operation id="4310" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  %or_ln203_16 = or i32 %and_ln203_16, %shl_ln203_33

]]></Node>
<StgValue><ssdm name="or_ln203_16"/></StgValue>
</operation>

<operation id="4311" st_id="844" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:289  %gmem_addr_68_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_req"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="4312" st_id="845" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:290  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_68, i32 %or_ln203_16, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln727"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="4313" st_id="846" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:291  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="4314" st_id="847" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:291  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="4315" st_id="848" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:291  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="4316" st_id="849" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:291  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="4317" st_id="850" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:291  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>

<operation id="4318" st_id="850" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:292  %add_ln203_65 = add i63 %p_cast181, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_65"/></StgValue>
</operation>

<operation id="4319" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="63">
<![CDATA[
:293  %zext_ln203_148 = zext i63 %add_ln203_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_148"/></StgValue>
</operation>

<operation id="4320" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:294  %gmem_addr_69 = getelementptr i32* %gmem, i64 %zext_ln203_148

]]></Node>
<StgValue><ssdm name="gmem_addr_69"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="4321" st_id="851" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:295  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="4322" st_id="852" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:295  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="4323" st_id="853" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:295  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="4324" st_id="854" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:295  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="4325" st_id="855" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:295  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="4326" st_id="856" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:295  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="4327" st_id="857" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:295  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="4328" st_id="858" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:296  %gmem_addr_69_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_read"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="4329" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="5">
<![CDATA[
:297  %zext_ln203_149 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_149"/></StgValue>
</operation>

<operation id="4330" st_id="859" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %shl_ln203_34 = shl i32 65535, %zext_ln203_149

]]></Node>
<StgValue><ssdm name="shl_ln203_34"/></StgValue>
</operation>

<operation id="4331" st_id="859" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:299  %xor_ln203_17 = xor i32 %shl_ln203_34, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_17"/></StgValue>
</operation>

<operation id="4332" st_id="859" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %and_ln203_17 = and i32 %gmem_addr_69_read, %xor_ln203_17

]]></Node>
<StgValue><ssdm name="and_ln203_17"/></StgValue>
</operation>

<operation id="4333" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="16">
<![CDATA[
:301  %zext_ln203_150 = zext i16 %wxg_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_150"/></StgValue>
</operation>

<operation id="4334" st_id="859" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %shl_ln203_35 = shl i32 %zext_ln203_150, %zext_ln203_149

]]></Node>
<StgValue><ssdm name="shl_ln203_35"/></StgValue>
</operation>

<operation id="4335" st_id="859" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:303  %or_ln203_17 = or i32 %and_ln203_17, %shl_ln203_35

]]></Node>
<StgValue><ssdm name="or_ln203_17"/></StgValue>
</operation>

<operation id="4336" st_id="859" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:304  %gmem_addr_69_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_req"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="4337" st_id="860" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:305  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_69, i32 %or_ln203_17, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln728"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="4338" st_id="861" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:306  %gmem_addr_69_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_resp"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="4339" st_id="862" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:306  %gmem_addr_69_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_resp"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="4340" st_id="863" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:306  %gmem_addr_69_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_resp"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="4341" st_id="864" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:306  %gmem_addr_69_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_resp"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="4342" st_id="865" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:306  %gmem_addr_69_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_resp"/></StgValue>
</operation>

<operation id="4343" st_id="865" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:307  %add_ln203_66 = add i63 %p_cast182, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_66"/></StgValue>
</operation>

<operation id="4344" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="63">
<![CDATA[
:308  %zext_ln203_151 = zext i63 %add_ln203_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_151"/></StgValue>
</operation>

<operation id="4345" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:309  %gmem_addr_70 = getelementptr i32* %gmem, i64 %zext_ln203_151

]]></Node>
<StgValue><ssdm name="gmem_addr_70"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="4346" st_id="866" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:310  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="4347" st_id="867" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:310  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="4348" st_id="868" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:310  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="4349" st_id="869" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:310  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="4350" st_id="870" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:310  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="4351" st_id="871" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:310  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="4352" st_id="872" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:310  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="4353" st_id="873" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:311  %gmem_addr_70_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_read"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="4354" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="5">
<![CDATA[
:312  %zext_ln203_152 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_152"/></StgValue>
</operation>

<operation id="4355" st_id="874" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %shl_ln203_36 = shl i32 65535, %zext_ln203_152

]]></Node>
<StgValue><ssdm name="shl_ln203_36"/></StgValue>
</operation>

<operation id="4356" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:314  %xor_ln203_18 = xor i32 %shl_ln203_36, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_18"/></StgValue>
</operation>

<operation id="4357" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:315  %and_ln203_18 = and i32 %gmem_addr_70_read, %xor_ln203_18

]]></Node>
<StgValue><ssdm name="and_ln203_18"/></StgValue>
</operation>

<operation id="4358" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="16">
<![CDATA[
:316  %zext_ln203_153 = zext i16 %wxi_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_153"/></StgValue>
</operation>

<operation id="4359" st_id="874" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:317  %shl_ln203_37 = shl i32 %zext_ln203_153, %zext_ln203_152

]]></Node>
<StgValue><ssdm name="shl_ln203_37"/></StgValue>
</operation>

<operation id="4360" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:318  %or_ln203_18 = or i32 %and_ln203_18, %shl_ln203_37

]]></Node>
<StgValue><ssdm name="or_ln203_18"/></StgValue>
</operation>

<operation id="4361" st_id="874" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:319  %gmem_addr_70_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_req"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="4362" st_id="875" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:320  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_70, i32 %or_ln203_18, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln729"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="4363" st_id="876" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:321  %gmem_addr_70_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_resp"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="4364" st_id="877" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:321  %gmem_addr_70_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_resp"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="4365" st_id="878" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:321  %gmem_addr_70_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_resp"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="4366" st_id="879" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:321  %gmem_addr_70_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_resp"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="4367" st_id="880" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:321  %gmem_addr_70_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_resp"/></StgValue>
</operation>

<operation id="4368" st_id="880" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:322  %add_ln203_67 = add i63 %p_cast183, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_67"/></StgValue>
</operation>

<operation id="4369" st_id="880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="64" op_0_bw="63">
<![CDATA[
:323  %zext_ln203_154 = zext i63 %add_ln203_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_154"/></StgValue>
</operation>

<operation id="4370" st_id="880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:324  %gmem_addr_71 = getelementptr i32* %gmem, i64 %zext_ln203_154

]]></Node>
<StgValue><ssdm name="gmem_addr_71"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="4371" st_id="881" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:325  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="4372" st_id="882" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:325  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="4373" st_id="883" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:325  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="4374" st_id="884" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:325  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="4375" st_id="885" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:325  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="4376" st_id="886" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:325  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="4377" st_id="887" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:325  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="4378" st_id="888" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:326  %gmem_addr_71_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_read"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="4379" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="5">
<![CDATA[
:327  %zext_ln203_155 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_155"/></StgValue>
</operation>

<operation id="4380" st_id="889" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %shl_ln203_38 = shl i32 65535, %zext_ln203_155

]]></Node>
<StgValue><ssdm name="shl_ln203_38"/></StgValue>
</operation>

<operation id="4381" st_id="889" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:329  %xor_ln203_19 = xor i32 %shl_ln203_38, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_19"/></StgValue>
</operation>

<operation id="4382" st_id="889" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:330  %and_ln203_19 = and i32 %gmem_addr_71_read, %xor_ln203_19

]]></Node>
<StgValue><ssdm name="and_ln203_19"/></StgValue>
</operation>

<operation id="4383" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="16">
<![CDATA[
:331  %zext_ln203_156 = zext i16 %wxo_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_156"/></StgValue>
</operation>

<operation id="4384" st_id="889" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:332  %shl_ln203_39 = shl i32 %zext_ln203_156, %zext_ln203_155

]]></Node>
<StgValue><ssdm name="shl_ln203_39"/></StgValue>
</operation>

<operation id="4385" st_id="889" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:333  %or_ln203_19 = or i32 %and_ln203_19, %shl_ln203_39

]]></Node>
<StgValue><ssdm name="or_ln203_19"/></StgValue>
</operation>

<operation id="4386" st_id="889" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:334  %gmem_addr_71_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_req"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="4387" st_id="890" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:335  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_71, i32 %or_ln203_19, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln730"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="4388" st_id="891" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:336  %gmem_addr_71_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_resp"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="4389" st_id="892" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:336  %gmem_addr_71_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_resp"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="4390" st_id="893" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:336  %gmem_addr_71_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_resp"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="4391" st_id="894" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:336  %gmem_addr_71_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_resp"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="4392" st_id="895" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:336  %gmem_addr_71_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_resp"/></StgValue>
</operation>

<operation id="4393" st_id="895" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:337  %add_ln203_68 = add i63 %p_cast184, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_68"/></StgValue>
</operation>

<operation id="4394" st_id="895" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="64" op_0_bw="63">
<![CDATA[
:338  %zext_ln203_157 = zext i63 %add_ln203_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_157"/></StgValue>
</operation>

<operation id="4395" st_id="895" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:339  %gmem_addr_72 = getelementptr i32* %gmem, i64 %zext_ln203_157

]]></Node>
<StgValue><ssdm name="gmem_addr_72"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="4396" st_id="896" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:340  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="4397" st_id="897" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:340  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="4398" st_id="898" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:340  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="4399" st_id="899" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:340  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="4400" st_id="900" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:340  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="4401" st_id="901" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:340  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="4402" st_id="902" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:340  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="4403" st_id="903" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:341  %gmem_addr_72_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_read"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="4404" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="5">
<![CDATA[
:342  %zext_ln203_158 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_158"/></StgValue>
</operation>

<operation id="4405" st_id="904" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:343  %shl_ln203_40 = shl i32 65535, %zext_ln203_158

]]></Node>
<StgValue><ssdm name="shl_ln203_40"/></StgValue>
</operation>

<operation id="4406" st_id="904" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  %xor_ln203_20 = xor i32 %shl_ln203_40, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_20"/></StgValue>
</operation>

<operation id="4407" st_id="904" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345  %and_ln203_20 = and i32 %gmem_addr_72_read, %xor_ln203_20

]]></Node>
<StgValue><ssdm name="and_ln203_20"/></StgValue>
</operation>

<operation id="4408" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="16">
<![CDATA[
:346  %zext_ln203_159 = zext i16 %whf_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_159"/></StgValue>
</operation>

<operation id="4409" st_id="904" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:347  %shl_ln203_41 = shl i32 %zext_ln203_159, %zext_ln203_158

]]></Node>
<StgValue><ssdm name="shl_ln203_41"/></StgValue>
</operation>

<operation id="4410" st_id="904" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:348  %or_ln203_20 = or i32 %and_ln203_20, %shl_ln203_41

]]></Node>
<StgValue><ssdm name="or_ln203_20"/></StgValue>
</operation>

<operation id="4411" st_id="904" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:349  %gmem_addr_72_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_req"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="4412" st_id="905" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:350  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_72, i32 %or_ln203_20, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln731"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="4413" st_id="906" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:351  %gmem_addr_72_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_resp"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="4414" st_id="907" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:351  %gmem_addr_72_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_resp"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="4415" st_id="908" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:351  %gmem_addr_72_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_resp"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="4416" st_id="909" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:351  %gmem_addr_72_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_resp"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="4417" st_id="910" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:351  %gmem_addr_72_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_resp"/></StgValue>
</operation>

<operation id="4418" st_id="910" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:352  %add_ln203_69 = add i63 %p_cast185, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_69"/></StgValue>
</operation>

<operation id="4419" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="63">
<![CDATA[
:353  %zext_ln203_160 = zext i63 %add_ln203_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_160"/></StgValue>
</operation>

<operation id="4420" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:354  %gmem_addr_73 = getelementptr i32* %gmem, i64 %zext_ln203_160

]]></Node>
<StgValue><ssdm name="gmem_addr_73"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="4421" st_id="911" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:355  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="4422" st_id="912" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:355  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="4423" st_id="913" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:355  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="4424" st_id="914" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:355  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="4425" st_id="915" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:355  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="4426" st_id="916" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:355  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="4427" st_id="917" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:355  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="4428" st_id="918" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:356  %gmem_addr_73_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_read"/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="4429" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="5">
<![CDATA[
:357  %zext_ln203_161 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_161"/></StgValue>
</operation>

<operation id="4430" st_id="919" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %shl_ln203_42 = shl i32 65535, %zext_ln203_161

]]></Node>
<StgValue><ssdm name="shl_ln203_42"/></StgValue>
</operation>

<operation id="4431" st_id="919" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:359  %xor_ln203_21 = xor i32 %shl_ln203_42, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_21"/></StgValue>
</operation>

<operation id="4432" st_id="919" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:360  %and_ln203_21 = and i32 %gmem_addr_73_read, %xor_ln203_21

]]></Node>
<StgValue><ssdm name="and_ln203_21"/></StgValue>
</operation>

<operation id="4433" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="16">
<![CDATA[
:361  %zext_ln203_162 = zext i16 %whg_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_162"/></StgValue>
</operation>

<operation id="4434" st_id="919" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:362  %shl_ln203_43 = shl i32 %zext_ln203_162, %zext_ln203_161

]]></Node>
<StgValue><ssdm name="shl_ln203_43"/></StgValue>
</operation>

<operation id="4435" st_id="919" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:363  %or_ln203_21 = or i32 %and_ln203_21, %shl_ln203_43

]]></Node>
<StgValue><ssdm name="or_ln203_21"/></StgValue>
</operation>

<operation id="4436" st_id="919" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:364  %gmem_addr_73_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_req"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="4437" st_id="920" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:365  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_73, i32 %or_ln203_21, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln732"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="4438" st_id="921" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:366  %gmem_addr_73_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_resp"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="4439" st_id="922" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:366  %gmem_addr_73_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_resp"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="4440" st_id="923" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:366  %gmem_addr_73_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_resp"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="4441" st_id="924" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:366  %gmem_addr_73_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_resp"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="4442" st_id="925" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:366  %gmem_addr_73_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_resp"/></StgValue>
</operation>

<operation id="4443" st_id="925" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:367  %add_ln203_70 = add i63 %p_cast186, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_70"/></StgValue>
</operation>

<operation id="4444" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="64" op_0_bw="63">
<![CDATA[
:368  %zext_ln203_163 = zext i63 %add_ln203_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_163"/></StgValue>
</operation>

<operation id="4445" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:369  %gmem_addr_74 = getelementptr i32* %gmem, i64 %zext_ln203_163

]]></Node>
<StgValue><ssdm name="gmem_addr_74"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="4446" st_id="926" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:370  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="4447" st_id="927" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:370  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="4448" st_id="928" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:370  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">

<operation id="4449" st_id="929" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:370  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="930" st_id="930">

<operation id="4450" st_id="930" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:370  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="931" st_id="931">

<operation id="4451" st_id="931" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:370  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="4452" st_id="932" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:370  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="4453" st_id="933" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:371  %gmem_addr_74_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_read"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="4454" st_id="934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="5">
<![CDATA[
:372  %zext_ln203_164 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_164"/></StgValue>
</operation>

<operation id="4455" st_id="934" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:373  %shl_ln203_44 = shl i32 65535, %zext_ln203_164

]]></Node>
<StgValue><ssdm name="shl_ln203_44"/></StgValue>
</operation>

<operation id="4456" st_id="934" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:374  %xor_ln203_22 = xor i32 %shl_ln203_44, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_22"/></StgValue>
</operation>

<operation id="4457" st_id="934" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:375  %and_ln203_22 = and i32 %gmem_addr_74_read, %xor_ln203_22

]]></Node>
<StgValue><ssdm name="and_ln203_22"/></StgValue>
</operation>

<operation id="4458" st_id="934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="16">
<![CDATA[
:376  %zext_ln203_165 = zext i16 %whi_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_165"/></StgValue>
</operation>

<operation id="4459" st_id="934" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:377  %shl_ln203_45 = shl i32 %zext_ln203_165, %zext_ln203_164

]]></Node>
<StgValue><ssdm name="shl_ln203_45"/></StgValue>
</operation>

<operation id="4460" st_id="934" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:378  %or_ln203_22 = or i32 %and_ln203_22, %shl_ln203_45

]]></Node>
<StgValue><ssdm name="or_ln203_22"/></StgValue>
</operation>

<operation id="4461" st_id="934" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:379  %gmem_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_req"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="4462" st_id="935" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:380  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_74, i32 %or_ln203_22, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln733"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="4463" st_id="936" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:381  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="4464" st_id="937" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:381  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="4465" st_id="938" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:381  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="4466" st_id="939" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:381  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="4467" st_id="940" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:381  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>

<operation id="4468" st_id="940" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:382  %add_ln203_71 = add i63 %p_cast187, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_71"/></StgValue>
</operation>

<operation id="4469" st_id="940" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="63">
<![CDATA[
:383  %zext_ln203_166 = zext i63 %add_ln203_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_166"/></StgValue>
</operation>

<operation id="4470" st_id="940" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:384  %gmem_addr_75 = getelementptr i32* %gmem, i64 %zext_ln203_166

]]></Node>
<StgValue><ssdm name="gmem_addr_75"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="4471" st_id="941" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:385  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="4472" st_id="942" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:385  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="4473" st_id="943" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:385  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="4474" st_id="944" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:385  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="4475" st_id="945" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:385  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="4476" st_id="946" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:385  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="4477" st_id="947" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:385  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="4478" st_id="948" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:386  %gmem_addr_75_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_read"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="4479" st_id="949" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="5">
<![CDATA[
:387  %zext_ln203_167 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_167"/></StgValue>
</operation>

<operation id="4480" st_id="949" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %shl_ln203_46 = shl i32 65535, %zext_ln203_167

]]></Node>
<StgValue><ssdm name="shl_ln203_46"/></StgValue>
</operation>

<operation id="4481" st_id="949" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %xor_ln203_23 = xor i32 %shl_ln203_46, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_23"/></StgValue>
</operation>

<operation id="4482" st_id="949" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %and_ln203_23 = and i32 %gmem_addr_75_read, %xor_ln203_23

]]></Node>
<StgValue><ssdm name="and_ln203_23"/></StgValue>
</operation>

<operation id="4483" st_id="949" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="16">
<![CDATA[
:391  %zext_ln203_168 = zext i16 %who_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_168"/></StgValue>
</operation>

<operation id="4484" st_id="949" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %shl_ln203_47 = shl i32 %zext_ln203_168, %zext_ln203_167

]]></Node>
<StgValue><ssdm name="shl_ln203_47"/></StgValue>
</operation>

<operation id="4485" st_id="949" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:393  %or_ln203_23 = or i32 %and_ln203_23, %shl_ln203_47

]]></Node>
<StgValue><ssdm name="or_ln203_23"/></StgValue>
</operation>

<operation id="4486" st_id="949" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:394  %gmem_addr_75_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_req"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="4487" st_id="950" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:395  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_75, i32 %or_ln203_23, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln734"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="4488" st_id="951" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:396  %gmem_addr_75_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_resp"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="4489" st_id="952" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:396  %gmem_addr_75_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_resp"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="4490" st_id="953" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:396  %gmem_addr_75_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_resp"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="4491" st_id="954" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:396  %gmem_addr_75_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_resp"/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="4492" st_id="955" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:396  %gmem_addr_75_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_resp"/></StgValue>
</operation>

<operation id="4493" st_id="955" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:397  %add_ln203_72 = add i63 %p_cast188, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_72"/></StgValue>
</operation>

<operation id="4494" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="64" op_0_bw="63">
<![CDATA[
:398  %zext_ln203_169 = zext i63 %add_ln203_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_169"/></StgValue>
</operation>

<operation id="4495" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:399  %gmem_addr_76 = getelementptr i32* %gmem, i64 %zext_ln203_169

]]></Node>
<StgValue><ssdm name="gmem_addr_76"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="4496" st_id="956" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:400  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="4497" st_id="957" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:400  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="4498" st_id="958" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:400  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">

<operation id="4499" st_id="959" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:400  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="960" st_id="960">

<operation id="4500" st_id="960" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:400  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="961" st_id="961">

<operation id="4501" st_id="961" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:400  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="4502" st_id="962" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:400  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="4503" st_id="963" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:401  %gmem_addr_76_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_read"/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="4504" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="5">
<![CDATA[
:402  %zext_ln203_170 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_170"/></StgValue>
</operation>

<operation id="4505" st_id="964" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %shl_ln203_48 = shl i32 65535, %zext_ln203_170

]]></Node>
<StgValue><ssdm name="shl_ln203_48"/></StgValue>
</operation>

<operation id="4506" st_id="964" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:404  %xor_ln203_24 = xor i32 %shl_ln203_48, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_24"/></StgValue>
</operation>

<operation id="4507" st_id="964" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:405  %and_ln203_24 = and i32 %gmem_addr_76_read, %xor_ln203_24

]]></Node>
<StgValue><ssdm name="and_ln203_24"/></StgValue>
</operation>

<operation id="4508" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="16">
<![CDATA[
:406  %zext_ln203_171 = zext i16 %wxf2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_171"/></StgValue>
</operation>

<operation id="4509" st_id="964" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %shl_ln203_49 = shl i32 %zext_ln203_171, %zext_ln203_170

]]></Node>
<StgValue><ssdm name="shl_ln203_49"/></StgValue>
</operation>

<operation id="4510" st_id="964" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:408  %or_ln203_24 = or i32 %and_ln203_24, %shl_ln203_49

]]></Node>
<StgValue><ssdm name="or_ln203_24"/></StgValue>
</operation>

<operation id="4511" st_id="964" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:409  %gmem_addr_76_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_req"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="4512" st_id="965" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:410  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_76, i32 %or_ln203_24, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln735"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="4513" st_id="966" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:411  %gmem_addr_76_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_resp"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="4514" st_id="967" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:411  %gmem_addr_76_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_resp"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="4515" st_id="968" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:411  %gmem_addr_76_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_resp"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="4516" st_id="969" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:411  %gmem_addr_76_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_resp"/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="4517" st_id="970" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:411  %gmem_addr_76_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_resp"/></StgValue>
</operation>

<operation id="4518" st_id="970" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:412  %add_ln203_73 = add i63 %p_cast189, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_73"/></StgValue>
</operation>

<operation id="4519" st_id="970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="64" op_0_bw="63">
<![CDATA[
:413  %zext_ln203_172 = zext i63 %add_ln203_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_172"/></StgValue>
</operation>

<operation id="4520" st_id="970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:414  %gmem_addr_77 = getelementptr i32* %gmem, i64 %zext_ln203_172

]]></Node>
<StgValue><ssdm name="gmem_addr_77"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="4521" st_id="971" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:415  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="4522" st_id="972" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:415  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="4523" st_id="973" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:415  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="4524" st_id="974" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:415  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="4525" st_id="975" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:415  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="4526" st_id="976" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:415  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="4527" st_id="977" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:415  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="4528" st_id="978" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:416  %gmem_addr_77_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_read"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="4529" st_id="979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="5">
<![CDATA[
:417  %zext_ln203_173 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_173"/></StgValue>
</operation>

<operation id="4530" st_id="979" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:418  %shl_ln203_50 = shl i32 65535, %zext_ln203_173

]]></Node>
<StgValue><ssdm name="shl_ln203_50"/></StgValue>
</operation>

<operation id="4531" st_id="979" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %xor_ln203_25 = xor i32 %shl_ln203_50, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_25"/></StgValue>
</operation>

<operation id="4532" st_id="979" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:420  %and_ln203_25 = and i32 %gmem_addr_77_read, %xor_ln203_25

]]></Node>
<StgValue><ssdm name="and_ln203_25"/></StgValue>
</operation>

<operation id="4533" st_id="979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="32" op_0_bw="16">
<![CDATA[
:421  %zext_ln203_174 = zext i16 %wxg2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_174"/></StgValue>
</operation>

<operation id="4534" st_id="979" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:422  %shl_ln203_51 = shl i32 %zext_ln203_174, %zext_ln203_173

]]></Node>
<StgValue><ssdm name="shl_ln203_51"/></StgValue>
</operation>

<operation id="4535" st_id="979" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %or_ln203_25 = or i32 %and_ln203_25, %shl_ln203_51

]]></Node>
<StgValue><ssdm name="or_ln203_25"/></StgValue>
</operation>

<operation id="4536" st_id="979" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:424  %gmem_addr_77_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_req"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="4537" st_id="980" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:425  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_77, i32 %or_ln203_25, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln736"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="4538" st_id="981" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:426  %gmem_addr_77_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_resp"/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="4539" st_id="982" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:426  %gmem_addr_77_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_resp"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="4540" st_id="983" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:426  %gmem_addr_77_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_resp"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="4541" st_id="984" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:426  %gmem_addr_77_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_resp"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="4542" st_id="985" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:426  %gmem_addr_77_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_resp"/></StgValue>
</operation>

<operation id="4543" st_id="985" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:427  %add_ln203_74 = add i63 %p_cast190, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_74"/></StgValue>
</operation>

<operation id="4544" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="64" op_0_bw="63">
<![CDATA[
:428  %zext_ln203_175 = zext i63 %add_ln203_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_175"/></StgValue>
</operation>

<operation id="4545" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:429  %gmem_addr_78 = getelementptr i32* %gmem, i64 %zext_ln203_175

]]></Node>
<StgValue><ssdm name="gmem_addr_78"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="4546" st_id="986" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:430  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="4547" st_id="987" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:430  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="4548" st_id="988" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:430  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">

<operation id="4549" st_id="989" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:430  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="990" st_id="990">

<operation id="4550" st_id="990" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:430  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="991" st_id="991">

<operation id="4551" st_id="991" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:430  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="4552" st_id="992" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:430  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="4553" st_id="993" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:431  %gmem_addr_78_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_read"/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="4554" st_id="994" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="5">
<![CDATA[
:432  %zext_ln203_176 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_176"/></StgValue>
</operation>

<operation id="4555" st_id="994" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433  %shl_ln203_52 = shl i32 65535, %zext_ln203_176

]]></Node>
<StgValue><ssdm name="shl_ln203_52"/></StgValue>
</operation>

<operation id="4556" st_id="994" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %xor_ln203_26 = xor i32 %shl_ln203_52, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_26"/></StgValue>
</operation>

<operation id="4557" st_id="994" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:435  %and_ln203_26 = and i32 %gmem_addr_78_read, %xor_ln203_26

]]></Node>
<StgValue><ssdm name="and_ln203_26"/></StgValue>
</operation>

<operation id="4558" st_id="994" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="16">
<![CDATA[
:436  %zext_ln203_177 = zext i16 %wxi2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_177"/></StgValue>
</operation>

<operation id="4559" st_id="994" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %shl_ln203_53 = shl i32 %zext_ln203_177, %zext_ln203_176

]]></Node>
<StgValue><ssdm name="shl_ln203_53"/></StgValue>
</operation>

<operation id="4560" st_id="994" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:438  %or_ln203_26 = or i32 %and_ln203_26, %shl_ln203_53

]]></Node>
<StgValue><ssdm name="or_ln203_26"/></StgValue>
</operation>

<operation id="4561" st_id="994" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:439  %gmem_addr_78_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_req"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="4562" st_id="995" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:440  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_78, i32 %or_ln203_26, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln737"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="4563" st_id="996" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:441  %gmem_addr_78_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_resp"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="4564" st_id="997" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:441  %gmem_addr_78_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_resp"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="4565" st_id="998" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:441  %gmem_addr_78_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_resp"/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="4566" st_id="999" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:441  %gmem_addr_78_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_resp"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="4567" st_id="1000" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:441  %gmem_addr_78_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_resp"/></StgValue>
</operation>

<operation id="4568" st_id="1000" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:442  %add_ln203_75 = add i63 %p_cast191, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_75"/></StgValue>
</operation>

<operation id="4569" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="64" op_0_bw="63">
<![CDATA[
:443  %zext_ln203_178 = zext i63 %add_ln203_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_178"/></StgValue>
</operation>

<operation id="4570" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:444  %gmem_addr_79 = getelementptr i32* %gmem, i64 %zext_ln203_178

]]></Node>
<StgValue><ssdm name="gmem_addr_79"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="4571" st_id="1001" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:445  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="4572" st_id="1002" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:445  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="4573" st_id="1003" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:445  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="4574" st_id="1004" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:445  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="4575" st_id="1005" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:445  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="4576" st_id="1006" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:445  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="4577" st_id="1007" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:445  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="4578" st_id="1008" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:446  %gmem_addr_79_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_read"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="4579" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="5">
<![CDATA[
:447  %zext_ln203_179 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_179"/></StgValue>
</operation>

<operation id="4580" st_id="1009" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:448  %shl_ln203_54 = shl i32 65535, %zext_ln203_179

]]></Node>
<StgValue><ssdm name="shl_ln203_54"/></StgValue>
</operation>

<operation id="4581" st_id="1009" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %xor_ln203_27 = xor i32 %shl_ln203_54, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_27"/></StgValue>
</operation>

<operation id="4582" st_id="1009" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:450  %and_ln203_27 = and i32 %gmem_addr_79_read, %xor_ln203_27

]]></Node>
<StgValue><ssdm name="and_ln203_27"/></StgValue>
</operation>

<operation id="4583" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="32" op_0_bw="16">
<![CDATA[
:451  %zext_ln203_180 = zext i16 %wxo2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_180"/></StgValue>
</operation>

<operation id="4584" st_id="1009" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:452  %shl_ln203_55 = shl i32 %zext_ln203_180, %zext_ln203_179

]]></Node>
<StgValue><ssdm name="shl_ln203_55"/></StgValue>
</operation>

<operation id="4585" st_id="1009" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:453  %or_ln203_27 = or i32 %and_ln203_27, %shl_ln203_55

]]></Node>
<StgValue><ssdm name="or_ln203_27"/></StgValue>
</operation>

<operation id="4586" st_id="1009" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:454  %gmem_addr_79_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_req"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="4587" st_id="1010" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:455  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_79, i32 %or_ln203_27, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln738"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="4588" st_id="1011" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:456  %gmem_addr_79_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_resp"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="4589" st_id="1012" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:456  %gmem_addr_79_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_resp"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="4590" st_id="1013" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:456  %gmem_addr_79_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_resp"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="4591" st_id="1014" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:456  %gmem_addr_79_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_resp"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="4592" st_id="1015" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:456  %gmem_addr_79_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_resp"/></StgValue>
</operation>

<operation id="4593" st_id="1015" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:457  %add_ln203_76 = add i63 %p_cast192, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_76"/></StgValue>
</operation>

<operation id="4594" st_id="1015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="63">
<![CDATA[
:458  %zext_ln203_181 = zext i63 %add_ln203_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_181"/></StgValue>
</operation>

<operation id="4595" st_id="1015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:459  %gmem_addr_80 = getelementptr i32* %gmem, i64 %zext_ln203_181

]]></Node>
<StgValue><ssdm name="gmem_addr_80"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="4596" st_id="1016" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:460  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="4597" st_id="1017" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:460  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="4598" st_id="1018" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:460  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="4599" st_id="1019" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:460  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="4600" st_id="1020" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:460  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="4601" st_id="1021" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:460  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="4602" st_id="1022" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:460  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="4603" st_id="1023" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:461  %gmem_addr_80_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_read"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="4604" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="5">
<![CDATA[
:462  %zext_ln203_182 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_182"/></StgValue>
</operation>

<operation id="4605" st_id="1024" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:463  %shl_ln203_56 = shl i32 65535, %zext_ln203_182

]]></Node>
<StgValue><ssdm name="shl_ln203_56"/></StgValue>
</operation>

<operation id="4606" st_id="1024" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  %xor_ln203_28 = xor i32 %shl_ln203_56, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_28"/></StgValue>
</operation>

<operation id="4607" st_id="1024" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %and_ln203_28 = and i32 %gmem_addr_80_read, %xor_ln203_28

]]></Node>
<StgValue><ssdm name="and_ln203_28"/></StgValue>
</operation>

<operation id="4608" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="16">
<![CDATA[
:466  %zext_ln203_183 = zext i16 %whf2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_183"/></StgValue>
</operation>

<operation id="4609" st_id="1024" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %shl_ln203_57 = shl i32 %zext_ln203_183, %zext_ln203_182

]]></Node>
<StgValue><ssdm name="shl_ln203_57"/></StgValue>
</operation>

<operation id="4610" st_id="1024" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %or_ln203_28 = or i32 %and_ln203_28, %shl_ln203_57

]]></Node>
<StgValue><ssdm name="or_ln203_28"/></StgValue>
</operation>

<operation id="4611" st_id="1024" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:469  %gmem_addr_80_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_req"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="4612" st_id="1025" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:470  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_80, i32 %or_ln203_28, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln739"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="4613" st_id="1026" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:471  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="4614" st_id="1027" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:471  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="4615" st_id="1028" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:471  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="4616" st_id="1029" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:471  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="4617" st_id="1030" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:471  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>

<operation id="4618" st_id="1030" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:472  %add_ln203_77 = add i63 %p_cast193, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_77"/></StgValue>
</operation>

<operation id="4619" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="63">
<![CDATA[
:473  %zext_ln203_184 = zext i63 %add_ln203_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_184"/></StgValue>
</operation>

<operation id="4620" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:474  %gmem_addr_81 = getelementptr i32* %gmem, i64 %zext_ln203_184

]]></Node>
<StgValue><ssdm name="gmem_addr_81"/></StgValue>
</operation>

<operation id="4621" st_id="1030" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:487  %add_ln203_78 = add i63 %p_cast194, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_78"/></StgValue>
</operation>

<operation id="4622" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="64" op_0_bw="63">
<![CDATA[
:488  %zext_ln203_187 = zext i63 %add_ln203_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_187"/></StgValue>
</operation>

<operation id="4623" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:489  %gmem_addr_82 = getelementptr i32* %gmem, i64 %zext_ln203_187

]]></Node>
<StgValue><ssdm name="gmem_addr_82"/></StgValue>
</operation>

<operation id="4624" st_id="1030" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:502  %add_ln203_79 = add i63 %p_cast195, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln203_79"/></StgValue>
</operation>

<operation id="4625" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="63">
<![CDATA[
:503  %zext_ln203_190 = zext i63 %add_ln203_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_190"/></StgValue>
</operation>

<operation id="4626" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:504  %gmem_addr_83 = getelementptr i32* %gmem, i64 %zext_ln203_190

]]></Node>
<StgValue><ssdm name="gmem_addr_83"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="4627" st_id="1031" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:475  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="4628" st_id="1032" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:475  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="4629" st_id="1033" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:475  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="4630" st_id="1034" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:475  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="4631" st_id="1035" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:475  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="4632" st_id="1036" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:475  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="4633" st_id="1037" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:475  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="4634" st_id="1038" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:476  %gmem_addr_81_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_read"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="4635" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="5">
<![CDATA[
:477  %zext_ln203_185 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_185"/></StgValue>
</operation>

<operation id="4636" st_id="1039" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  %shl_ln203_58 = shl i32 65535, %zext_ln203_185

]]></Node>
<StgValue><ssdm name="shl_ln203_58"/></StgValue>
</operation>

<operation id="4637" st_id="1039" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %xor_ln203_29 = xor i32 %shl_ln203_58, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_29"/></StgValue>
</operation>

<operation id="4638" st_id="1039" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %and_ln203_29 = and i32 %gmem_addr_81_read, %xor_ln203_29

]]></Node>
<StgValue><ssdm name="and_ln203_29"/></StgValue>
</operation>

<operation id="4639" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="16">
<![CDATA[
:481  %zext_ln203_186 = zext i16 %whg2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_186"/></StgValue>
</operation>

<operation id="4640" st_id="1039" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %shl_ln203_59 = shl i32 %zext_ln203_186, %zext_ln203_185

]]></Node>
<StgValue><ssdm name="shl_ln203_59"/></StgValue>
</operation>

<operation id="4641" st_id="1039" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:483  %or_ln203_29 = or i32 %and_ln203_29, %shl_ln203_59

]]></Node>
<StgValue><ssdm name="or_ln203_29"/></StgValue>
</operation>

<operation id="4642" st_id="1039" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:484  %gmem_addr_81_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_req"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="4643" st_id="1040" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:485  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_81, i32 %or_ln203_29, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln740"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="4644" st_id="1041" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:486  %gmem_addr_81_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_resp"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="4645" st_id="1042" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:486  %gmem_addr_81_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_resp"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="4646" st_id="1043" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:486  %gmem_addr_81_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_resp"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="4647" st_id="1044" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:486  %gmem_addr_81_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_resp"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="4648" st_id="1045" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:486  %gmem_addr_81_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_resp"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="4649" st_id="1046" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:490  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="4650" st_id="1047" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:490  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="4651" st_id="1048" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:490  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">

<operation id="4652" st_id="1049" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:490  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1050">

<operation id="4653" st_id="1050" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:490  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1051">

<operation id="4654" st_id="1051" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:490  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="4655" st_id="1052" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:490  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="4656" st_id="1053" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:491  %gmem_addr_82_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_read"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="4657" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="5">
<![CDATA[
:492  %zext_ln203_188 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_188"/></StgValue>
</operation>

<operation id="4658" st_id="1054" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %shl_ln203_60 = shl i32 65535, %zext_ln203_188

]]></Node>
<StgValue><ssdm name="shl_ln203_60"/></StgValue>
</operation>

<operation id="4659" st_id="1054" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  %xor_ln203_30 = xor i32 %shl_ln203_60, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_30"/></StgValue>
</operation>

<operation id="4660" st_id="1054" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %and_ln203_30 = and i32 %gmem_addr_82_read, %xor_ln203_30

]]></Node>
<StgValue><ssdm name="and_ln203_30"/></StgValue>
</operation>

<operation id="4661" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="16">
<![CDATA[
:496  %zext_ln203_189 = zext i16 %whi2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_189"/></StgValue>
</operation>

<operation id="4662" st_id="1054" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %shl_ln203_61 = shl i32 %zext_ln203_189, %zext_ln203_188

]]></Node>
<StgValue><ssdm name="shl_ln203_61"/></StgValue>
</operation>

<operation id="4663" st_id="1054" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %or_ln203_30 = or i32 %and_ln203_30, %shl_ln203_61

]]></Node>
<StgValue><ssdm name="or_ln203_30"/></StgValue>
</operation>

<operation id="4664" st_id="1054" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:499  %gmem_addr_82_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_req"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="4665" st_id="1055" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:500  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_82, i32 %or_ln203_30, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln741"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="4666" st_id="1056" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:501  %gmem_addr_82_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_resp"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="4667" st_id="1057" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:501  %gmem_addr_82_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_resp"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="4668" st_id="1058" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:501  %gmem_addr_82_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_resp"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="4669" st_id="1059" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:501  %gmem_addr_82_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_resp"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="4670" st_id="1060" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:501  %gmem_addr_82_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_resp"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="4671" st_id="1061" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:505  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="4672" st_id="1062" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:505  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="4673" st_id="1063" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:505  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="4674" st_id="1064" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:505  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="4675" st_id="1065" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:505  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="4676" st_id="1066" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:505  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="4677" st_id="1067" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:505  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="4678" st_id="1068" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:506  %gmem_addr_83_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_read"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="4679" st_id="1069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="5">
<![CDATA[
:507  %zext_ln203_191 = zext i5 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_191"/></StgValue>
</operation>

<operation id="4680" st_id="1069" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %shl_ln203_62 = shl i32 65535, %zext_ln203_191

]]></Node>
<StgValue><ssdm name="shl_ln203_62"/></StgValue>
</operation>

<operation id="4681" st_id="1069" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %xor_ln203_31 = xor i32 %shl_ln203_62, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_31"/></StgValue>
</operation>

<operation id="4682" st_id="1069" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %and_ln203_31 = and i32 %gmem_addr_83_read, %xor_ln203_31

]]></Node>
<StgValue><ssdm name="and_ln203_31"/></StgValue>
</operation>

<operation id="4683" st_id="1069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="16">
<![CDATA[
:511  %zext_ln203_192 = zext i16 %who2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_192"/></StgValue>
</operation>

<operation id="4684" st_id="1069" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %shl_ln203_63 = shl i32 %zext_ln203_192, %zext_ln203_191

]]></Node>
<StgValue><ssdm name="shl_ln203_63"/></StgValue>
</operation>

<operation id="4685" st_id="1069" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %or_ln203_31 = or i32 %and_ln203_31, %shl_ln203_63

]]></Node>
<StgValue><ssdm name="or_ln203_31"/></StgValue>
</operation>

<operation id="4686" st_id="1069" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:514  %gmem_addr_83_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_req"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="4687" st_id="1070" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:515  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_83, i32 %or_ln203_31, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln742"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="4688" st_id="1071" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:516  %gmem_addr_83_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_resp"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="4689" st_id="1072" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:516  %gmem_addr_83_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_resp"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="4690" st_id="1073" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:516  %gmem_addr_83_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_resp"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="4691" st_id="1074" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:516  %gmem_addr_83_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_resp"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="4692" st_id="1075" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:516  %gmem_addr_83_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_resp"/></StgValue>
</operation>

<operation id="4693" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="0">
<![CDATA[
:517  br label %.preheader3973

]]></Node>
<StgValue><ssdm name="br_ln708"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="4694" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="4695" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %i107_0 = phi i9 [ %i_59, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i107_0"/></StgValue>
</operation>

<operation id="4696" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4697" st_id="1077" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2  %icmp_ln750 = icmp eq i9 %i107_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln750"/></StgValue>
</operation>

<operation id="4698" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_279 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="4699" st_id="1077" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %i_59 = add i9 %i107_0, 1

]]></Node>
<StgValue><ssdm name="i_59"/></StgValue>
</operation>

<operation id="4700" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln750, label %.loopexit.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln750"/></StgValue>
</operation>

<operation id="4701" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln752 = zext i9 %i107_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln752"/></StgValue>
</operation>

<operation id="4702" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %bf_V_addr_1 = getelementptr [320 x i16]* %bf_V_84, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bf_V_addr_1"/></StgValue>
</operation>

<operation id="4703" st_id="1077" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="9">
<![CDATA[
:2  %bf_V_load = load i16* %bf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bf_V_load"/></StgValue>
</operation>

<operation id="4704" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_292 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %i107_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="4705" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="63" op_0_bw="8">
<![CDATA[
:4  %zext_ln203_193 = zext i8 %tmp_292 to i63

]]></Node>
<StgValue><ssdm name="zext_ln203_193"/></StgValue>
</operation>

<operation id="4706" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="9">
<![CDATA[
:5  %empty_280 = trunc i9 %i107_0 to i1

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="4707" st_id="1077" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:7  %add_ln203_80 = add i63 %p_cast172, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_80"/></StgValue>
</operation>

<operation id="4708" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="63">
<![CDATA[
:8  %zext_ln203_194 = zext i63 %add_ln203_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_194"/></StgValue>
</operation>

<operation id="4709" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %gmem_addr_84 = getelementptr i32* %gmem, i64 %zext_ln203_194

]]></Node>
<StgValue><ssdm name="gmem_addr_84"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="4710" st_id="1078" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="9">
<![CDATA[
:2  %bf_V_load = load i16* %bf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bf_V_load"/></StgValue>
</operation>

<operation id="4711" st_id="1078" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">

<operation id="4712" st_id="1079" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1080">

<operation id="4713" st_id="1080" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1081">

<operation id="4714" st_id="1081" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="4715" st_id="1082" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="4716" st_id="1083" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="4717" st_id="1084" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:10  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="4718" st_id="1085" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:11  %gmem_addr_84_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_read"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="4719" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:6  %tmp_293 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %empty_280, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="4720" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="5">
<![CDATA[
:12  %zext_ln203_195 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_195"/></StgValue>
</operation>

<operation id="4721" st_id="1086" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %shl_ln203_64 = shl i32 65535, %zext_ln203_195

]]></Node>
<StgValue><ssdm name="shl_ln203_64"/></StgValue>
</operation>

<operation id="4722" st_id="1086" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln203_32 = xor i32 %shl_ln203_64, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_32"/></StgValue>
</operation>

<operation id="4723" st_id="1086" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %and_ln203_32 = and i32 %gmem_addr_84_read, %xor_ln203_32

]]></Node>
<StgValue><ssdm name="and_ln203_32"/></StgValue>
</operation>

<operation id="4724" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="16">
<![CDATA[
:16  %zext_ln203_196 = zext i16 %bf_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_196"/></StgValue>
</operation>

<operation id="4725" st_id="1086" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %shl_ln203_65 = shl i32 %zext_ln203_196, %zext_ln203_195

]]></Node>
<StgValue><ssdm name="shl_ln203_65"/></StgValue>
</operation>

<operation id="4726" st_id="1086" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %or_ln203_32 = or i32 %and_ln203_32, %shl_ln203_65

]]></Node>
<StgValue><ssdm name="or_ln203_32"/></StgValue>
</operation>

<operation id="4727" st_id="1086" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:19  %gmem_addr_84_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_req"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="4728" st_id="1087" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:20  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_84, i32 %or_ln203_32, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln752"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="4729" st_id="1088" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_84_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_resp"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="4730" st_id="1089" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_84_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_resp"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="4731" st_id="1090" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_84_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_resp"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="4732" st_id="1091" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_84_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_resp"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="4733" st_id="1092" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:21  %gmem_addr_84_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_resp"/></StgValue>
</operation>

<operation id="4734" st_id="1092" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:24  %add_ln203_81 = add i63 %p_cast173, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_81"/></StgValue>
</operation>

<operation id="4735" st_id="1092" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="64" op_0_bw="63">
<![CDATA[
:25  %zext_ln203_197 = zext i63 %add_ln203_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_197"/></StgValue>
</operation>

<operation id="4736" st_id="1092" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:26  %gmem_addr_85 = getelementptr i32* %gmem, i64 %zext_ln203_197

]]></Node>
<StgValue><ssdm name="gmem_addr_85"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="4737" st_id="1093" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %bg_V_addr_1 = getelementptr [320 x i16]* %bg_V_85, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bg_V_addr_1"/></StgValue>
</operation>

<operation id="4738" st_id="1093" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="9">
<![CDATA[
:23  %bg_V_load = load i16* %bg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bg_V_load"/></StgValue>
</operation>

<operation id="4739" st_id="1093" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="4740" st_id="1094" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="9">
<![CDATA[
:23  %bg_V_load = load i16* %bg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bg_V_load"/></StgValue>
</operation>

<operation id="4741" st_id="1094" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="4742" st_id="1095" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="4743" st_id="1096" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="4744" st_id="1097" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="4745" st_id="1098" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="4746" st_id="1099" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:27  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="4747" st_id="1100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:28  %gmem_addr_85_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_read"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="4748" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="5">
<![CDATA[
:29  %zext_ln203_198 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_198"/></StgValue>
</operation>

<operation id="4749" st_id="1101" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %shl_ln203_66 = shl i32 65535, %zext_ln203_198

]]></Node>
<StgValue><ssdm name="shl_ln203_66"/></StgValue>
</operation>

<operation id="4750" st_id="1101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %xor_ln203_33 = xor i32 %shl_ln203_66, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_33"/></StgValue>
</operation>

<operation id="4751" st_id="1101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %and_ln203_33 = and i32 %gmem_addr_85_read, %xor_ln203_33

]]></Node>
<StgValue><ssdm name="and_ln203_33"/></StgValue>
</operation>

<operation id="4752" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="16">
<![CDATA[
:33  %zext_ln203_199 = zext i16 %bg_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_199"/></StgValue>
</operation>

<operation id="4753" st_id="1101" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %shl_ln203_67 = shl i32 %zext_ln203_199, %zext_ln203_198

]]></Node>
<StgValue><ssdm name="shl_ln203_67"/></StgValue>
</operation>

<operation id="4754" st_id="1101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %or_ln203_33 = or i32 %and_ln203_33, %shl_ln203_67

]]></Node>
<StgValue><ssdm name="or_ln203_33"/></StgValue>
</operation>

<operation id="4755" st_id="1101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:36  %gmem_addr_85_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_req"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="4756" st_id="1102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:37  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_85, i32 %or_ln203_33, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln753"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="4757" st_id="1103" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_resp"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="4758" st_id="1104" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_resp"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="4759" st_id="1105" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_resp"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="4760" st_id="1106" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_resp"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="4761" st_id="1107" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:38  %gmem_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_resp"/></StgValue>
</operation>

<operation id="4762" st_id="1107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:41  %add_ln203_82 = add i63 %p_cast174, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_82"/></StgValue>
</operation>

<operation id="4763" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="64" op_0_bw="63">
<![CDATA[
:42  %zext_ln203_200 = zext i63 %add_ln203_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_200"/></StgValue>
</operation>

<operation id="4764" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:43  %gmem_addr_86 = getelementptr i32* %gmem, i64 %zext_ln203_200

]]></Node>
<StgValue><ssdm name="gmem_addr_86"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="4765" st_id="1108" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="4766" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %bi_V_addr_1 = getelementptr [320 x i16]* %bi_V_86, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bi_V_addr_1"/></StgValue>
</operation>

<operation id="4767" st_id="1109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="16" op_0_bw="9">
<![CDATA[
:40  %bi_V_load = load i16* %bi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bi_V_load"/></StgValue>
</operation>

<operation id="4768" st_id="1109" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="4769" st_id="1110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="16" op_0_bw="9">
<![CDATA[
:40  %bi_V_load = load i16* %bi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bi_V_load"/></StgValue>
</operation>

<operation id="4770" st_id="1110" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="4771" st_id="1111" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="4772" st_id="1112" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="4773" st_id="1113" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="4774" st_id="1114" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:44  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">

<operation id="4775" st_id="1115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:45  %gmem_addr_86_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_read"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1116">

<operation id="4776" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="5">
<![CDATA[
:46  %zext_ln203_201 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_201"/></StgValue>
</operation>

<operation id="4777" st_id="1116" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %shl_ln203_68 = shl i32 65535, %zext_ln203_201

]]></Node>
<StgValue><ssdm name="shl_ln203_68"/></StgValue>
</operation>

<operation id="4778" st_id="1116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %xor_ln203_34 = xor i32 %shl_ln203_68, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_34"/></StgValue>
</operation>

<operation id="4779" st_id="1116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %and_ln203_34 = and i32 %gmem_addr_86_read, %xor_ln203_34

]]></Node>
<StgValue><ssdm name="and_ln203_34"/></StgValue>
</operation>

<operation id="4780" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="16">
<![CDATA[
:50  %zext_ln203_202 = zext i16 %bi_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_202"/></StgValue>
</operation>

<operation id="4781" st_id="1116" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %shl_ln203_69 = shl i32 %zext_ln203_202, %zext_ln203_201

]]></Node>
<StgValue><ssdm name="shl_ln203_69"/></StgValue>
</operation>

<operation id="4782" st_id="1116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %or_ln203_34 = or i32 %and_ln203_34, %shl_ln203_69

]]></Node>
<StgValue><ssdm name="or_ln203_34"/></StgValue>
</operation>

<operation id="4783" st_id="1116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:53  %gmem_addr_86_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_req"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="4784" st_id="1117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:54  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_86, i32 %or_ln203_34, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln754"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="4785" st_id="1118" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="4786" st_id="1119" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="4787" st_id="1120" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="4788" st_id="1121" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="4789" st_id="1122" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:55  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>

<operation id="4790" st_id="1122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:58  %add_ln203_83 = add i63 %p_cast175, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_83"/></StgValue>
</operation>

<operation id="4791" st_id="1122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="64" op_0_bw="63">
<![CDATA[
:59  %zext_ln203_203 = zext i63 %add_ln203_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_203"/></StgValue>
</operation>

<operation id="4792" st_id="1122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:60  %gmem_addr_87 = getelementptr i32* %gmem, i64 %zext_ln203_203

]]></Node>
<StgValue><ssdm name="gmem_addr_87"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="4793" st_id="1123" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="4794" st_id="1124" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="4795" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %bo_V_addr_1 = getelementptr [320 x i16]* %bo_V_87, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bo_V_addr_1"/></StgValue>
</operation>

<operation id="4796" st_id="1125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="16" op_0_bw="9">
<![CDATA[
:57  %bo_V_load = load i16* %bo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bo_V_load"/></StgValue>
</operation>

<operation id="4797" st_id="1125" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="4798" st_id="1126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="16" op_0_bw="9">
<![CDATA[
:57  %bo_V_load = load i16* %bo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bo_V_load"/></StgValue>
</operation>

<operation id="4799" st_id="1126" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="4800" st_id="1127" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="4801" st_id="1128" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="4802" st_id="1129" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:61  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="4803" st_id="1130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:62  %gmem_addr_87_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_read"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="4804" st_id="1131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="5">
<![CDATA[
:63  %zext_ln203_204 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_204"/></StgValue>
</operation>

<operation id="4805" st_id="1131" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %shl_ln203_70 = shl i32 65535, %zext_ln203_204

]]></Node>
<StgValue><ssdm name="shl_ln203_70"/></StgValue>
</operation>

<operation id="4806" st_id="1131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %xor_ln203_35 = xor i32 %shl_ln203_70, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_35"/></StgValue>
</operation>

<operation id="4807" st_id="1131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %and_ln203_35 = and i32 %gmem_addr_87_read, %xor_ln203_35

]]></Node>
<StgValue><ssdm name="and_ln203_35"/></StgValue>
</operation>

<operation id="4808" st_id="1131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="16">
<![CDATA[
:67  %zext_ln203_205 = zext i16 %bo_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_205"/></StgValue>
</operation>

<operation id="4809" st_id="1131" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %shl_ln203_71 = shl i32 %zext_ln203_205, %zext_ln203_204

]]></Node>
<StgValue><ssdm name="shl_ln203_71"/></StgValue>
</operation>

<operation id="4810" st_id="1131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %or_ln203_35 = or i32 %and_ln203_35, %shl_ln203_71

]]></Node>
<StgValue><ssdm name="or_ln203_35"/></StgValue>
</operation>

<operation id="4811" st_id="1131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:70  %gmem_addr_87_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_req"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="4812" st_id="1132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:71  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_87, i32 %or_ln203_35, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln755"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="4813" st_id="1133" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_87_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_resp"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="4814" st_id="1134" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_87_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_resp"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="4815" st_id="1135" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_87_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_resp"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="4816" st_id="1136" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_87_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_resp"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="4817" st_id="1137" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:72  %gmem_addr_87_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_resp"/></StgValue>
</operation>

<operation id="4818" st_id="1137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:75  %add_ln203_84 = add i63 %p_cast176, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_84"/></StgValue>
</operation>

<operation id="4819" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="64" op_0_bw="63">
<![CDATA[
:76  %zext_ln203_206 = zext i63 %add_ln203_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_206"/></StgValue>
</operation>

<operation id="4820" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:77  %gmem_addr_88 = getelementptr i32* %gmem, i64 %zext_ln203_206

]]></Node>
<StgValue><ssdm name="gmem_addr_88"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="4821" st_id="1138" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="4822" st_id="1139" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="4823" st_id="1140" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="4824" st_id="1141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %bf2_V_addr_1 = getelementptr [320 x i16]* %bf2_V_88, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bf2_V_addr_1"/></StgValue>
</operation>

<operation id="4825" st_id="1141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="9">
<![CDATA[
:74  %bf2_V_load = load i16* %bf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bf2_V_load"/></StgValue>
</operation>

<operation id="4826" st_id="1141" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="4827" st_id="1142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="9">
<![CDATA[
:74  %bf2_V_load = load i16* %bf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bf2_V_load"/></StgValue>
</operation>

<operation id="4828" st_id="1142" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="4829" st_id="1143" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">

<operation id="4830" st_id="1144" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:78  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1145">

<operation id="4831" st_id="1145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:79  %gmem_addr_88_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_read"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1146">

<operation id="4832" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="5">
<![CDATA[
:80  %zext_ln203_207 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_207"/></StgValue>
</operation>

<operation id="4833" st_id="1146" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %shl_ln203_72 = shl i32 65535, %zext_ln203_207

]]></Node>
<StgValue><ssdm name="shl_ln203_72"/></StgValue>
</operation>

<operation id="4834" st_id="1146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %xor_ln203_36 = xor i32 %shl_ln203_72, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_36"/></StgValue>
</operation>

<operation id="4835" st_id="1146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %and_ln203_36 = and i32 %gmem_addr_88_read, %xor_ln203_36

]]></Node>
<StgValue><ssdm name="and_ln203_36"/></StgValue>
</operation>

<operation id="4836" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="16">
<![CDATA[
:84  %zext_ln203_208 = zext i16 %bf2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_208"/></StgValue>
</operation>

<operation id="4837" st_id="1146" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %shl_ln203_73 = shl i32 %zext_ln203_208, %zext_ln203_207

]]></Node>
<StgValue><ssdm name="shl_ln203_73"/></StgValue>
</operation>

<operation id="4838" st_id="1146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %or_ln203_36 = or i32 %and_ln203_36, %shl_ln203_73

]]></Node>
<StgValue><ssdm name="or_ln203_36"/></StgValue>
</operation>

<operation id="4839" st_id="1146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:87  %gmem_addr_88_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_req"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="4840" st_id="1147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:88  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_88, i32 %or_ln203_36, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln756"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="4841" st_id="1148" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_88_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_resp"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="4842" st_id="1149" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_88_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_resp"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="4843" st_id="1150" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_88_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_resp"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="4844" st_id="1151" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_88_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_resp"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="4845" st_id="1152" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:89  %gmem_addr_88_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_resp"/></StgValue>
</operation>

<operation id="4846" st_id="1152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:92  %add_ln203_85 = add i63 %p_cast177, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_85"/></StgValue>
</operation>

<operation id="4847" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="63">
<![CDATA[
:93  %zext_ln203_209 = zext i63 %add_ln203_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_209"/></StgValue>
</operation>

<operation id="4848" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:94  %gmem_addr_89 = getelementptr i32* %gmem, i64 %zext_ln203_209

]]></Node>
<StgValue><ssdm name="gmem_addr_89"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="4849" st_id="1153" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="4850" st_id="1154" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1155">

<operation id="4851" st_id="1155" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1156">

<operation id="4852" st_id="1156" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1157">

<operation id="4853" st_id="1157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %bg2_V_addr_1 = getelementptr [320 x i16]* %bg2_V_89, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bg2_V_addr_1"/></StgValue>
</operation>

<operation id="4854" st_id="1157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="16" op_0_bw="9">
<![CDATA[
:91  %bg2_V_load = load i16* %bg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bg2_V_load"/></StgValue>
</operation>

<operation id="4855" st_id="1157" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1158">

<operation id="4856" st_id="1158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="16" op_0_bw="9">
<![CDATA[
:91  %bg2_V_load = load i16* %bg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bg2_V_load"/></StgValue>
</operation>

<operation id="4857" st_id="1158" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1159">

<operation id="4858" st_id="1159" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:95  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1160">

<operation id="4859" st_id="1160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:96  %gmem_addr_89_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_read"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1161">

<operation id="4860" st_id="1161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="5">
<![CDATA[
:97  %zext_ln203_210 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_210"/></StgValue>
</operation>

<operation id="4861" st_id="1161" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %shl_ln203_74 = shl i32 65535, %zext_ln203_210

]]></Node>
<StgValue><ssdm name="shl_ln203_74"/></StgValue>
</operation>

<operation id="4862" st_id="1161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %xor_ln203_37 = xor i32 %shl_ln203_74, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_37"/></StgValue>
</operation>

<operation id="4863" st_id="1161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %and_ln203_37 = and i32 %gmem_addr_89_read, %xor_ln203_37

]]></Node>
<StgValue><ssdm name="and_ln203_37"/></StgValue>
</operation>

<operation id="4864" st_id="1161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="16">
<![CDATA[
:101  %zext_ln203_211 = zext i16 %bg2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_211"/></StgValue>
</operation>

<operation id="4865" st_id="1161" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %shl_ln203_75 = shl i32 %zext_ln203_211, %zext_ln203_210

]]></Node>
<StgValue><ssdm name="shl_ln203_75"/></StgValue>
</operation>

<operation id="4866" st_id="1161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %or_ln203_37 = or i32 %and_ln203_37, %shl_ln203_75

]]></Node>
<StgValue><ssdm name="or_ln203_37"/></StgValue>
</operation>

<operation id="4867" st_id="1161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:104  %gmem_addr_89_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_req"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1162">

<operation id="4868" st_id="1162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:105  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_89, i32 %or_ln203_37, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln757"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1163">

<operation id="4869" st_id="1163" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_89_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_resp"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1164">

<operation id="4870" st_id="1164" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_89_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_resp"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1165">

<operation id="4871" st_id="1165" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_89_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_resp"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1166">

<operation id="4872" st_id="1166" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_89_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_resp"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1167">

<operation id="4873" st_id="1167" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:106  %gmem_addr_89_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_resp"/></StgValue>
</operation>

<operation id="4874" st_id="1167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:109  %add_ln203_86 = add i63 %p_cast178, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_86"/></StgValue>
</operation>

<operation id="4875" st_id="1167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="64" op_0_bw="63">
<![CDATA[
:110  %zext_ln203_212 = zext i63 %add_ln203_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_212"/></StgValue>
</operation>

<operation id="4876" st_id="1167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:111  %gmem_addr_90 = getelementptr i32* %gmem, i64 %zext_ln203_212

]]></Node>
<StgValue><ssdm name="gmem_addr_90"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1168">

<operation id="4877" st_id="1168" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1169">

<operation id="4878" st_id="1169" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1170">

<operation id="4879" st_id="1170" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1171">

<operation id="4880" st_id="1171" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1172">

<operation id="4881" st_id="1172" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1173">

<operation id="4882" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %bi2_V_addr_1 = getelementptr [320 x i16]* %bi2_V_90, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bi2_V_addr_1"/></StgValue>
</operation>

<operation id="4883" st_id="1173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="16" op_0_bw="9">
<![CDATA[
:108  %bi2_V_load = load i16* %bi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bi2_V_load"/></StgValue>
</operation>

<operation id="4884" st_id="1173" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1174">

<operation id="4885" st_id="1174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="16" op_0_bw="9">
<![CDATA[
:108  %bi2_V_load = load i16* %bi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bi2_V_load"/></StgValue>
</operation>

<operation id="4886" st_id="1174" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:112  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1175">

<operation id="4887" st_id="1175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:113  %gmem_addr_90_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_read"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1176">

<operation id="4888" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="5">
<![CDATA[
:114  %zext_ln203_213 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_213"/></StgValue>
</operation>

<operation id="4889" st_id="1176" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %shl_ln203_76 = shl i32 65535, %zext_ln203_213

]]></Node>
<StgValue><ssdm name="shl_ln203_76"/></StgValue>
</operation>

<operation id="4890" st_id="1176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %xor_ln203_38 = xor i32 %shl_ln203_76, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_38"/></StgValue>
</operation>

<operation id="4891" st_id="1176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %and_ln203_38 = and i32 %gmem_addr_90_read, %xor_ln203_38

]]></Node>
<StgValue><ssdm name="and_ln203_38"/></StgValue>
</operation>

<operation id="4892" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="16">
<![CDATA[
:118  %zext_ln203_214 = zext i16 %bi2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_214"/></StgValue>
</operation>

<operation id="4893" st_id="1176" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %shl_ln203_77 = shl i32 %zext_ln203_214, %zext_ln203_213

]]></Node>
<StgValue><ssdm name="shl_ln203_77"/></StgValue>
</operation>

<operation id="4894" st_id="1176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %or_ln203_38 = or i32 %and_ln203_38, %shl_ln203_77

]]></Node>
<StgValue><ssdm name="or_ln203_38"/></StgValue>
</operation>

<operation id="4895" st_id="1176" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:121  %gmem_addr_90_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_req"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1177">

<operation id="4896" st_id="1177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:122  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_90, i32 %or_ln203_38, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln758"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1178">

<operation id="4897" st_id="1178" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_90_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_resp"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1179">

<operation id="4898" st_id="1179" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_90_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_resp"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1180">

<operation id="4899" st_id="1180" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_90_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_resp"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1181">

<operation id="4900" st_id="1181" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_90_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_resp"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1182">

<operation id="4901" st_id="1182" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:123  %gmem_addr_90_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_resp"/></StgValue>
</operation>

<operation id="4902" st_id="1182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:126  %add_ln203_87 = add i63 %p_cast179, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_87"/></StgValue>
</operation>

<operation id="4903" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="64" op_0_bw="63">
<![CDATA[
:127  %zext_ln203_215 = zext i63 %add_ln203_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_215"/></StgValue>
</operation>

<operation id="4904" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:128  %gmem_addr_91 = getelementptr i32* %gmem, i64 %zext_ln203_215

]]></Node>
<StgValue><ssdm name="gmem_addr_91"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1183">

<operation id="4905" st_id="1183" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1184">

<operation id="4906" st_id="1184" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1185">

<operation id="4907" st_id="1185" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1186">

<operation id="4908" st_id="1186" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1187">

<operation id="4909" st_id="1187" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1188">

<operation id="4910" st_id="1188" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1189">

<operation id="4911" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %bo2_V_addr_1 = getelementptr [320 x i16]* %bo2_V_91, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="bo2_V_addr_1"/></StgValue>
</operation>

<operation id="4912" st_id="1189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="9">
<![CDATA[
:125  %bo2_V_load = load i16* %bo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bo2_V_load"/></StgValue>
</operation>

<operation id="4913" st_id="1189" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:129  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1190">

<operation id="4914" st_id="1190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="9">
<![CDATA[
:125  %bo2_V_load = load i16* %bo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bo2_V_load"/></StgValue>
</operation>

<operation id="4915" st_id="1190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:130  %gmem_addr_91_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_read"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1191">

<operation id="4916" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="5">
<![CDATA[
:131  %zext_ln203_216 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_216"/></StgValue>
</operation>

<operation id="4917" st_id="1191" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %shl_ln203_78 = shl i32 65535, %zext_ln203_216

]]></Node>
<StgValue><ssdm name="shl_ln203_78"/></StgValue>
</operation>

<operation id="4918" st_id="1191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %xor_ln203_39 = xor i32 %shl_ln203_78, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_39"/></StgValue>
</operation>

<operation id="4919" st_id="1191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %and_ln203_39 = and i32 %gmem_addr_91_read, %xor_ln203_39

]]></Node>
<StgValue><ssdm name="and_ln203_39"/></StgValue>
</operation>

<operation id="4920" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="16">
<![CDATA[
:135  %zext_ln203_217 = zext i16 %bo2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_217"/></StgValue>
</operation>

<operation id="4921" st_id="1191" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %shl_ln203_79 = shl i32 %zext_ln203_217, %zext_ln203_216

]]></Node>
<StgValue><ssdm name="shl_ln203_79"/></StgValue>
</operation>

<operation id="4922" st_id="1191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %or_ln203_39 = or i32 %and_ln203_39, %shl_ln203_79

]]></Node>
<StgValue><ssdm name="or_ln203_39"/></StgValue>
</operation>

<operation id="4923" st_id="1191" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:138  %gmem_addr_91_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_req"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1192">

<operation id="4924" st_id="1192" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:139  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_91, i32 %or_ln203_39, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln759"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1193">

<operation id="4925" st_id="1193" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_91_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_resp"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1194">

<operation id="4926" st_id="1194" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_91_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_resp"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1195">

<operation id="4927" st_id="1195" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_91_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_resp"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1196">

<operation id="4928" st_id="1196" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_91_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_resp"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1197">

<operation id="4929" st_id="1197" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:140  %gmem_addr_91_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_resp"/></StgValue>
</operation>

<operation id="4930" st_id="1197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:143  %add_ln203_88 = add i63 %p_cast196, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_88"/></StgValue>
</operation>

<operation id="4931" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="64" op_0_bw="63">
<![CDATA[
:144  %zext_ln203_218 = zext i63 %add_ln203_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_218"/></StgValue>
</operation>

<operation id="4932" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:145  %gmem_addr_92 = getelementptr i32* %gmem, i64 %zext_ln203_218

]]></Node>
<StgValue><ssdm name="gmem_addr_92"/></StgValue>
</operation>
</state>

<state id="1198" st_id="1198">

<operation id="4933" st_id="1198" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1199">

<operation id="4934" st_id="1199" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1200">

<operation id="4935" st_id="1200" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1201">

<operation id="4936" st_id="1201" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1202">

<operation id="4937" st_id="1202" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1203">

<operation id="4938" st_id="1203" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1204">

<operation id="4939" st_id="1204" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:146  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1205">

<operation id="4940" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %h_bf_V_addr_1 = getelementptr [320 x i16]* %h_bf_V_108, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bf_V_addr_1"/></StgValue>
</operation>

<operation id="4941" st_id="1205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="16" op_0_bw="9">
<![CDATA[
:142  %h_bf_V_load = load i16* %h_bf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bf_V_load"/></StgValue>
</operation>

<operation id="4942" st_id="1205" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:147  %gmem_addr_92_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_read"/></StgValue>
</operation>

<operation id="4943" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %h_bg_V_addr_1 = getelementptr [320 x i16]* %h_bg_V_109, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bg_V_addr_1"/></StgValue>
</operation>

<operation id="4944" st_id="1205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="16" op_0_bw="9">
<![CDATA[
:159  %h_bg_V_load = load i16* %h_bg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bg_V_load"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1206">

<operation id="4945" st_id="1206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="16" op_0_bw="9">
<![CDATA[
:142  %h_bf_V_load = load i16* %h_bf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bf_V_load"/></StgValue>
</operation>

<operation id="4946" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="5">
<![CDATA[
:148  %zext_ln203_219 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_219"/></StgValue>
</operation>

<operation id="4947" st_id="1206" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %shl_ln203_80 = shl i32 65535, %zext_ln203_219

]]></Node>
<StgValue><ssdm name="shl_ln203_80"/></StgValue>
</operation>

<operation id="4948" st_id="1206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %xor_ln203_40 = xor i32 %shl_ln203_80, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_40"/></StgValue>
</operation>

<operation id="4949" st_id="1206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %and_ln203_40 = and i32 %gmem_addr_92_read, %xor_ln203_40

]]></Node>
<StgValue><ssdm name="and_ln203_40"/></StgValue>
</operation>

<operation id="4950" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="16">
<![CDATA[
:152  %zext_ln203_220 = zext i16 %h_bf_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_220"/></StgValue>
</operation>

<operation id="4951" st_id="1206" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %shl_ln203_81 = shl i32 %zext_ln203_220, %zext_ln203_219

]]></Node>
<StgValue><ssdm name="shl_ln203_81"/></StgValue>
</operation>

<operation id="4952" st_id="1206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %or_ln203_40 = or i32 %and_ln203_40, %shl_ln203_81

]]></Node>
<StgValue><ssdm name="or_ln203_40"/></StgValue>
</operation>

<operation id="4953" st_id="1206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:155  %gmem_addr_92_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_req"/></StgValue>
</operation>

<operation id="4954" st_id="1206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="16" op_0_bw="9">
<![CDATA[
:159  %h_bg_V_load = load i16* %h_bg_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bg_V_load"/></StgValue>
</operation>
</state>

<state id="1207" st_id="1207">

<operation id="4955" st_id="1207" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:156  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_92, i32 %or_ln203_40, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln761"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1208">

<operation id="4956" st_id="1208" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1209">

<operation id="4957" st_id="1209" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="1210" st_id="1210">

<operation id="4958" st_id="1210" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="1211" st_id="1211">

<operation id="4959" st_id="1211" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1212">

<operation id="4960" st_id="1212" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:157  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>

<operation id="4961" st_id="1212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:160  %add_ln203_89 = add i63 %p_cast197, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_89"/></StgValue>
</operation>

<operation id="4962" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="64" op_0_bw="63">
<![CDATA[
:161  %zext_ln203_221 = zext i63 %add_ln203_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_221"/></StgValue>
</operation>

<operation id="4963" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:162  %gmem_addr_93 = getelementptr i32* %gmem, i64 %zext_ln203_221

]]></Node>
<StgValue><ssdm name="gmem_addr_93"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1213">

<operation id="4964" st_id="1213" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1214">

<operation id="4965" st_id="1214" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1215">

<operation id="4966" st_id="1215" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="1216" st_id="1216">

<operation id="4967" st_id="1216" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1217">

<operation id="4968" st_id="1217" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1218">

<operation id="4969" st_id="1218" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1219">

<operation id="4970" st_id="1219" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:163  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1220">

<operation id="4971" st_id="1220" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:164  %gmem_addr_93_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_read"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1221">

<operation id="4972" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="5">
<![CDATA[
:165  %zext_ln203_222 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_222"/></StgValue>
</operation>

<operation id="4973" st_id="1221" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %shl_ln203_82 = shl i32 65535, %zext_ln203_222

]]></Node>
<StgValue><ssdm name="shl_ln203_82"/></StgValue>
</operation>

<operation id="4974" st_id="1221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:167  %xor_ln203_41 = xor i32 %shl_ln203_82, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_41"/></StgValue>
</operation>

<operation id="4975" st_id="1221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %and_ln203_41 = and i32 %gmem_addr_93_read, %xor_ln203_41

]]></Node>
<StgValue><ssdm name="and_ln203_41"/></StgValue>
</operation>

<operation id="4976" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="16">
<![CDATA[
:169  %zext_ln203_223 = zext i16 %h_bg_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_223"/></StgValue>
</operation>

<operation id="4977" st_id="1221" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %shl_ln203_83 = shl i32 %zext_ln203_223, %zext_ln203_222

]]></Node>
<StgValue><ssdm name="shl_ln203_83"/></StgValue>
</operation>

<operation id="4978" st_id="1221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %or_ln203_41 = or i32 %and_ln203_41, %shl_ln203_83

]]></Node>
<StgValue><ssdm name="or_ln203_41"/></StgValue>
</operation>

<operation id="4979" st_id="1221" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:172  %gmem_addr_93_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_req"/></StgValue>
</operation>

<operation id="4980" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %h_bi_V_addr_1 = getelementptr [320 x i16]* %h_bi_V_110, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bi_V_addr_1"/></StgValue>
</operation>

<operation id="4981" st_id="1221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="16" op_0_bw="9">
<![CDATA[
:176  %h_bi_V_load = load i16* %h_bi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bi_V_load"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1222">

<operation id="4982" st_id="1222" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:173  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_93, i32 %or_ln203_41, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln762"/></StgValue>
</operation>

<operation id="4983" st_id="1222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="16" op_0_bw="9">
<![CDATA[
:176  %h_bi_V_load = load i16* %h_bi_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bi_V_load"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1223">

<operation id="4984" st_id="1223" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_93_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_resp"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1224">

<operation id="4985" st_id="1224" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_93_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_resp"/></StgValue>
</operation>
</state>

<state id="1225" st_id="1225">

<operation id="4986" st_id="1225" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_93_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_resp"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1226">

<operation id="4987" st_id="1226" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_93_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_resp"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1227">

<operation id="4988" st_id="1227" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:174  %gmem_addr_93_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_resp"/></StgValue>
</operation>

<operation id="4989" st_id="1227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:177  %add_ln203_90 = add i63 %p_cast198, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_90"/></StgValue>
</operation>

<operation id="4990" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="63">
<![CDATA[
:178  %zext_ln203_224 = zext i63 %add_ln203_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_224"/></StgValue>
</operation>

<operation id="4991" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:179  %gmem_addr_94 = getelementptr i32* %gmem, i64 %zext_ln203_224

]]></Node>
<StgValue><ssdm name="gmem_addr_94"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1228">

<operation id="4992" st_id="1228" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1229">

<operation id="4993" st_id="1229" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1230">

<operation id="4994" st_id="1230" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1231">

<operation id="4995" st_id="1231" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1232">

<operation id="4996" st_id="1232" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1233">

<operation id="4997" st_id="1233" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="1234" st_id="1234">

<operation id="4998" st_id="1234" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:180  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1235">

<operation id="4999" st_id="1235" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:181  %gmem_addr_94_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_read"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1236">

<operation id="5000" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="5">
<![CDATA[
:182  %zext_ln203_225 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_225"/></StgValue>
</operation>

<operation id="5001" st_id="1236" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %shl_ln203_84 = shl i32 65535, %zext_ln203_225

]]></Node>
<StgValue><ssdm name="shl_ln203_84"/></StgValue>
</operation>

<operation id="5002" st_id="1236" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %xor_ln203_42 = xor i32 %shl_ln203_84, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_42"/></StgValue>
</operation>

<operation id="5003" st_id="1236" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %and_ln203_42 = and i32 %gmem_addr_94_read, %xor_ln203_42

]]></Node>
<StgValue><ssdm name="and_ln203_42"/></StgValue>
</operation>

<operation id="5004" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="16">
<![CDATA[
:186  %zext_ln203_226 = zext i16 %h_bi_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_226"/></StgValue>
</operation>

<operation id="5005" st_id="1236" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %shl_ln203_85 = shl i32 %zext_ln203_226, %zext_ln203_225

]]></Node>
<StgValue><ssdm name="shl_ln203_85"/></StgValue>
</operation>

<operation id="5006" st_id="1236" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %or_ln203_42 = or i32 %and_ln203_42, %shl_ln203_85

]]></Node>
<StgValue><ssdm name="or_ln203_42"/></StgValue>
</operation>

<operation id="5007" st_id="1236" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:189  %gmem_addr_94_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_req"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1237">

<operation id="5008" st_id="1237" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:190  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_94, i32 %or_ln203_42, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln763"/></StgValue>
</operation>

<operation id="5009" st_id="1237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %h_bo_V_addr_1 = getelementptr [320 x i16]* %h_bo_V_111, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bo_V_addr_1"/></StgValue>
</operation>

<operation id="5010" st_id="1237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="9">
<![CDATA[
:193  %h_bo_V_load = load i16* %h_bo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bo_V_load"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1238">

<operation id="5011" st_id="1238" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_94_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_resp"/></StgValue>
</operation>

<operation id="5012" st_id="1238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="9">
<![CDATA[
:193  %h_bo_V_load = load i16* %h_bo_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bo_V_load"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1239">

<operation id="5013" st_id="1239" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_94_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_resp"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1240">

<operation id="5014" st_id="1240" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_94_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_resp"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1241">

<operation id="5015" st_id="1241" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_94_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_resp"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1242">

<operation id="5016" st_id="1242" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:191  %gmem_addr_94_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_resp"/></StgValue>
</operation>

<operation id="5017" st_id="1242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:194  %add_ln203_91 = add i63 %p_cast199, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_91"/></StgValue>
</operation>

<operation id="5018" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="63">
<![CDATA[
:195  %zext_ln203_227 = zext i63 %add_ln203_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_227"/></StgValue>
</operation>

<operation id="5019" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:196  %gmem_addr_95 = getelementptr i32* %gmem, i64 %zext_ln203_227

]]></Node>
<StgValue><ssdm name="gmem_addr_95"/></StgValue>
</operation>
</state>

<state id="1243" st_id="1243">

<operation id="5020" st_id="1243" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1244">

<operation id="5021" st_id="1244" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1245">

<operation id="5022" st_id="1245" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1246">

<operation id="5023" st_id="1246" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1247">

<operation id="5024" st_id="1247" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1248">

<operation id="5025" st_id="1248" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1249">

<operation id="5026" st_id="1249" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:197  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1250">

<operation id="5027" st_id="1250" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:198  %gmem_addr_95_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_read"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1251">

<operation id="5028" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="5">
<![CDATA[
:199  %zext_ln203_228 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_228"/></StgValue>
</operation>

<operation id="5029" st_id="1251" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %shl_ln203_86 = shl i32 65535, %zext_ln203_228

]]></Node>
<StgValue><ssdm name="shl_ln203_86"/></StgValue>
</operation>

<operation id="5030" st_id="1251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %xor_ln203_43 = xor i32 %shl_ln203_86, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_43"/></StgValue>
</operation>

<operation id="5031" st_id="1251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %and_ln203_43 = and i32 %gmem_addr_95_read, %xor_ln203_43

]]></Node>
<StgValue><ssdm name="and_ln203_43"/></StgValue>
</operation>

<operation id="5032" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="16">
<![CDATA[
:203  %zext_ln203_229 = zext i16 %h_bo_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_229"/></StgValue>
</operation>

<operation id="5033" st_id="1251" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  %shl_ln203_87 = shl i32 %zext_ln203_229, %zext_ln203_228

]]></Node>
<StgValue><ssdm name="shl_ln203_87"/></StgValue>
</operation>

<operation id="5034" st_id="1251" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %or_ln203_43 = or i32 %and_ln203_43, %shl_ln203_87

]]></Node>
<StgValue><ssdm name="or_ln203_43"/></StgValue>
</operation>

<operation id="5035" st_id="1251" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:206  %gmem_addr_95_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_req"/></StgValue>
</operation>
</state>

<state id="1252" st_id="1252">

<operation id="5036" st_id="1252" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:207  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_95, i32 %or_ln203_43, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln764"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1253">

<operation id="5037" st_id="1253" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_95_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_resp"/></StgValue>
</operation>

<operation id="5038" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %h_bf2_V_addr_1 = getelementptr [320 x i16]* %h_bf2_V_112, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bf2_V_addr_1"/></StgValue>
</operation>

<operation id="5039" st_id="1253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="16" op_0_bw="9">
<![CDATA[
:210  %h_bf2_V_load = load i16* %h_bf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bf2_V_load"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1254">

<operation id="5040" st_id="1254" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_95_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_resp"/></StgValue>
</operation>

<operation id="5041" st_id="1254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="16" op_0_bw="9">
<![CDATA[
:210  %h_bf2_V_load = load i16* %h_bf2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bf2_V_load"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1255">

<operation id="5042" st_id="1255" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_95_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_resp"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1256">

<operation id="5043" st_id="1256" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_95_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_resp"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1257">

<operation id="5044" st_id="1257" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:208  %gmem_addr_95_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_resp"/></StgValue>
</operation>

<operation id="5045" st_id="1257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:211  %add_ln203_92 = add i63 %p_cast200, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_92"/></StgValue>
</operation>

<operation id="5046" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="64" op_0_bw="63">
<![CDATA[
:212  %zext_ln203_230 = zext i63 %add_ln203_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_230"/></StgValue>
</operation>

<operation id="5047" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:213  %gmem_addr_96 = getelementptr i32* %gmem, i64 %zext_ln203_230

]]></Node>
<StgValue><ssdm name="gmem_addr_96"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1258">

<operation id="5048" st_id="1258" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1259">

<operation id="5049" st_id="1259" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1260">

<operation id="5050" st_id="1260" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="1261" st_id="1261">

<operation id="5051" st_id="1261" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1262">

<operation id="5052" st_id="1262" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1263">

<operation id="5053" st_id="1263" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1264">

<operation id="5054" st_id="1264" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:214  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1265">

<operation id="5055" st_id="1265" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:215  %gmem_addr_96_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_read"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1266">

<operation id="5056" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="5">
<![CDATA[
:216  %zext_ln203_231 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_231"/></StgValue>
</operation>

<operation id="5057" st_id="1266" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217  %shl_ln203_88 = shl i32 65535, %zext_ln203_231

]]></Node>
<StgValue><ssdm name="shl_ln203_88"/></StgValue>
</operation>

<operation id="5058" st_id="1266" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218  %xor_ln203_44 = xor i32 %shl_ln203_88, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_44"/></StgValue>
</operation>

<operation id="5059" st_id="1266" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219  %and_ln203_44 = and i32 %gmem_addr_96_read, %xor_ln203_44

]]></Node>
<StgValue><ssdm name="and_ln203_44"/></StgValue>
</operation>

<operation id="5060" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="16">
<![CDATA[
:220  %zext_ln203_232 = zext i16 %h_bf2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_232"/></StgValue>
</operation>

<operation id="5061" st_id="1266" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %shl_ln203_89 = shl i32 %zext_ln203_232, %zext_ln203_231

]]></Node>
<StgValue><ssdm name="shl_ln203_89"/></StgValue>
</operation>

<operation id="5062" st_id="1266" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %or_ln203_44 = or i32 %and_ln203_44, %shl_ln203_89

]]></Node>
<StgValue><ssdm name="or_ln203_44"/></StgValue>
</operation>

<operation id="5063" st_id="1266" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:223  %gmem_addr_96_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_req"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1267">

<operation id="5064" st_id="1267" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:224  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_96, i32 %or_ln203_44, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln765"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1268">

<operation id="5065" st_id="1268" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_96_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_resp"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1269">

<operation id="5066" st_id="1269" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_96_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_resp"/></StgValue>
</operation>

<operation id="5067" st_id="1269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %h_bg2_V_addr_1 = getelementptr [320 x i16]* %h_bg2_V_113, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bg2_V_addr_1"/></StgValue>
</operation>

<operation id="5068" st_id="1269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="16" op_0_bw="9">
<![CDATA[
:227  %h_bg2_V_load = load i16* %h_bg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bg2_V_load"/></StgValue>
</operation>
</state>

<state id="1270" st_id="1270">

<operation id="5069" st_id="1270" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_96_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_resp"/></StgValue>
</operation>

<operation id="5070" st_id="1270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="16" op_0_bw="9">
<![CDATA[
:227  %h_bg2_V_load = load i16* %h_bg2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bg2_V_load"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1271">

<operation id="5071" st_id="1271" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_96_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_resp"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1272">

<operation id="5072" st_id="1272" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:225  %gmem_addr_96_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_resp"/></StgValue>
</operation>

<operation id="5073" st_id="1272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:228  %add_ln203_93 = add i63 %p_cast201, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_93"/></StgValue>
</operation>

<operation id="5074" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="64" op_0_bw="63">
<![CDATA[
:229  %zext_ln203_233 = zext i63 %add_ln203_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_233"/></StgValue>
</operation>

<operation id="5075" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:230  %gmem_addr_97 = getelementptr i32* %gmem, i64 %zext_ln203_233

]]></Node>
<StgValue><ssdm name="gmem_addr_97"/></StgValue>
</operation>

<operation id="5076" st_id="1272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:245  %add_ln203_94 = add i63 %p_cast202, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_94"/></StgValue>
</operation>

<operation id="5077" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="64" op_0_bw="63">
<![CDATA[
:246  %zext_ln203_236 = zext i63 %add_ln203_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_236"/></StgValue>
</operation>

<operation id="5078" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:247  %gmem_addr_98 = getelementptr i32* %gmem, i64 %zext_ln203_236

]]></Node>
<StgValue><ssdm name="gmem_addr_98"/></StgValue>
</operation>

<operation id="5079" st_id="1272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:262  %add_ln203_95 = add i63 %p_cast203, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="add_ln203_95"/></StgValue>
</operation>

<operation id="5080" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="64" op_0_bw="63">
<![CDATA[
:263  %zext_ln203_239 = zext i63 %add_ln203_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_239"/></StgValue>
</operation>

<operation id="5081" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:264  %gmem_addr_99 = getelementptr i32* %gmem, i64 %zext_ln203_239

]]></Node>
<StgValue><ssdm name="gmem_addr_99"/></StgValue>
</operation>
</state>

<state id="1273" st_id="1273">

<operation id="5082" st_id="1273" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="1274" st_id="1274">

<operation id="5083" st_id="1274" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="1275" st_id="1275">

<operation id="5084" st_id="1275" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="1276" st_id="1276">

<operation id="5085" st_id="1276" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="1277" st_id="1277">

<operation id="5086" st_id="1277" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="1278" st_id="1278">

<operation id="5087" st_id="1278" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="1279" st_id="1279">

<operation id="5088" st_id="1279" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:231  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="1280" st_id="1280">

<operation id="5089" st_id="1280" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:232  %gmem_addr_97_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_read"/></StgValue>
</operation>
</state>

<state id="1281" st_id="1281">

<operation id="5090" st_id="1281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="5">
<![CDATA[
:233  %zext_ln203_234 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_234"/></StgValue>
</operation>

<operation id="5091" st_id="1281" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %shl_ln203_90 = shl i32 65535, %zext_ln203_234

]]></Node>
<StgValue><ssdm name="shl_ln203_90"/></StgValue>
</operation>

<operation id="5092" st_id="1281" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235  %xor_ln203_45 = xor i32 %shl_ln203_90, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_45"/></StgValue>
</operation>

<operation id="5093" st_id="1281" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:236  %and_ln203_45 = and i32 %gmem_addr_97_read, %xor_ln203_45

]]></Node>
<StgValue><ssdm name="and_ln203_45"/></StgValue>
</operation>

<operation id="5094" st_id="1281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="16">
<![CDATA[
:237  %zext_ln203_235 = zext i16 %h_bg2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_235"/></StgValue>
</operation>

<operation id="5095" st_id="1281" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %shl_ln203_91 = shl i32 %zext_ln203_235, %zext_ln203_234

]]></Node>
<StgValue><ssdm name="shl_ln203_91"/></StgValue>
</operation>

<operation id="5096" st_id="1281" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:239  %or_ln203_45 = or i32 %and_ln203_45, %shl_ln203_91

]]></Node>
<StgValue><ssdm name="or_ln203_45"/></StgValue>
</operation>

<operation id="5097" st_id="1281" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:240  %gmem_addr_97_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_req"/></StgValue>
</operation>
</state>

<state id="1282" st_id="1282">

<operation id="5098" st_id="1282" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:241  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_97, i32 %or_ln203_45, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln766"/></StgValue>
</operation>
</state>

<state id="1283" st_id="1283">

<operation id="5099" st_id="1283" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_97_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_resp"/></StgValue>
</operation>
</state>

<state id="1284" st_id="1284">

<operation id="5100" st_id="1284" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_97_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_resp"/></StgValue>
</operation>
</state>

<state id="1285" st_id="1285">

<operation id="5101" st_id="1285" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_97_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_resp"/></StgValue>
</operation>

<operation id="5102" st_id="1285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %h_bi2_V_addr_1 = getelementptr [320 x i16]* %h_bi2_V_114, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bi2_V_addr_1"/></StgValue>
</operation>

<operation id="5103" st_id="1285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="16" op_0_bw="9">
<![CDATA[
:244  %h_bi2_V_load = load i16* %h_bi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bi2_V_load"/></StgValue>
</operation>
</state>

<state id="1286" st_id="1286">

<operation id="5104" st_id="1286" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_97_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_resp"/></StgValue>
</operation>

<operation id="5105" st_id="1286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="16" op_0_bw="9">
<![CDATA[
:244  %h_bi2_V_load = load i16* %h_bi2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bi2_V_load"/></StgValue>
</operation>
</state>

<state id="1287" st_id="1287">

<operation id="5106" st_id="1287" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:242  %gmem_addr_97_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_resp"/></StgValue>
</operation>
</state>

<state id="1288" st_id="1288">

<operation id="5107" st_id="1288" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="1289" st_id="1289">

<operation id="5108" st_id="1289" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="1290" st_id="1290">

<operation id="5109" st_id="1290" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="1291" st_id="1291">

<operation id="5110" st_id="1291" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="1292" st_id="1292">

<operation id="5111" st_id="1292" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="1293" st_id="1293">

<operation id="5112" st_id="1293" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="1294" st_id="1294">

<operation id="5113" st_id="1294" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:248  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="1295" st_id="1295">

<operation id="5114" st_id="1295" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:249  %gmem_addr_98_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_read"/></StgValue>
</operation>
</state>

<state id="1296" st_id="1296">

<operation id="5115" st_id="1296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="5">
<![CDATA[
:250  %zext_ln203_237 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_237"/></StgValue>
</operation>

<operation id="5116" st_id="1296" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:251  %shl_ln203_92 = shl i32 65535, %zext_ln203_237

]]></Node>
<StgValue><ssdm name="shl_ln203_92"/></StgValue>
</operation>

<operation id="5117" st_id="1296" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %xor_ln203_46 = xor i32 %shl_ln203_92, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_46"/></StgValue>
</operation>

<operation id="5118" st_id="1296" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %and_ln203_46 = and i32 %gmem_addr_98_read, %xor_ln203_46

]]></Node>
<StgValue><ssdm name="and_ln203_46"/></StgValue>
</operation>

<operation id="5119" st_id="1296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="16">
<![CDATA[
:254  %zext_ln203_238 = zext i16 %h_bi2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_238"/></StgValue>
</operation>

<operation id="5120" st_id="1296" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %shl_ln203_93 = shl i32 %zext_ln203_238, %zext_ln203_237

]]></Node>
<StgValue><ssdm name="shl_ln203_93"/></StgValue>
</operation>

<operation id="5121" st_id="1296" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %or_ln203_46 = or i32 %and_ln203_46, %shl_ln203_93

]]></Node>
<StgValue><ssdm name="or_ln203_46"/></StgValue>
</operation>

<operation id="5122" st_id="1296" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:257  %gmem_addr_98_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_req"/></StgValue>
</operation>
</state>

<state id="1297" st_id="1297">

<operation id="5123" st_id="1297" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:258  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_98, i32 %or_ln203_46, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln767"/></StgValue>
</operation>
</state>

<state id="1298" st_id="1298">

<operation id="5124" st_id="1298" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>
</state>

<state id="1299" st_id="1299">

<operation id="5125" st_id="1299" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>
</state>

<state id="1300" st_id="1300">

<operation id="5126" st_id="1300" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>
</state>

<state id="1301" st_id="1301">

<operation id="5127" st_id="1301" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>

<operation id="5128" st_id="1301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %h_bo2_V_addr_1 = getelementptr [320 x i16]* %h_bo2_V_115, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="h_bo2_V_addr_1"/></StgValue>
</operation>

<operation id="5129" st_id="1301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="16" op_0_bw="9">
<![CDATA[
:261  %h_bo2_V_load = load i16* %h_bo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bo2_V_load"/></StgValue>
</operation>
</state>

<state id="1302" st_id="1302">

<operation id="5130" st_id="1302" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:259  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>

<operation id="5131" st_id="1302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="16" op_0_bw="9">
<![CDATA[
:261  %h_bo2_V_load = load i16* %h_bo2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_bo2_V_load"/></StgValue>
</operation>
</state>

<state id="1303" st_id="1303">

<operation id="5132" st_id="1303" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="1304" st_id="1304">

<operation id="5133" st_id="1304" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="1305" st_id="1305">

<operation id="5134" st_id="1305" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="1306" st_id="1306">

<operation id="5135" st_id="1306" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="1307" st_id="1307">

<operation id="5136" st_id="1307" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="1308" st_id="1308">

<operation id="5137" st_id="1308" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="1309" st_id="1309">

<operation id="5138" st_id="1309" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:265  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="1310" st_id="1310">

<operation id="5139" st_id="1310" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:266  %gmem_addr_99_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_read"/></StgValue>
</operation>
</state>

<state id="1311" st_id="1311">

<operation id="5140" st_id="1311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="5">
<![CDATA[
:267  %zext_ln203_240 = zext i5 %tmp_293 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_240"/></StgValue>
</operation>

<operation id="5141" st_id="1311" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %shl_ln203_94 = shl i32 65535, %zext_ln203_240

]]></Node>
<StgValue><ssdm name="shl_ln203_94"/></StgValue>
</operation>

<operation id="5142" st_id="1311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269  %xor_ln203_47 = xor i32 %shl_ln203_94, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_47"/></StgValue>
</operation>

<operation id="5143" st_id="1311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %and_ln203_47 = and i32 %gmem_addr_99_read, %xor_ln203_47

]]></Node>
<StgValue><ssdm name="and_ln203_47"/></StgValue>
</operation>

<operation id="5144" st_id="1311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="16">
<![CDATA[
:271  %zext_ln203_241 = zext i16 %h_bo2_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_241"/></StgValue>
</operation>

<operation id="5145" st_id="1311" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  %shl_ln203_95 = shl i32 %zext_ln203_241, %zext_ln203_240

]]></Node>
<StgValue><ssdm name="shl_ln203_95"/></StgValue>
</operation>

<operation id="5146" st_id="1311" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %or_ln203_47 = or i32 %and_ln203_47, %shl_ln203_95

]]></Node>
<StgValue><ssdm name="or_ln203_47"/></StgValue>
</operation>

<operation id="5147" st_id="1311" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="1">
<![CDATA[
:274  %gmem_addr_99_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_req"/></StgValue>
</operation>
</state>

<state id="1312" st_id="1312">

<operation id="5148" st_id="1312" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
:275  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_99, i32 %or_ln203_47, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln768"/></StgValue>
</operation>
</state>

<state id="1313" st_id="1313">

<operation id="5149" st_id="1313" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_99_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_resp"/></StgValue>
</operation>
</state>

<state id="1314" st_id="1314">

<operation id="5150" st_id="1314" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_99_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_resp"/></StgValue>
</operation>
</state>

<state id="1315" st_id="1315">

<operation id="5151" st_id="1315" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_99_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_resp"/></StgValue>
</operation>
</state>

<state id="1316" st_id="1316">

<operation id="5152" st_id="1316" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_99_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_resp"/></StgValue>
</operation>
</state>

<state id="1317" st_id="1317">

<operation id="5153" st_id="1317" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
:276  %gmem_addr_99_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_resp"/></StgValue>
</operation>

<operation id="5154" st_id="1317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="0">
<![CDATA[
:277  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln750"/></StgValue>
</operation>
</state>

<state id="1318" st_id="1318">

<operation id="5155" st_id="1318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="5156" st_id="1318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln781"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
