###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        68219   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        57073   # Number of read row buffer hits
num_read_cmds                  =        68219   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        11164   # Number of ACT commands
num_pre_cmds                   =        11143   # Number of PRE commands
num_ondemand_pres              =         1451   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      5103644   # Cyles of rank active rank.0
rank_active_cycles.1           =      4485192   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      4896356   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      5514808   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        61775   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          556   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          167   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           75   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           48   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           36   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           32   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           21   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           11   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5490   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        33493   # Read request latency (cycles)
read_latency[40-59]            =        14603   # Read request latency (cycles)
read_latency[60-79]            =         5338   # Read request latency (cycles)
read_latency[80-99]            =         2250   # Read request latency (cycles)
read_latency[100-119]          =         1397   # Read request latency (cycles)
read_latency[120-139]          =         1127   # Read request latency (cycles)
read_latency[140-159]          =          825   # Read request latency (cycles)
read_latency[160-179]          =          771   # Read request latency (cycles)
read_latency[180-199]          =          676   # Read request latency (cycles)
read_latency[200-]             =         7739   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.75059e+08   # Read energy
act_energy                     =  3.05447e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.35025e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.64711e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.18467e+09   # Active standby energy rank.0
act_stb_energy.1               =  2.79876e+09   # Active standby energy rank.1
average_read_latency           =      101.939   # Average read request latency (cycles)
average_interarrival           =      146.578   # Average request interarrival latency (cycles)
total_energy                   =   1.1991e+10   # Total energy (pJ)
average_power                  =       1199.1   # Average power (mW)
average_bandwidth              =     0.582135   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        69231   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56943   # Number of read row buffer hits
num_read_cmds                  =        69231   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        12303   # Number of ACT commands
num_pre_cmds                   =        12289   # Number of PRE commands
num_ondemand_pres              =         3091   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      4780138   # Cyles of rank active rank.0
rank_active_cycles.1           =      4662095   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      5219862   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      5337905   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        62917   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          528   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          134   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           73   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           58   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           32   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           22   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           18   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           19   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5422   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        32791   # Read request latency (cycles)
read_latency[40-59]            =        14135   # Read request latency (cycles)
read_latency[60-79]            =         6790   # Read request latency (cycles)
read_latency[80-99]            =         2427   # Read request latency (cycles)
read_latency[100-119]          =         1722   # Read request latency (cycles)
read_latency[120-139]          =         1320   # Read request latency (cycles)
read_latency[140-159]          =          786   # Read request latency (cycles)
read_latency[160-179]          =          777   # Read request latency (cycles)
read_latency[180-199]          =          685   # Read request latency (cycles)
read_latency[200-]             =         7798   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.79139e+08   # Read energy
act_energy                     =   3.3661e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.50553e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.56219e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  2.98281e+09   # Active standby energy rank.0
act_stb_energy.1               =  2.90915e+09   # Active standby energy rank.1
average_read_latency           =      102.347   # Average read request latency (cycles)
average_interarrival           =      144.435   # Average request interarrival latency (cycles)
total_energy                   =  1.19771e+10   # Total energy (pJ)
average_power                  =      1197.71   # Average power (mW)
average_bandwidth              =     0.590771   # Average bandwidth
