;redcode
;assert 1
	SPL 0, 400
	CMP -207, <-120
	MOV -1, <-22
	MOV -4, <-20
	DJN -1, @-20
	SPL -872, #220
	ADD <10, @20
	MOV <0, @-0
	ADD 101, 720
	ADD <10, @20
	SUB @121, 103
	SUB @121, 103
	DJN 191, 100
	ADD <10, @20
	ADD <10, @20
	JMP <610, #72
	JMP <610, #72
	ADD <10, @20
	SLT <10, @20
	SUB @-127, 100
	CMP @-127, 100
	ADD 101, 720
	SLT <10, @20
	SUB -207, <-120
	SUB @80, 659
	SUB @80, 659
	DJN <197, 100
	CMP -207, <-120
	CMP @610, @72
	CMP @610, @72
	SUB @-401, -2
	SUB -7, -23
	SUB -207, <-120
	SUB @-401, -2
	ADD <10, @20
	SUB @121, 103
	SUB @-401, -2
	ADD <10, @20
	SUB @-401, -2
	CMP -205, <-120
	SPL <0, 460
	SLT <10, @20
	SLT <10, @20
	SUB -17, <-37
	SUB -17, <-37
	CMP -207, <-120
	SUB 800, 90
	CMP -207, <-120
	CMP -207, <-120
	SPL -872, #220
	MOV <107, @100
	SPL -872, #220
	SUB @-401, -2
