This work starts from the beginner's level, fetching the Field Programmable Gate Arrays (FPGAs) under Veriolg with the Vivado tool. 
The current phase depicts the hardware path which is planned to be developed into Software Define Radio (SDR).
