{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756896242867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756896242867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 03 16:14:02 2025 " "Processing started: Wed Sep 03 16:14:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756896242867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756896242867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisibility -c divisibility " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisibility -c divisibility" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756896242867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756896243265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756896243265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756896250247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756896250247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756896250247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisibility.vhd 6 3 " "Found 6 design units, including 3 entities, in source file divisibility.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-struct " "Found design unit 1: mux_2_1-struct" {  } { { "divisibility.vhd" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_4_1-struct " "Found design unit 2: mux_4_1-struct" {  } { { "divisibility.vhd" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisibility-struct " "Found design unit 3: divisibility-struct" {  } { { "divisibility.vhd" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250263 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "divisibility.vhd" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250263 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_1 " "Found entity 2: mux_4_1" {  } { { "divisibility.vhd" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250263 ""} { "Info" "ISGN_ENTITY_NAME" "3 divisibility " "Found entity 3: divisibility" {  } { { "divisibility.vhd" "" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756896250263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756896250263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756896250279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisibility divisibility:add_instance " "Elaborating entity \"divisibility\" for hierarchy \"divisibility:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756896250290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER divisibility:add_instance\|INVERTER:g1 " "Elaborating entity \"INVERTER\" for hierarchy \"divisibility:add_instance\|INVERTER:g1\"" {  } { { "divisibility.vhd" "g1" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756896250295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 divisibility:add_instance\|AND_2:g3 " "Elaborating entity \"AND_2\" for hierarchy \"divisibility:add_instance\|AND_2:g3\"" {  } { { "divisibility.vhd" "g3" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756896250295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 divisibility:add_instance\|mux_4_1:g7 " "Elaborating entity \"mux_4_1\" for hierarchy \"divisibility:add_instance\|mux_4_1:g7\"" {  } { { "divisibility.vhd" "g7" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756896250295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 divisibility:add_instance\|mux_4_1:g7\|mux_2_1:g1 " "Elaborating entity \"mux_2_1\" for hierarchy \"divisibility:add_instance\|mux_4_1:g7\|mux_2_1:g1\"" {  } { { "divisibility.vhd" "g1" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756896250295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 divisibility:add_instance\|mux_4_1:g7\|mux_2_1:g1\|OR_2:g4 " "Elaborating entity \"OR_2\" for hierarchy \"divisibility:add_instance\|mux_4_1:g7\|mux_2_1:g1\|OR_2:g4\"" {  } { { "divisibility.vhd" "g4" { Text "C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/Midsem/midsem_part2/divisibility.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756896250295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756896250722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756896251101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756896251101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756896251120 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756896251120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756896251120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756896251120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756896251141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 03 16:14:11 2025 " "Processing ended: Wed Sep 03 16:14:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756896251141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756896251141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756896251141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756896251141 ""}
