 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MXSE                                Date: 10- 5-2021,  3:36AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
89 /144 ( 62%) 306 /720  ( 42%) 203/432 ( 47%)   67 /144 ( 47%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          18/18*      22/54       43/90      11/11*
FB2           5/18       10/54       10/90       8/10
FB3           6/18       26/54       31/90      10/10*
FB4           5/18       34/54       41/90      10/10*
FB5          16/18       26/54       25/90      10/10*
FB6           7/18       33/54       20/90      10/10*
FB7          16/18       26/54       65/90       7/10
FB8          16/18       26/54       71/90       1/10
             -----       -----       -----      -----    
             89/144     203/432     306/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK2X_IOB' mapped onto global clock net GCK1.
Signal 'CLK_IOB' mapped onto global clock net GCK2.
Signal 'CLK_FSB' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   32          32    |  I/O              :    61      73
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     3       4
GCK           :    3           3    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     67          67

** Power Data **

There are 89 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MXSE.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK2X_IOB' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK_FSB' based upon the LOC
   constraint 'P27'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK_IOB' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
nDTACK_FSB          24    24    FB3_9   28   I/O     O       STD  FAST RESET
nROMCS              2     5     FB3_17  34   I/O     O       STD  FAST 
nAoutOE             0     0     FB4_2   87   I/O     O       STD  FAST 
nDoutOE             2     7     FB4_5   89   I/O     O       STD  FAST RESET
nDinOE              2     6     FB4_6   90   I/O     O       STD  FAST 
nBERR_FSB           13    15    FB4_9   92   I/O     O       STD  FAST 
nVPA_FSB            24    24    FB4_11  93   I/O     O       STD  FAST RESET
nCAS                1     1     FB5_2   35   I/O     O       STD  FAST RESET
nOE                 1     2     FB5_5   36   I/O     O       STD  FAST 
RA<0>               2     3     FB5_6   37   I/O     O       STD  FAST 
RA<1>               2     3     FB5_8   39   I/O     O       STD  FAST 
RA<2>               2     3     FB5_9   40   I/O     O       STD  FAST 
RA<3>               2     3     FB5_11  41   I/O     O       STD  FAST 
RA<4>               2     3     FB5_12  42   I/O     O       STD  FAST 
RA<5>               2     3     FB5_14  43   I/O     O       STD  FAST 
RA<6>               2     3     FB5_15  46   I/O     O       STD  FAST 
RA<7>               2     3     FB5_17  49   I/O     O       STD  FAST 
nVMA_IOB            2     8     FB6_6   77   I/O     O       STD  FAST RESET
nLDS_IOB            3     7     FB6_9   79   I/O     O       STD  FAST RESET
nUDS_IOB            3     7     FB6_11  80   I/O     O       STD  FAST RESET
nAS_IOB             1     5     FB6_12  81   I/O     O       STD  FAST RESET
nADoutLE1           9     15    FB6_14  82   I/O     O       STD  FAST SET
nADoutLE0           1     2     FB6_15  85   I/O     O       STD  FAST 
nDinLE              1     2     FB6_17  86   I/O     O       STD  FAST RESET
RA<8>               2     3     FB7_2   50   I/O     O       STD  FAST 
nRAMUWE             1     5     FB7_9   55   I/O     O       STD  FAST 
nRAMLWE             1     5     FB7_11  56   I/O     O       STD  FAST 
nROMWE              2     7     FB7_12  58   I/O     O       STD  FAST 
RA<9>               2     3     FB7_14  59   I/O     O       STD  FAST 
RA<10>              1     1     FB7_15  60   I/O     O       STD  FAST 
RA<11>              1     1     FB7_17  61   I/O     O       STD  FAST 
nRAS                3     8     FB8_2   63   I/O     O       STD  FAST 

** 57 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
iobm/IOS_FSM_FFd7   1     3     FB1_1   STD  RESET
iobm/IOS_FSM_FFd6   1     1     FB1_2   STD  RESET
iobm/IOS_FSM_FFd5   1     1     FB1_3   STD  RESET
iobm/IOS_FSM_FFd4   1     1     FB1_4   STD  RESET
iobm/IOREQr         1     1     FB1_5   STD  RESET
iobm/Er2            1     1     FB1_6   STD  RESET
iobm/Er             1     1     FB1_7   STD  RESET
iobm/ETACK          1     6     FB1_8   STD  RESET
iobm/IOS_FSM_FFd8   2     4     FB1_9   STD  SET
ALE0M               2     7     FB1_10  STD  RESET
iobm/IOS_FSM_FFd3   3     6     FB1_11  STD  RESET
iobm/IOS_FSM_FFd2   3     5     FB1_12  STD  RESET
iobm/ES<3>          3     6     FB1_13  STD  RESET
iobm/ES<1>          3     4     FB1_14  STD  RESET
iobm/ES<0>          3     7     FB1_15  STD  RESET
iobm/ES<4>          4     7     FB1_16  STD  RESET
iobm/ES<2>          5     7     FB1_17  STD  RESET
IOACT               7     11    FB1_18  STD  RESET
iobs/IOACTr         1     1     FB2_14  STD  RESET
iobm/IOS_FSM_FFd1   1     1     FB2_15  STD  RESET
iobs/IOU1           2     2     FB2_16  STD  RESET
IOU0                3     5     FB2_17  STD  RESET
IOL0                3     5     FB2_18  STD  RESET
fsb/RefCnt<0>       0     0     FB3_14  STD  RESET
fsb/ASrf            1     1     FB3_15  STD  RESET
cs/nOverlay1        2     3     FB3_16  STD  RESET
cs/nOverlay0        2     6     FB3_18  STD  RESET
fsb/RefCnt<5>       1     5     FB5_4   STD  RESET
fsb/RefCnt<4>       1     4     FB5_7   STD  RESET
fsb/RefCnt<3>       1     3     FB5_10  STD  RESET
fsb/RefCnt<2>       1     2     FB5_13  STD  RESET
fsb/RefCnt<1>       1     1     FB5_16  STD  RESET
TimeoutA            2     8     FB5_18  STD  RESET
iobs/IORW1          12    16    FB7_1   STD  RESET
ALE0S               1     2     FB7_4   STD  RESET
iobs/PS_FSM_FFd1    2     3     FB7_5   STD  RESET
iobs/IORDReady      2     6     FB7_6   STD  RESET
iobs/PS_FSM_FFd2    6     16    FB7_7   STD  RESET
IOREQ               7     16    FB7_8   STD  RESET
iobs/Load1          8     15    FB7_10  STD  RESET

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
IORW0               8     17    FB7_13  STD  RESET
iobs/Once           9     16    FB7_16  STD  RESET
ram/RASEL           9     12    FB8_3   STD  RESET
ram/RS_FSM_FFd3     8     12    FB8_4   STD  RESET
ram/RS_FSM_FFd2     7     11    FB8_5   STD  RESET
fsb/RefDone         5     12    FB8_7   STD  RESET
ram/RAMDIS2         4     13    FB8_8   STD  RESET
ram/RAMReady        10    12    FB8_9   STD  RESET
ram/Once            3     10    FB8_10  STD  RESET
TimeoutB            2     12    FB8_11  STD  RESET
fsb/TimeoutArmed    2     11    FB8_12  STD  RESET
iobs/IOL1           2     2     FB8_13  STD  RESET
ram/RS_FSM_FFd1     2     3     FB8_14  STD  RESET
ram/RefRAS          2     3     FB8_15  STD  RESET
fsb/RefCnt<6>       1     6     FB8_16  STD  RESET
fsb/RefCnt<7>       1     7     FB8_17  STD  RESET
ram/RAMDIS1         10    13    FB8_18  STD  RESET

** 35 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
A_FSB<13>           FB1_2   11   I/O     I
A_FSB<14>           FB1_3   12   I/O     I
A_FSB<15>           FB1_5   13   I/O     I
A_FSB<16>           FB1_6   14   I/O     I
A_FSB<17>           FB1_8   15   I/O     I
A_FSB<18>           FB1_9   16   I/O     I
A_FSB<19>           FB1_11  17   I/O     I
A_FSB<20>           FB1_12  18   I/O     I
A_FSB<21>           FB1_14  19   I/O     I
A_FSB<22>           FB1_15  20   I/O     I
CLK2X_IOB           FB1_17  22   GCK/I/O GCK
A_FSB<5>            FB2_6   2    GTS/I/O I
A_FSB<6>            FB2_8   3    GTS/I/O I
A_FSB<7>            FB2_9   4    GTS/I/O I
A_FSB<8>            FB2_11  6    I/O     I
A_FSB<9>            FB2_12  7    I/O     I
A_FSB<10>           FB2_14  8    I/O     I
A_FSB<11>           FB2_15  9    I/O     I
A_FSB<12>           FB2_17  10   I/O     I
CLK_IOB             FB3_2   23   GCK/I/O GCK/I
A_FSB<23>           FB3_5   24   I/O     I
E_IOB               FB3_6   25   I/O     I
CLK_FSB             FB3_8   27   GCK/I/O GCK
nWE_FSB             FB3_11  29   I/O     I
nLDS_FSB            FB3_12  30   I/O     I
nUDS_FSB            FB3_14  32   I/O     I
nAS_FSB             FB3_15  33   I/O     I
nRES                FB4_8   91   I/O     I
A_FSB<1>            FB4_12  94   I/O     I
A_FSB<2>            FB4_14  95   I/O     I
A_FSB<3>            FB4_15  96   I/O     I
A_FSB<4>            FB4_17  97   I/O     I
nBERR_IOB           FB6_2   74   I/O     I
nVPA_IOB            FB6_5   76   I/O     I
nDTACK_IOB          FB6_8   78   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobm/IOS_FSM_FFd7     1       0   /\2   2     FB1_1         (b)     (b)
iobm/IOS_FSM_FFd6     1       0     0   4     FB1_2   11    I/O     I
iobm/IOS_FSM_FFd5     1       0     0   4     FB1_3   12    I/O     I
iobm/IOS_FSM_FFd4     1       0     0   4     FB1_4         (b)     (b)
iobm/IOREQr           1       0     0   4     FB1_5   13    I/O     I
iobm/Er2              1       0     0   4     FB1_6   14    I/O     I
iobm/Er               1       0     0   4     FB1_7         (b)     (b)
iobm/ETACK            1       0     0   4     FB1_8   15    I/O     I
iobm/IOS_FSM_FFd8     2       0     0   3     FB1_9   16    I/O     I
ALE0M                 2       0     0   3     FB1_10        (b)     (b)
iobm/IOS_FSM_FFd3     3       0     0   2     FB1_11  17    I/O     I
iobm/IOS_FSM_FFd2     3       0     0   2     FB1_12  18    I/O     I
iobm/ES<3>            3       0     0   2     FB1_13        (b)     (b)
iobm/ES<1>            3       0     0   2     FB1_14  19    I/O     I
iobm/ES<0>            3       0     0   2     FB1_15  20    I/O     I
iobm/ES<4>            4       0     0   1     FB1_16        (b)     (b)
iobm/ES<2>            5       0     0   0     FB1_17  22    GCK/I/O GCK
IOACT                 7       2<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK_IOB            9: iobm/ETACK         16: iobm/IOS_FSM_FFd5 
  2: E_IOB             10: iobm/Er            17: iobm/IOS_FSM_FFd6 
  3: IOREQ             11: iobm/Er2           18: iobm/IOS_FSM_FFd7 
  4: iobm/ES<0>        12: iobm/IOREQr        19: iobm/IOS_FSM_FFd8 
  5: iobm/ES<1>        13: iobm/IOS_FSM_FFd1  20: nBERR_IOB 
  6: iobm/ES<2>        14: iobm/IOS_FSM_FFd3  21: nDTACK_IOB 
  7: iobm/ES<3>        15: iobm/IOS_FSM_FFd4  22: nVMA_IOB 
  8: iobm/ES<4>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobm/IOS_FSM_FFd7    X..........X......X..................... 3
iobm/IOS_FSM_FFd6    .................X...................... 1
iobm/IOS_FSM_FFd5    ................X....................... 1
iobm/IOS_FSM_FFd4    ...............X........................ 1
iobm/IOREQr          ..X..................................... 1
iobm/Er2             .........X.............................. 1
iobm/Er              .X...................................... 1
iobm/ETACK           ...XXXXX.............X.................. 6
iobm/IOS_FSM_FFd8    X..........XX.....X..................... 4
ALE0M                ...........X.XXXXXX..................... 7
iobm/IOS_FSM_FFd3    X.......X....XX....XX................... 6
iobm/IOS_FSM_FFd2    X.......X....X.....XX................... 5
iobm/ES<3>           ...XXXX..XX............................. 6
iobm/ES<1>           ...XX....XX............................. 4
iobm/ES<0>           ...XXXXX.XX............................. 7
iobm/ES<4>           ...XXXXX.XX............................. 7
iobm/ES<2>           ...XXXXX.XX............................. 7
IOACT                X.......X..X.XXXXXXXX................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O 
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O 
(unused)              0       0     0   5     FB2_6   2     GTS/I/O I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   3     GTS/I/O I
(unused)              0       0     0   5     FB2_9   4     GTS/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     I
(unused)              0       0     0   5     FB2_12  7     I/O     I
(unused)              0       0     0   5     FB2_13        (b)     
iobs/IOACTr           1       0     0   4     FB2_14  8     I/O     I
iobm/IOS_FSM_FFd1     1       0     0   4     FB2_15  9     I/O     I
iobs/IOU1             2       0     0   3     FB2_16        (b)     (b)
IOU0                  3       0     0   2     FB2_17  10    I/O     I
IOL0                  3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IOACT               5: iobs/Load1         8: nADoutLE1 
  2: iobm/IOS_FSM_FFd2   6: iobs/PS_FSM_FFd1   9: nLDS_FSB 
  3: iobs/IOL1           7: iobs/PS_FSM_FFd2  10: nUDS_FSB 
  4: iobs/IOU1         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobs/IOACTr          X....................................... 1
iobm/IOS_FSM_FFd1    .X...................................... 1
iobs/IOU1            ....X....X.............................. 2
IOU0                 ...X.XXX.X.............................. 5
IOL0                 ..X..XXXX............................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O GCK/I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   24    I/O     I
(unused)              0       0     0   5     FB3_6   25    I/O     I
(unused)              0       0   \/5   0     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   27    GCK/I/O GCK
nDTACK_FSB           24      19<-   0   0     FB3_9   28    I/O     O
(unused)              0       0   /\5   0     FB3_10        (b)     (b)
(unused)              0       0   /\4   1     FB3_11  29    I/O     I
(unused)              0       0     0   5     FB3_12  30    I/O     I
(unused)              0       0     0   5     FB3_13        (b)     
fsb/RefCnt<0>         0       0     0   5     FB3_14  32    I/O     I
fsb/ASrf              1       0     0   4     FB3_15  33    I/O     I
cs/nOverlay1          2       0     0   3     FB3_16        (b)     (b)
nROMCS                2       0     0   3     FB3_17  34    I/O     O
cs/nOverlay0          2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<10>         10: A_FSB<19>         19: fsb/ASrf 
  2: A_FSB<11>         11: A_FSB<20>         20: iobs/IORDReady 
  3: A_FSB<12>         12: A_FSB<21>         21: nADoutLE1 
  4: A_FSB<13>         13: A_FSB<22>         22: nAS_FSB 
  5: A_FSB<14>         14: A_FSB<23>         23: nDTACK_FSB 
  6: A_FSB<15>         15: A_FSB<9>          24: nRES 
  7: A_FSB<16>         16: TimeoutA          25: nWE_FSB 
  8: A_FSB<17>         17: cs/nOverlay0      26: ram/RAMReady 
  9: A_FSB<18>         18: cs/nOverlay1     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nDTACK_FSB           XXXXXXXXXXXXXXXX.XXXXXX.XX.............. 24
fsb/RefCnt<0>        ........................................ 0
fsb/ASrf             .....................X.................. 1
cs/nOverlay1         ................X.X..X.................. 3
nROMCS               ..........XXXX...X...................... 5
cs/nOverlay0         ..........XXXX.......X.X................ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               34/20
Number of signals used by logic mapping into function block:  34
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
nAoutOE               0       0     0   5     FB4_2   87    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
nDoutOE               2       0     0   3     FB4_5   89    I/O     O
nDinOE                2       0     0   3     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0   \/4   1     FB4_8   91    I/O     I
nBERR_FSB            13       8<-   0   0     FB4_9   92    I/O     O
(unused)              0       0   /\4   1     FB4_10        (b)     (b)
nVPA_FSB             24      19<-   0   0     FB4_11  93    I/O     O
(unused)              0       0   /\5   0     FB4_12  94    I/O     I
(unused)              0       0   /\5   0     FB4_13        (b)     (b)
(unused)              0       0   /\5   0     FB4_14  95    I/O     I
(unused)              0       0   /\4   1     FB4_15  96    I/O     I
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  97    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: A_FSB<10>         13: A_FSB<22>          24: iobm/IOS_FSM_FFd5 
  2: A_FSB<11>         14: A_FSB<23>          25: iobm/IOS_FSM_FFd6 
  3: A_FSB<12>         15: A_FSB<9>           26: iobm/IOS_FSM_FFd7 
  4: A_FSB<13>         16: IORW0              27: iobs/IORDReady 
  5: A_FSB<14>         17: TimeoutA           28: nADoutLE1 
  6: A_FSB<15>         18: TimeoutB           29: nAS_FSB 
  7: A_FSB<16>         19: cs/nOverlay1       30: nBERR_IOB 
  8: A_FSB<17>         20: fsb/ASrf           31: nDTACK_FSB 
  9: A_FSB<18>         21: iobm/IOS_FSM_FFd2  32: nVPA_FSB 
 10: A_FSB<19>         22: iobm/IOS_FSM_FFd3  33: nWE_FSB 
 11: A_FSB<20>         23: iobm/IOS_FSM_FFd4  34: ram/RAMReady 
 12: A_FSB<21>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nAoutOE              ........................................ 0
nDoutOE              ...............X....XXXXXX.............. 7
nDinOE               ..........XXXX..............X...X....... 6
nBERR_FSB            ......XXXXXXXX...XX.........XXXXX....... 15
nVPA_FSB             XXXXXXXXXXXXXXX.X.XX......XXX..XXX...... 24
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
nCAS                  1       0     0   4     FB5_2   35    I/O     O
(unused)              0       0     0   5     FB5_3         (b)     
fsb/RefCnt<5>         1       0     0   4     FB5_4         (b)     (b)
nOE                   1       0     0   4     FB5_5   36    I/O     O
RA<0>                 2       0     0   3     FB5_6   37    I/O     O
fsb/RefCnt<4>         1       0     0   4     FB5_7         (b)     (b)
RA<1>                 2       0     0   3     FB5_8   39    I/O     O
RA<2>                 2       0     0   3     FB5_9   40    I/O     O
fsb/RefCnt<3>         1       0     0   4     FB5_10        (b)     (b)
RA<3>                 2       0     0   3     FB5_11  41    I/O     O
RA<4>                 2       0     0   3     FB5_12  42    I/O     O
fsb/RefCnt<2>         1       0     0   4     FB5_13        (b)     (b)
RA<5>                 2       0     0   3     FB5_14  43    I/O     O
RA<6>                 2       0     0   3     FB5_15  46    I/O     O
fsb/RefCnt<1>         1       0     0   4     FB5_16        (b)     (b)
RA<7>                 2       0     0   3     FB5_17  49    I/O     O
TimeoutA              2       0     0   3     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<10>         10: A_FSB<2>          19: fsb/RefCnt<0> 
  2: A_FSB<11>         11: A_FSB<3>          20: fsb/RefCnt<1> 
  3: A_FSB<12>         12: A_FSB<4>          21: fsb/RefCnt<2> 
  4: A_FSB<13>         13: A_FSB<5>          22: fsb/RefCnt<3> 
  5: A_FSB<14>         14: A_FSB<6>          23: fsb/RefCnt<4> 
  6: A_FSB<15>         15: A_FSB<7>          24: nAS_FSB 
  7: A_FSB<16>         16: A_FSB<8>          25: nWE_FSB 
  8: A_FSB<17>         17: TimeoutA          26: ram/RASEL 
  9: A_FSB<1>          18: fsb/ASrf         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nCAS                 .........................X.............. 1
fsb/RefCnt<5>        ..................XXXXX................. 5
nOE                  .......................XX............... 2
RA<0>                X.......X................X.............. 3
fsb/RefCnt<4>        ..................XXXX.................. 4
RA<1>                .X.......X...............X.............. 3
RA<2>                ..X.......X..............X.............. 3
fsb/RefCnt<3>        ..................XXX................... 3
RA<3>                ...X.......X.............X.............. 3
RA<4>                ....X.......X............X.............. 3
fsb/RefCnt<2>        ..................XX.................... 2
RA<5>                .....X.......X...........X.............. 3
RA<6>                ......X.......X..........X.............. 3
fsb/RefCnt<1>        ..................X..................... 1
RA<7>                .......X.......X.........X.............. 3
TimeoutA             ................XXXXXXXX................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               33/21
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   74    I/O     I
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     I
nVMA_IOB              2       0     0   3     FB6_6   77    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
nLDS_IOB              3       0     0   2     FB6_9   79    I/O     O
(unused)              0       0     0   5     FB6_10        (b)     
nUDS_IOB              3       0     0   2     FB6_11  80    I/O     O
nAS_IOB               1       0     0   4     FB6_12  81    I/O     O
(unused)              0       0   \/2   3     FB6_13        (b)     (b)
nADoutLE1             9       4<-   0   0     FB6_14  82    I/O     O
nADoutLE0             1       0   /\2   2     FB6_15  85    I/O     O
(unused)              0       0     0   5     FB6_16        (b)     
nDinLE                1       0     0   4     FB6_17  86    I/O     O
(unused)              0       0     0   5     FB6_18        (b)     

Signals Used by Logic in Function Block
  1: ALE0M             12: IOL0               23: iobm/IOS_FSM_FFd5 
  2: ALE0S             13: IORW0              24: iobm/IOS_FSM_FFd6 
  3: A_FSB<16>         14: IOU0               25: iobm/IOS_FSM_FFd7 
  4: A_FSB<17>         15: cs/nOverlay1       26: iobs/Once 
  5: A_FSB<18>         16: iobm/ES<0>         27: iobs/PS_FSM_FFd1 
  6: A_FSB<19>         17: iobm/ES<1>         28: iobs/PS_FSM_FFd2 
  7: A_FSB<20>         18: iobm/ES<2>         29: nADoutLE1 
  8: A_FSB<21>         19: iobm/ES<3>         30: nAS_FSB 
  9: A_FSB<22>         20: iobm/ES<4>         31: nVMA_IOB 
 10: A_FSB<23>         21: iobm/IOS_FSM_FFd3  32: nVPA_IOB 
 11: IOACT             22: iobm/IOS_FSM_FFd4  33: nWE_FSB 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nVMA_IOB             ..........X....XXXXX..........XX........ 8
nLDS_IOB             ...........XX.......XXXXX............... 7
nUDS_IOB             ............XX......XXXXX............... 7
nAS_IOB              ....................XXXXX............... 5
nADoutLE1            ..XXXXXXXX....X..........XXXXX..X....... 15
nADoutLE0            XX...................................... 2
nDinLE               ....................XX.................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobs/IORW1           12       7<-   0   0     FB7_1         (b)     (b)
RA<8>                 2       0   /\2   1     FB7_2   50    I/O     O
(unused)              0       0     0   5     FB7_3         (b)     
ALE0S                 1       0     0   4     FB7_4         (b)     (b)
iobs/PS_FSM_FFd1      2       0     0   3     FB7_5   52    I/O     (b)
iobs/IORDReady        2       0   \/1   2     FB7_6   53    I/O     (b)
iobs/PS_FSM_FFd2      6       1<-   0   0     FB7_7         (b)     (b)
IOREQ                 7       2<-   0   0     FB7_8   54    I/O     (b)
nRAMUWE               1       0   /\2   2     FB7_9   55    I/O     O
iobs/Load1            8       3<-   0   0     FB7_10        (b)     (b)
nRAMLWE               1       0   /\3   1     FB7_11  56    I/O     O
nROMWE                2       0   \/2   1     FB7_12  58    I/O     O
IORW0                 8       3<-   0   0     FB7_13        (b)     (b)
RA<9>                 2       0   /\1   2     FB7_14  59    I/O     O
RA<10>                1       0   \/2   2     FB7_15  60    I/O     O
iobs/Once             9       4<-   0   0     FB7_16        (b)     (b)
RA<11>                1       0   /\2   2     FB7_17  61    I/O     O
(unused)              0       0   \/5   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         10: IORW0             19: nADoutLE1 
  2: A_FSB<17>         11: cs/nOverlay1      20: nAS_FSB 
  3: A_FSB<18>         12: fsb/ASrf          21: nLDS_FSB 
  4: A_FSB<19>         13: iobs/IOACTr       22: nUDS_FSB 
  5: A_FSB<20>         14: iobs/IORDReady    23: nWE_FSB 
  6: A_FSB<21>         15: iobs/IORW1        24: ram/RAMDIS1 
  7: A_FSB<22>         16: iobs/Once         25: ram/RAMDIS2 
  8: A_FSB<23>         17: iobs/PS_FSM_FFd1  26: ram/RASEL 
  9: A_FSB<9>          18: iobs/PS_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobs/IORW1           XXXXXXXX..X...XXXXXX..X................. 16
RA<8>                ..X.....X................X.............. 3
ALE0S                ................XX...................... 2
iobs/PS_FSM_FFd1     ............X...XX...................... 3
iobs/IORDReady       ...........XXX.X.X.X.................... 6
iobs/PS_FSM_FFd2     XXXXXXXX..X.X..XXXXX..X................. 16
IOREQ                XXXXXXXX..X.X..XXXXX..X................. 16
nRAMUWE              ...................X.XXXX............... 5
iobs/Load1           XXXXXXXX..X....XXXXX..X................. 15
nRAMLWE              ...................XX.XXX............... 5
nROMWE               ....XXXX..X........X..X................. 7
IORW0                XXXXXXXX.XX...XXXXXX..X................. 17
RA<9>                ...XX....................X.............. 3
RA<10>               .....X.................................. 1
iobs/Once            XXXXXXXX..XX...XXXXX..X................. 16
RA<11>               ...X.................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/2   3     FB8_1         (b)     (b)
nRAS                  3       2<- \/4   0     FB8_2   63    I/O     O
ram/RASEL             9       4<-   0   0     FB8_3         (b)     (b)
ram/RS_FSM_FFd3       8       3<-   0   0     FB8_4         (b)     (b)
ram/RS_FSM_FFd2       7       5<- /\3   0     FB8_5   64    I/O     (b)
(unused)              0       0   /\5   0     FB8_6   65    I/O     (b)
fsb/RefDone           5       0     0   0     FB8_7         (b)     (b)
ram/RAMDIS2           4       0   \/1   0     FB8_8   66    I/O     (b)
ram/RAMReady         10       5<-   0   0     FB8_9   67    I/O     (b)
ram/Once              3       2<- /\4   0     FB8_10        (b)     (b)
TimeoutB              2       0   /\2   1     FB8_11  68    I/O     (b)
fsb/TimeoutArmed      2       0     0   3     FB8_12  70    I/O     (b)
iobs/IOL1             2       0     0   3     FB8_13        (b)     (b)
ram/RS_FSM_FFd1       2       0     0   3     FB8_14  71    I/O     (b)
ram/RefRAS            2       0     0   3     FB8_15  72    I/O     (b)
fsb/RefCnt<6>         1       0   \/1   3     FB8_16        (b)     (b)
fsb/RefCnt<7>         1       1<- \/5   0     FB8_17  73    I/O     (b)
ram/RAMDIS1          10       5<-   0   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<21>         10: fsb/RefCnt<3>     19: nLDS_FSB 
  2: A_FSB<22>         11: fsb/RefCnt<4>     20: ram/Once 
  3: A_FSB<23>         12: fsb/RefCnt<5>     21: ram/RAMDIS1 
  4: TimeoutB          13: fsb/RefCnt<6>     22: ram/RAMDIS2 
  5: cs/nOverlay1      14: fsb/RefCnt<7>     23: ram/RS_FSM_FFd1 
  6: fsb/ASrf          15: fsb/RefDone       24: ram/RS_FSM_FFd2 
  7: fsb/RefCnt<0>     16: fsb/TimeoutArmed  25: ram/RS_FSM_FFd3 
  8: fsb/RefCnt<1>     17: iobs/Load1        26: ram/RefRAS 
  9: fsb/RefCnt<2>     18: nAS_FSB          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nRAS                 XXX.X............X..XX...X.............. 8
ram/RASEL            XXX.XX.......XX..X.X..XXX............... 12
ram/RS_FSM_FFd3      XXX.XX.......XX..X.X..XXX............... 12
ram/RS_FSM_FFd2      XXX.X........XX..X.X..XXX............... 11
fsb/RefDone          ......XXXXXXXXX.......XXX............... 12
ram/RAMDIS2          XXX.XX.......XX..X.X.XXXX............... 13
ram/RAMReady         XXX.XX.......XX..X.X..XXX............... 12
ram/Once             XXX.XX...........X.X..XXX............... 10
TimeoutB             ...X.XXXXXXXXX.X.X...................... 12
fsb/TimeoutArmed     .....XXXXXXXXX.X.X...................... 11
iobs/IOL1            ................X.X..................... 2
ram/RS_FSM_FFd1      ......................XXX............... 3
ram/RefRAS           ......................XXX............... 3
fsb/RefCnt<6>        ......XXXXXX............................ 6
fsb/RefCnt<7>        ......XXXXXXX........................... 7
ram/RAMDIS1          XXX.XX.......XX..X.XX.XXX............... 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_ALE0M: FDCPE port map (ALE0M,ALE0M_D,CLK2X_IOB,'0','0');
ALE0M_D <= ((NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd8));

FDCPE_ALE0S: FDCPE port map (ALE0S,ALE0S_D,CLK_FSB,'0','0');
ALE0S_D <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);





























FDCPE_IOACT: FDCPE port map (IOACT,IOACT_D,CLK2X_IOB,'0','0');
IOACT_D <= ((iobm/IOS_FSM_FFd4)
	OR (iobm/IOS_FSM_FFd5)
	OR (iobm/IOS_FSM_FFd6)
	OR (iobm/IOS_FSM_FFd7)
	OR (iobm/IOREQr AND iobm/IOS_FSM_FFd8)
	OR (nDTACK_IOB AND nBERR_IOB AND iobm/IOS_FSM_FFd3 AND 
	NOT iobm/ETACK)
	OR (iobm/IOS_FSM_FFd3 AND NOT CLK_IOB));

FDCPE_IOL0: FDCPE port map (IOL0,IOL0_D,CLK_FSB,'0','0',IOL0_CE);
IOL0_D <= ((NOT nLDS_FSB AND nADoutLE1)
	OR (iobs/IOL1 AND NOT nADoutLE1));
IOL0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);

FDCPE_IOREQ: FDCPE port map (IOREQ,IOREQ_D,CLK_FSB,'0','0');
IOREQ_D <= ((A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr)
	OR (NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1));

FTCPE_IORW0: FTCPE port map (IORW0,IORW0_T,CLK_FSB,'0','0');
IORW0_T <= ((A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (IORW0 AND NOT iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT IORW0 AND iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND IORW0 AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND NOT IORW0 AND 
	nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1));

FDCPE_IOU0: FDCPE port map (IOU0,IOU0_D,CLK_FSB,'0','0',IOU0_CE);
IOU0_D <= ((NOT nUDS_FSB AND nADoutLE1)
	OR (iobs/IOU1 AND NOT nADoutLE1));
IOU0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);


RA(0) <= ((A_FSB(10) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(1)));


RA(1) <= ((A_FSB(11) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(2)));


RA(2) <= ((A_FSB(12) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(3)));


RA(3) <= ((A_FSB(13) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(4)));


RA(4) <= ((A_FSB(14) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(5)));


RA(5) <= ((A_FSB(15) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(6)));


RA(6) <= ((A_FSB(16) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(7)));


RA(7) <= ((A_FSB(17) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(8)));


RA(8) <= ((A_FSB(9) AND ram/RASEL)
	OR (A_FSB(18) AND NOT ram/RASEL));


RA(9) <= ((A_FSB(20) AND ram/RASEL)
	OR (A_FSB(19) AND NOT ram/RASEL));


RA(10) <= A_FSB(21);


RA(11) <= A_FSB(19);

FTCPE_TimeoutA: FTCPE port map (TimeoutA,TimeoutA_T,CLK_FSB,'0','0');
TimeoutA_T <= ((nAS_FSB AND TimeoutA AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND NOT TimeoutA AND NOT fsb/RefCnt(0) AND 
	NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4)));

FTCPE_TimeoutB: FTCPE port map (TimeoutB,TimeoutB_T,CLK_FSB,'0','0');
TimeoutB_T <= ((nAS_FSB AND TimeoutB AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND NOT TimeoutB AND fsb/TimeoutArmed AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7)));

FDCPE_cs/nOverlay0: FDCPE port map (cs/nOverlay0,'1',CLK_FSB,NOT nRES,'0',cs/nOverlay0_CE);
cs/nOverlay0_CE <= (NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND 
	NOT A_FSB(21));

FDCPE_cs/nOverlay1: FDCPE port map (cs/nOverlay1,cs/nOverlay0,CLK_FSB,'0','0',cs/nOverlay1_CE);
cs/nOverlay1_CE <= (nAS_FSB AND NOT fsb/ASrf);

FDCPE_fsb/ASrf: FDCPE port map (fsb/ASrf,NOT nAS_FSB,NOT CLK_FSB,'0','0');

FTCPE_fsb/RefCnt0: FTCPE port map (fsb/RefCnt(0),'1',CLK_FSB,'0','0');

FTCPE_fsb/RefCnt1: FTCPE port map (fsb/RefCnt(1),fsb/RefCnt(0),CLK_FSB,'0','0');

FTCPE_fsb/RefCnt2: FTCPE port map (fsb/RefCnt(2),fsb/RefCnt_T(2),CLK_FSB,'0','0');
fsb/RefCnt_T(2) <= (fsb/RefCnt(0) AND fsb/RefCnt(1));

FTCPE_fsb/RefCnt3: FTCPE port map (fsb/RefCnt(3),fsb/RefCnt_T(3),CLK_FSB,'0','0');
fsb/RefCnt_T(3) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2));

FTCPE_fsb/RefCnt4: FTCPE port map (fsb/RefCnt(4),fsb/RefCnt_T(4),CLK_FSB,'0','0');
fsb/RefCnt_T(4) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3));

FTCPE_fsb/RefCnt5: FTCPE port map (fsb/RefCnt(5),fsb/RefCnt_T(5),CLK_FSB,'0','0');
fsb/RefCnt_T(5) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4));

FTCPE_fsb/RefCnt6: FTCPE port map (fsb/RefCnt(6),fsb/RefCnt_T(6),CLK_FSB,'0','0');
fsb/RefCnt_T(6) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5));

FTCPE_fsb/RefCnt7: FTCPE port map (fsb/RefCnt(7),fsb/RefCnt_T(7),CLK_FSB,'0','0');
fsb/RefCnt_T(7) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5) AND fsb/RefCnt(6));

FDCPE_fsb/RefDone: FDCPE port map (fsb/RefDone,fsb/RefDone_D,CLK_FSB,'0','0');
fsb/RefDone_D <= ((NOT fsb/RefDone AND ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2)
	OR (NOT fsb/RefDone AND ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd3)
	OR (NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd2)
	OR (NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
	OR (NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7)));

FTCPE_fsb/TimeoutArmed: FTCPE port map (fsb/TimeoutArmed,fsb/TimeoutArmed_T,CLK_FSB,'0','0');
fsb/TimeoutArmed_T <= ((nAS_FSB AND fsb/TimeoutArmed AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND NOT fsb/TimeoutArmed AND NOT fsb/RefCnt(0) AND 
	NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND 
	NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7)));

FTCPE_iobm/ES0: FTCPE port map (iobm/ES(0),iobm/ES_T(0),CLK2X_IOB,'0','0');
iobm/ES_T(0) <= ((iobm/ES(0) AND NOT iobm/Er AND iobm/Er2)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND iobm/Er)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND NOT iobm/Er2));

FDCPE_iobm/ES1: FDCPE port map (iobm/ES(1),iobm/ES_D(1),CLK2X_IOB,'0','0');
iobm/ES_D(1) <= ((iobm/ES(0) AND iobm/ES(1))
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1))
	OR (NOT iobm/Er AND iobm/Er2));

FDCPE_iobm/ES2: FDCPE port map (iobm/ES(2),iobm/ES_D(2),CLK2X_IOB,'0','0');
iobm/ES_D(2) <= ((NOT iobm/ES(0) AND NOT iobm/ES(2))
	OR (NOT iobm/ES(1) AND NOT iobm/ES(2))
	OR (NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2))
	OR (NOT iobm/ES(2) AND NOT iobm/ES(3) AND iobm/ES(4)));

FTCPE_iobm/ES3: FTCPE port map (iobm/ES(3),iobm/ES_T(3),CLK2X_IOB,'0','0');
iobm/ES_T(3) <= ((iobm/ES(3) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND NOT iobm/Er2));

FTCPE_iobm/ES4: FTCPE port map (iobm/ES(4),iobm/ES_T(4),CLK2X_IOB,'0','0');
iobm/ES_T(4) <= ((iobm/ES(4) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND NOT iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4)));

FDCPE_iobm/ETACK: FDCPE port map (iobm/ETACK,iobm/ETACK_D,CLK2X_IOB,'0','0');
iobm/ETACK_D <= (NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4));

FDCPE_iobm/Er: FDCPE port map (iobm/Er,E_IOB,NOT CLK_IOB,'0','0');

FDCPE_iobm/Er2: FDCPE port map (iobm/Er2,iobm/Er,CLK2X_IOB,'0','0');

FDCPE_iobm/IOREQr: FDCPE port map (iobm/IOREQr,IOREQ,NOT CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd1: FDCPE port map (iobm/IOS_FSM_FFd1,iobm/IOS_FSM_FFd2,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd2: FDCPE port map (iobm/IOS_FSM_FFd2,iobm/IOS_FSM_FFd2_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd2_D <= ((NOT nDTACK_IOB AND iobm/IOS_FSM_FFd3 AND CLK_IOB)
	OR (NOT nBERR_IOB AND iobm/IOS_FSM_FFd3 AND CLK_IOB)
	OR (iobm/IOS_FSM_FFd3 AND CLK_IOB AND iobm/ETACK));

FDCPE_iobm/IOS_FSM_FFd3: FDCPE port map (iobm/IOS_FSM_FFd3,iobm/IOS_FSM_FFd3_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd3_D <= ((iobm/IOS_FSM_FFd4)
	OR (iobm/IOS_FSM_FFd3 AND NOT CLK_IOB)
	OR (nDTACK_IOB AND nBERR_IOB AND iobm/IOS_FSM_FFd3 AND 
	NOT iobm/ETACK));

FDCPE_iobm/IOS_FSM_FFd4: FDCPE port map (iobm/IOS_FSM_FFd4,iobm/IOS_FSM_FFd5,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd5: FDCPE port map (iobm/IOS_FSM_FFd5,iobm/IOS_FSM_FFd6,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd6: FDCPE port map (iobm/IOS_FSM_FFd6,iobm/IOS_FSM_FFd7,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd7: FDCPE port map (iobm/IOS_FSM_FFd7,iobm/IOS_FSM_FFd7_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd7_D <= (NOT CLK_IOB AND iobm/IOREQr AND iobm/IOS_FSM_FFd8);

FDCPE_iobm/IOS_FSM_FFd8: FDCPE port map (iobm/IOS_FSM_FFd8,iobm/IOS_FSM_FFd8_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd8_D <= ((NOT iobm/IOS_FSM_FFd8 AND NOT iobm/IOS_FSM_FFd1)
	OR (NOT CLK_IOB AND iobm/IOREQr AND NOT iobm/IOS_FSM_FFd1));

FDCPE_iobs/IOACTr: FDCPE port map (iobs/IOACTr,IOACT,CLK_FSB,'0','0');

FDCPE_iobs/IOL1: FDCPE port map (iobs/IOL1,NOT nLDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FTCPE_iobs/IORDReady: FTCPE port map (iobs/IORDReady,iobs/IORDReady_T,CLK_FSB,'0','0');
iobs/IORDReady_T <= ((nAS_FSB AND iobs/IORDReady AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND iobs/Once AND NOT iobs/IORDReady AND 
	NOT iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr));

FTCPE_iobs/IORW1: FTCPE port map (iobs/IORW1,iobs/IORW1_T,CLK_FSB,'0','0');
iobs/IORW1_T <= ((A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND nWE_FSB AND 
	NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND nWE_FSB AND 
	NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND NOT nWE_FSB AND 
	iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND NOT nWE_FSB AND 
	iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1));

FDCPE_iobs/IOU1: FDCPE port map (iobs/IOU1,NOT nUDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FDCPE_iobs/Load1: FDCPE port map (iobs/Load1,iobs/Load1_D,CLK_FSB,'0','0');
iobs/Load1_D <= ((A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1));

FTCPE_iobs/Once: FTCPE port map (iobs/Once,iobs/Once_T,CLK_FSB,'0','0');
iobs/Once_T <= ((A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (nAS_FSB AND iobs/Once AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));

FDCPE_iobs/PS_FSM_FFd1: FDCPE port map (iobs/PS_FSM_FFd1,iobs/PS_FSM_FFd1_D,CLK_FSB,'0','0');
iobs/PS_FSM_FFd1_D <= ((iobs/PS_FSM_FFd2)
	OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr));

FTCPE_iobs/PS_FSM_FFd2: FTCPE port map (iobs/PS_FSM_FFd2,iobs/PS_FSM_FFd2_T,CLK_FSB,'0','0');
iobs/PS_FSM_FFd2_T <= ((iobs/PS_FSM_FFd1 AND iobs/IOACTr)
	OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));


nADoutLE0 <= (NOT ALE0M AND NOT ALE0S);

FTCPE_nADoutLE1: FTCPE port map (nADoutLE1,nADoutLE1_T,CLK_FSB,'0','0');
nADoutLE1_T <= ((A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND NOT cs/nOverlay1 AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND cs/nOverlay1 AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1));

FDCPE_nAS_IOB: FDCPE port map (nAS_IOB,nAS_IOB_D,NOT CLK2X_IOB,'0','0');
nAS_IOB_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7);


nAoutOE <= '0';


nBERR_FSB <= NOT (((NOT A_FSB(19) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND 
	nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT A_FSB(17) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND 
	nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND 
	nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND nDTACK_FSB AND 
	nVPA_FSB AND TimeoutB AND nWE_FSB)
	OR (NOT A_FSB(18) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND 
	nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	nDTACK_FSB AND nVPA_FSB AND cs/nOverlay1 AND TimeoutB)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND A_FSB(22) AND nDTACK_FSB AND nVPA_FSB AND 
	NOT cs/nOverlay1 AND NOT nWE_FSB AND NOT nBERR_IOB)
	OR (A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND 
	A_FSB(16) AND NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND nDTACK_FSB AND 
	nVPA_FSB AND cs/nOverlay1 AND NOT nWE_FSB AND NOT nBERR_IOB)
	OR (NOT nAS_FSB AND A_FSB(23) AND nDTACK_FSB AND nVPA_FSB AND 
	NOT nBERR_IOB)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND nDTACK_FSB AND 
	nVPA_FSB AND TimeoutB)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	nDTACK_FSB AND nVPA_FSB AND NOT nBERR_IOB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND 
	nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND nDTACK_FSB AND 
	nVPA_FSB AND NOT cs/nOverlay1 AND TimeoutB)));

FDCPE_nCAS: FDCPE port map (nCAS,NOT ram/RASEL,NOT CLK_FSB,'0','0');

FTCPE_nDTACK_FSB: FTCPE port map (nDTACK_FSB,nDTACK_FSB_T,CLK_FSB,'0','0');
nDTACK_FSB_T <= ((EXP14_.EXP)
	OR (nAS_FSB AND NOT nDTACK_FSB AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND nDTACK_FSB AND 
	NOT cs/nOverlay1 AND TimeoutA)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND A_FSB(23) AND nDTACK_FSB AND 
	TimeoutA AND iobs/IORDReady AND nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT A_FSB(22) AND nDTACK_FSB AND 
	TimeoutA AND iobs/IORDReady AND nWE_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	nDTACK_FSB AND cs/nOverlay1 AND TimeoutA)
	OR (EXP17_.EXP)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND A_FSB(23) AND nDTACK_FSB AND 
	TimeoutA AND NOT nWE_FSB AND nADoutLE1)
	OR (NOT A_FSB(19) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND 
	nDTACK_FSB AND TimeoutA AND ram/RAMReady)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT A_FSB(22) AND nDTACK_FSB AND 
	TimeoutA AND NOT nWE_FSB AND nADoutLE1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND 
	nDTACK_FSB AND TimeoutA AND ram/RAMReady)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND nDTACK_FSB AND 
	TimeoutA AND nWE_FSB AND ram/RAMReady)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND nDTACK_FSB AND 
	TimeoutA AND ram/RAMReady)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND 
	NOT A_FSB(21) AND nDTACK_FSB AND TimeoutA)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND nDTACK_FSB AND TimeoutA AND 
	NOT nWE_FSB AND ram/RAMReady AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND nDTACK_FSB AND 
	TimeoutA AND iobs/IORDReady AND nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND nDTACK_FSB AND 
	TimeoutA AND NOT nWE_FSB AND nADoutLE1));

FDCPE_nDinLE: FDCPE port map (nDinLE,nDinLE_D,NOT CLK2X_IOB,'0','0');
nDinLE_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4);


nDinOE <= ((NOT nAS_FSB AND A_FSB(23) AND nWE_FSB)
	OR (A_FSB(20) AND NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND 
	nWE_FSB));

FDCPE_nDoutOE: FDCPE port map (nDoutOE,nDoutOE_D,CLK2X_IOB,'0','0');
nDoutOE_D <= ((NOT IORW0)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd2));

FDCPE_nLDS_IOB: FDCPE port map (nLDS_IOB,nLDS_IOB_D,NOT CLK2X_IOB,'0','0');
nLDS_IOB_D <= ((NOT IOL0)
	OR (IORW0 AND NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7));


nOE <= NOT ((NOT nAS_FSB AND nWE_FSB));


nRAMLWE <= NOT ((NOT nAS_FSB AND NOT nLDS_FSB AND NOT nWE_FSB AND NOT ram/RAMDIS2 AND 
	NOT ram/RAMDIS1));


nRAMUWE <= NOT ((NOT nAS_FSB AND NOT nWE_FSB AND NOT nUDS_FSB AND NOT ram/RAMDIS2 AND 
	NOT ram/RAMDIS1));


nRAS <= NOT (((ram/RefRAS)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/RAMDIS2 AND NOT ram/RAMDIS1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/RAMDIS2 AND NOT ram/RAMDIS1)));


nROMCS <= NOT (((NOT A_FSB(20) AND NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21))
	OR (NOT A_FSB(20) AND NOT A_FSB(23) AND NOT A_FSB(21) AND 
	NOT cs/nOverlay1)));


nROMWE <= NOT (((NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND 
	NOT A_FSB(21) AND NOT nWE_FSB)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT nWE_FSB)));

FDCPE_nUDS_IOB: FDCPE port map (nUDS_IOB,nUDS_IOB_D,NOT CLK2X_IOB,'0','0');
nUDS_IOB_D <= ((NOT IOU0)
	OR (IORW0 AND NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7));

FTCPE_nVMA_IOB: FTCPE port map (nVMA_IOB,nVMA_IOB_T,CLK2X_IOB,'0','0');
nVMA_IOB_T <= ((NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4))
	OR (nVMA_IOB AND NOT nVPA_IOB AND iobm/ES(0) AND iobm/ES(1) AND 
	iobm/ES(2) AND NOT iobm/ES(3) AND NOT iobm/ES(4) AND IOACT));

FTCPE_nVPA_FSB: FTCPE port map (nVPA_FSB,nVPA_FSB_T,CLK_FSB,'0','0');
nVPA_FSB_T <= ((EXP21_.EXP)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND A_FSB(23) AND NOT nVPA_FSB AND 
	TimeoutA AND iobs/IORDReady AND nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT A_FSB(22) AND NOT nVPA_FSB AND 
	TimeoutA AND iobs/IORDReady AND nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT A_FSB(22) AND NOT nVPA_FSB AND 
	TimeoutA AND NOT nWE_FSB AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND NOT nVPA_FSB AND 
	TimeoutA AND iobs/IORDReady AND nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND NOT nVPA_FSB AND 
	TimeoutA AND NOT nWE_FSB AND nADoutLE1)
	OR (nAS_FSB AND NOT nVPA_FSB AND NOT fsb/ASrf)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND NOT nVPA_FSB AND 
	TimeoutA AND ram/RAMReady)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nVPA_FSB AND 
	NOT cs/nOverlay1 AND TimeoutA)
	OR (NOT A_FSB(20) AND NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND 
	NOT A_FSB(21) AND NOT nVPA_FSB AND TimeoutA)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT nVPA_FSB AND cs/nOverlay1 AND TimeoutA));

FTCPE_ram/Once: FTCPE port map (ram/Once,ram/Once_T,CLK_FSB,'0','0');
ram/Once_T <= ((NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (nAS_FSB AND ram/Once AND NOT fsb/ASrf));

FDCPE_ram/RAMDIS1: FDCPE port map (ram/RAMDIS1,ram/RAMDIS1_D,CLK_FSB,'0','0');
ram/RAMDIS1_D <= ((ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	ram/RS_FSM_FFd3 AND NOT ram/RAMDIS1)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND NOT fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND 
	NOT fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (fsb/RefDone AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3)
	OR (NOT ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd2 AND 
	ram/RS_FSM_FFd3)
	OR (nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND 
	fsb/ASrf)
	OR (nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND 
	NOT fsb/RefCnt(7))
	OR (ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3 AND NOT fsb/RefCnt(7)));

FTCPE_ram/RAMDIS2: FTCPE port map (ram/RAMDIS2,ram/RAMDIS2_T,CLK_FSB,'0','0');
ram/RAMDIS2_T <= ((nAS_FSB AND ram/RAMDIS2 AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND NOT ram/RAMDIS2 AND 
	ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND 
	fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT fsb/RefDone AND ram/Once AND NOT ram/RAMDIS2 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3 AND fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT fsb/RefDone AND ram/Once AND NOT ram/RAMDIS2 AND 
	NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND fsb/RefCnt(7)));

FDCPE_ram/RAMReady: FDCPE port map (ram/RAMReady,ram/RAMReady_D,CLK_FSB,'0','0');
ram/RAMReady_D <= ((ram/RS_FSM_FFd2)
	OR (ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND NOT cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/Once AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND fsb/RefCnt(7))
	OR (NOT fsb/RefDone AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd1));

FDCPE_ram/RASEL: FDCPE port map (ram/RASEL,ram/RASEL_D,CLK_FSB,'0','0');
ram/RASEL_D <= ((NOT nAS_FSB AND NOT A_FSB(22) AND NOT cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1)
	OR (nAS_FSB AND NOT fsb/RefDone AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3 AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/Once AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd1)
	OR (NOT ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd2)
	OR (NOT ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(21) AND NOT cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1));

FDCPE_ram/RS_FSM_FFd1: FDCPE port map (ram/RS_FSM_FFd1,ram/RS_FSM_FFd1_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd1_D <= ((ram/RS_FSM_FFd3)
	OR (ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd2));

FDCPE_ram/RS_FSM_FFd2: FDCPE port map (ram/RS_FSM_FFd2,ram/RS_FSM_FFd2_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd2_D <= ((ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd1 AND 
	NOT ram/RS_FSM_FFd3 AND fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND 
	fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT fsb/RefDone AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND 
	fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd3: FDCPE port map (ram/RS_FSM_FFd3,ram/RS_FSM_FFd3_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd3_D <= ((ram/RS_FSM_FFd2)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND NOT cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND 
	NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
	OR (nAS_FSB AND NOT fsb/RefDone AND NOT ram/RS_FSM_FFd3 AND 
	NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
	OR (NOT nAS_FSB AND A_FSB(22) AND cs/nOverlay1 AND 
	NOT fsb/RefDone AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3));

FDCPE_ram/RefRAS: FDCPE port map (ram/RefRAS,ram/RefRAS_D,CLK_FSB,'0','0');
ram/RefRAS_D <= ((ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	ram/RS_FSM_FFd3));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              51 VCC                           
  2 A_FSB<5>                         52 KPR                           
  3 A_FSB<6>                         53 KPR                           
  4 A_FSB<7>                         54 KPR                           
  5 VCC                              55 nRAMUWE                       
  6 A_FSB<8>                         56 nRAMLWE                       
  7 A_FSB<9>                         57 VCC                           
  8 A_FSB<10>                        58 nROMWE                        
  9 A_FSB<11>                        59 RA<9>                         
 10 A_FSB<12>                        60 RA<10>                        
 11 A_FSB<13>                        61 RA<11>                        
 12 A_FSB<14>                        62 GND                           
 13 A_FSB<15>                        63 nRAS                          
 14 A_FSB<16>                        64 KPR                           
 15 A_FSB<17>                        65 KPR                           
 16 A_FSB<18>                        66 KPR                           
 17 A_FSB<19>                        67 KPR                           
 18 A_FSB<20>                        68 KPR                           
 19 A_FSB<21>                        69 GND                           
 20 A_FSB<22>                        70 KPR                           
 21 GND                              71 KPR                           
 22 CLK2X_IOB                        72 KPR                           
 23 CLK_IOB                          73 KPR                           
 24 A_FSB<23>                        74 nBERR_IOB                     
 25 E_IOB                            75 GND                           
 26 VCC                              76 nVPA_IOB                      
 27 CLK_FSB                          77 nVMA_IOB                      
 28 nDTACK_FSB                       78 nDTACK_IOB                    
 29 nWE_FSB                          79 nLDS_IOB                      
 30 nLDS_FSB                         80 nUDS_IOB                      
 31 GND                              81 nAS_IOB                       
 32 nUDS_FSB                         82 nADoutLE1                     
 33 nAS_FSB                          83 TDO                           
 34 nROMCS                           84 GND                           
 35 nCAS                             85 nADoutLE0                     
 36 nOE                              86 nDinLE                        
 37 RA<0>                            87 nAoutOE                       
 38 VCC                              88 VCC                           
 39 RA<1>                            89 nDoutOE                       
 40 RA<2>                            90 nDinOE                        
 41 RA<3>                            91 nRES                          
 42 RA<4>                            92 nBERR_FSB                     
 43 RA<5>                            93 nVPA_FSB                      
 44 GND                              94 A_FSB<1>                      
 45 TDI                              95 A_FSB<2>                      
 46 RA<6>                            96 A_FSB<3>                      
 47 TMS                              97 A_FSB<4>                      
 48 TCK                              98 VCC                           
 49 RA<7>                            99 KPR                           
 50 RA<8>                           100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
