// Seed: 2711747432
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply0 id_9,
    input tri id_10,
    output wand id_11,
    input tri1 id_12,
    output tri0 id_13
);
  logic [-1 : -1] id_15;
  ;
  supply0 id_16 = -1'h0;
  always @(id_8, 1 or -1 >= (id_0) or id_15) $signed(79);
  ;
endmodule
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 module_1,
    inout supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    output supply0 id_12,
    output wand id_13,
    input wire id_14,
    input wand id_15,
    input wire id_16,
    input tri1 id_17,
    input tri0 id_18,
    output tri1 id_19,
    input tri0 id_20,
    input supply0 id_21,
    output wire id_22,
    input wor id_23
    , id_40,
    input tri id_24,
    output supply0 id_25,
    input uwire id_26,
    input supply1 id_27,
    output uwire id_28,
    input tri1 id_29,
    output wor id_30,
    input supply0 id_31,
    output tri0 id_32,
    input tri1 id_33,
    input tri1 id_34,
    output supply1 id_35,
    input tri0 id_36,
    input supply1 id_37,
    output wire id_38
);
  wire id_41 = (id_1);
  module_0 modCall_1 (
      id_34,
      id_13,
      id_27,
      id_2,
      id_2,
      id_19,
      id_28,
      id_21,
      id_17,
      id_2,
      id_17,
      id_38,
      id_24,
      id_13
  );
  assign modCall_1.id_16 = 0;
endmodule
