// Seed: 1397613457
module module_0;
  wire id_1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    input tri1 id_9
    , id_12,
    output tri id_10
);
  wand id_13, id_14;
  assign id_13 = id_6 << 1;
  wire id_15, id_16;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 * id_5[1-1];
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
