.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* MISO */
.set MISO__0__DM__MASK, 0x38000
.set MISO__0__DM__SHIFT, 15
.set MISO__0__DR, CYREG_PRT0_DR
.set MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MISO__0__HSIOM_MASK, 0x00F00000
.set MISO__0__HSIOM_SHIFT, 20
.set MISO__0__INTCFG, CYREG_PRT0_INTCFG
.set MISO__0__INTSTAT, CYREG_PRT0_INTSTAT
.set MISO__0__MASK, 0x20
.set MISO__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MISO__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MISO__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MISO__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MISO__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MISO__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MISO__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MISO__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MISO__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MISO__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MISO__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MISO__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MISO__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MISO__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MISO__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MISO__0__PC, CYREG_PRT0_PC
.set MISO__0__PC2, CYREG_PRT0_PC2
.set MISO__0__PORT, 0
.set MISO__0__PS, CYREG_PRT0_PS
.set MISO__0__SHIFT, 5
.set MISO__DR, CYREG_PRT0_DR
.set MISO__INTCFG, CYREG_PRT0_INTCFG
.set MISO__INTSTAT, CYREG_PRT0_INTSTAT
.set MISO__MASK, 0x20
.set MISO__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MISO__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MISO__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MISO__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MISO__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MISO__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MISO__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MISO__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MISO__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MISO__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MISO__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MISO__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MISO__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MISO__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MISO__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MISO__PC, CYREG_PRT0_PC
.set MISO__PC2, CYREG_PRT0_PC2
.set MISO__PORT, 0
.set MISO__PS, CYREG_PRT0_PS
.set MISO__SHIFT, 5

/* MOSI */
.set MOSI__0__DM__MASK, 0x7000
.set MOSI__0__DM__SHIFT, 12
.set MOSI__0__DR, CYREG_PRT0_DR
.set MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MOSI__0__HSIOM_MASK, 0x000F0000
.set MOSI__0__HSIOM_SHIFT, 16
.set MOSI__0__INTCFG, CYREG_PRT0_INTCFG
.set MOSI__0__INTSTAT, CYREG_PRT0_INTSTAT
.set MOSI__0__MASK, 0x10
.set MOSI__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set MOSI__0__OUT_SEL_SHIFT, 8
.set MOSI__0__OUT_SEL_VAL, 3
.set MOSI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MOSI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MOSI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MOSI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MOSI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MOSI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MOSI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MOSI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MOSI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MOSI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MOSI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MOSI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MOSI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MOSI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MOSI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MOSI__0__PC, CYREG_PRT0_PC
.set MOSI__0__PC2, CYREG_PRT0_PC2
.set MOSI__0__PORT, 0
.set MOSI__0__PS, CYREG_PRT0_PS
.set MOSI__0__SHIFT, 4
.set MOSI__DR, CYREG_PRT0_DR
.set MOSI__INTCFG, CYREG_PRT0_INTCFG
.set MOSI__INTSTAT, CYREG_PRT0_INTSTAT
.set MOSI__MASK, 0x10
.set MOSI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MOSI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MOSI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MOSI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MOSI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MOSI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MOSI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MOSI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MOSI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MOSI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MOSI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MOSI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MOSI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MOSI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MOSI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MOSI__PC, CYREG_PRT0_PC
.set MOSI__PC2, CYREG_PRT0_PC2
.set MOSI__PORT, 0
.set MOSI__PS, CYREG_PRT0_PS
.set MOSI__SHIFT, 4

/* SCLK */
.set SCLK__0__DM__MASK, 0x1C0000
.set SCLK__0__DM__SHIFT, 18
.set SCLK__0__DR, CYREG_PRT0_DR
.set SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SCLK__0__HSIOM_MASK, 0x0F000000
.set SCLK__0__HSIOM_SHIFT, 24
.set SCLK__0__INTCFG, CYREG_PRT0_INTCFG
.set SCLK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SCLK__0__MASK, 0x40
.set SCLK__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SCLK__0__OUT_SEL_SHIFT, 12
.set SCLK__0__OUT_SEL_VAL, 1
.set SCLK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCLK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCLK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCLK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCLK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCLK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCLK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCLK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCLK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCLK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCLK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCLK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCLK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCLK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCLK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCLK__0__PC, CYREG_PRT0_PC
.set SCLK__0__PC2, CYREG_PRT0_PC2
.set SCLK__0__PORT, 0
.set SCLK__0__PS, CYREG_PRT0_PS
.set SCLK__0__SHIFT, 6
.set SCLK__DR, CYREG_PRT0_DR
.set SCLK__INTCFG, CYREG_PRT0_INTCFG
.set SCLK__INTSTAT, CYREG_PRT0_INTSTAT
.set SCLK__MASK, 0x40
.set SCLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCLK__PC, CYREG_PRT0_PC
.set SCLK__PC2, CYREG_PRT0_PC2
.set SCLK__PORT, 0
.set SCLK__PS, CYREG_PRT0_PS
.set SCLK__SHIFT, 6

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_02
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_02
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_02
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set SPIM_BSPIM_RxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_00
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_00
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_01
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_01

/* SPIM_IntClock */
.set SPIM_IntClock__DIVIDER_MASK, 0x0000FFFF
.set SPIM_IntClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPIM_IntClock__ENABLE_MASK, 0x80000000
.set SPIM_IntClock__MASK, 0x80000000
.set SPIM_IntClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* PWM_1_cy_m0s8_tcpwm_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_2_cy_m0s8_tcpwm_1 */
.set PWM_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_3_cy_m0s8_tcpwm_1 */
.set PWM_3_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_3_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_3_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_3_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_3_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_3_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_3_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_3_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_3_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* elbow */
.set elbow__0__DM__MASK, 0x07
.set elbow__0__DM__SHIFT, 0
.set elbow__0__DR, CYREG_PRT1_DR
.set elbow__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set elbow__0__HSIOM_MASK, 0x0000000F
.set elbow__0__HSIOM_SHIFT, 0
.set elbow__0__INTCFG, CYREG_PRT1_INTCFG
.set elbow__0__INTSTAT, CYREG_PRT1_INTSTAT
.set elbow__0__MASK, 0x01
.set elbow__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set elbow__0__OUT_SEL_SHIFT, 0
.set elbow__0__OUT_SEL_VAL, 0
.set elbow__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set elbow__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set elbow__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set elbow__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set elbow__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set elbow__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set elbow__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set elbow__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set elbow__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set elbow__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set elbow__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set elbow__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set elbow__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set elbow__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set elbow__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set elbow__0__PC, CYREG_PRT1_PC
.set elbow__0__PC2, CYREG_PRT1_PC2
.set elbow__0__PORT, 1
.set elbow__0__PS, CYREG_PRT1_PS
.set elbow__0__SHIFT, 0
.set elbow__DR, CYREG_PRT1_DR
.set elbow__INTCFG, CYREG_PRT1_INTCFG
.set elbow__INTSTAT, CYREG_PRT1_INTSTAT
.set elbow__MASK, 0x01
.set elbow__PA__CFG0, CYREG_UDB_PA1_CFG0
.set elbow__PA__CFG1, CYREG_UDB_PA1_CFG1
.set elbow__PA__CFG10, CYREG_UDB_PA1_CFG10
.set elbow__PA__CFG11, CYREG_UDB_PA1_CFG11
.set elbow__PA__CFG12, CYREG_UDB_PA1_CFG12
.set elbow__PA__CFG13, CYREG_UDB_PA1_CFG13
.set elbow__PA__CFG14, CYREG_UDB_PA1_CFG14
.set elbow__PA__CFG2, CYREG_UDB_PA1_CFG2
.set elbow__PA__CFG3, CYREG_UDB_PA1_CFG3
.set elbow__PA__CFG4, CYREG_UDB_PA1_CFG4
.set elbow__PA__CFG5, CYREG_UDB_PA1_CFG5
.set elbow__PA__CFG6, CYREG_UDB_PA1_CFG6
.set elbow__PA__CFG7, CYREG_UDB_PA1_CFG7
.set elbow__PA__CFG8, CYREG_UDB_PA1_CFG8
.set elbow__PA__CFG9, CYREG_UDB_PA1_CFG9
.set elbow__PC, CYREG_PRT1_PC
.set elbow__PC2, CYREG_PRT1_PC2
.set elbow__PORT, 1
.set elbow__PS, CYREG_PRT1_PS
.set elbow__SHIFT, 0

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x80000
.set isr_1__INTC_NUMBER, 19
.set isr_1__INTC_PRIOR_MASK, 0xC0000000
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* WIZ_SS */
.set WIZ_SS__0__DM__MASK, 0xE00
.set WIZ_SS__0__DM__SHIFT, 9
.set WIZ_SS__0__DR, CYREG_PRT0_DR
.set WIZ_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_SS__0__HSIOM_MASK, 0x0000F000
.set WIZ_SS__0__HSIOM_SHIFT, 12
.set WIZ_SS__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_SS__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_SS__0__MASK, 0x08
.set WIZ_SS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_SS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_SS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_SS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_SS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_SS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_SS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_SS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_SS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_SS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_SS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_SS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_SS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_SS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_SS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_SS__0__PC, CYREG_PRT0_PC
.set WIZ_SS__0__PC2, CYREG_PRT0_PC2
.set WIZ_SS__0__PORT, 0
.set WIZ_SS__0__PS, CYREG_PRT0_PS
.set WIZ_SS__0__SHIFT, 3
.set WIZ_SS__DR, CYREG_PRT0_DR
.set WIZ_SS__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_SS__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_SS__MASK, 0x08
.set WIZ_SS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_SS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_SS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_SS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_SS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_SS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_SS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_SS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_SS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_SS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_SS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_SS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_SS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_SS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_SS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_SS__PC, CYREG_PRT0_PC
.set WIZ_SS__PC2, CYREG_PRT0_PC2
.set WIZ_SS__PORT, 0
.set WIZ_SS__PS, CYREG_PRT0_PS
.set WIZ_SS__SHIFT, 3

/* Timer_1_cy_m0s8_tcpwm_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* WIZ_INT */
.set WIZ_INT__0__DM__MASK, 0x07
.set WIZ_INT__0__DM__SHIFT, 0
.set WIZ_INT__0__DR, CYREG_PRT0_DR
.set WIZ_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_INT__0__HSIOM_MASK, 0x0000000F
.set WIZ_INT__0__HSIOM_SHIFT, 0
.set WIZ_INT__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_INT__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_INT__0__MASK, 0x01
.set WIZ_INT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_INT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_INT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_INT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_INT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_INT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_INT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_INT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_INT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_INT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_INT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_INT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_INT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_INT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_INT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_INT__0__PC, CYREG_PRT0_PC
.set WIZ_INT__0__PC2, CYREG_PRT0_PC2
.set WIZ_INT__0__PORT, 0
.set WIZ_INT__0__PS, CYREG_PRT0_PS
.set WIZ_INT__0__SHIFT, 0
.set WIZ_INT__DR, CYREG_PRT0_DR
.set WIZ_INT__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_INT__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_INT__MASK, 0x01
.set WIZ_INT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_INT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_INT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_INT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_INT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_INT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_INT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_INT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_INT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_INT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_INT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_INT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_INT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_INT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_INT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_INT__PC, CYREG_PRT0_PC
.set WIZ_INT__PC2, CYREG_PRT0_PC2
.set WIZ_INT__PORT, 0
.set WIZ_INT__PS, CYREG_PRT0_PS
.set WIZ_INT__SHIFT, 0

/* WIZ_RDY */
.set WIZ_RDY__0__DM__MASK, 0x38
.set WIZ_RDY__0__DM__SHIFT, 3
.set WIZ_RDY__0__DR, CYREG_PRT0_DR
.set WIZ_RDY__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_RDY__0__HSIOM_MASK, 0x000000F0
.set WIZ_RDY__0__HSIOM_SHIFT, 4
.set WIZ_RDY__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RDY__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RDY__0__MASK, 0x02
.set WIZ_RDY__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RDY__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RDY__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RDY__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RDY__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RDY__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RDY__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RDY__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RDY__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RDY__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RDY__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RDY__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RDY__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RDY__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RDY__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RDY__0__PC, CYREG_PRT0_PC
.set WIZ_RDY__0__PC2, CYREG_PRT0_PC2
.set WIZ_RDY__0__PORT, 0
.set WIZ_RDY__0__PS, CYREG_PRT0_PS
.set WIZ_RDY__0__SHIFT, 1
.set WIZ_RDY__DR, CYREG_PRT0_DR
.set WIZ_RDY__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RDY__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RDY__MASK, 0x02
.set WIZ_RDY__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RDY__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RDY__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RDY__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RDY__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RDY__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RDY__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RDY__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RDY__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RDY__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RDY__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RDY__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RDY__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RDY__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RDY__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RDY__PC, CYREG_PRT0_PC
.set WIZ_RDY__PC2, CYREG_PRT0_PC2
.set WIZ_RDY__PORT, 0
.set WIZ_RDY__PS, CYREG_PRT0_PS
.set WIZ_RDY__SHIFT, 1

/* WIZ_RST */
.set WIZ_RST__0__DM__MASK, 0x1C0
.set WIZ_RST__0__DM__SHIFT, 6
.set WIZ_RST__0__DR, CYREG_PRT0_DR
.set WIZ_RST__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_RST__0__HSIOM_MASK, 0x00000F00
.set WIZ_RST__0__HSIOM_SHIFT, 8
.set WIZ_RST__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RST__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RST__0__MASK, 0x04
.set WIZ_RST__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RST__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RST__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RST__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RST__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RST__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RST__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RST__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RST__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RST__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RST__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RST__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RST__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RST__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RST__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RST__0__PC, CYREG_PRT0_PC
.set WIZ_RST__0__PC2, CYREG_PRT0_PC2
.set WIZ_RST__0__PORT, 0
.set WIZ_RST__0__PS, CYREG_PRT0_PS
.set WIZ_RST__0__SHIFT, 2
.set WIZ_RST__DR, CYREG_PRT0_DR
.set WIZ_RST__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RST__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RST__MASK, 0x04
.set WIZ_RST__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RST__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RST__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RST__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RST__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RST__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RST__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RST__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RST__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RST__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RST__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RST__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RST__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RST__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RST__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RST__PC, CYREG_PRT0_PC
.set WIZ_RST__PC2, CYREG_PRT0_PC2
.set WIZ_RST__PORT, 0
.set WIZ_RST__PS, CYREG_PRT0_PS
.set WIZ_RST__SHIFT, 2

/* Clock_pwm */
.set Clock_pwm__DIVIDER_MASK, 0x0000FFFF
.set Clock_pwm__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_pwm__ENABLE_MASK, 0x80000000
.set Clock_pwm__MASK, 0x80000000
.set Clock_pwm__REGISTER, CYREG_CLK_DIVIDER_C00

/* baseAzimuth */
.set baseAzimuth__0__DM__MASK, 0x1C0
.set baseAzimuth__0__DM__SHIFT, 6
.set baseAzimuth__0__DR, CYREG_PRT1_DR
.set baseAzimuth__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set baseAzimuth__0__HSIOM_MASK, 0x00000F00
.set baseAzimuth__0__HSIOM_SHIFT, 8
.set baseAzimuth__0__INTCFG, CYREG_PRT1_INTCFG
.set baseAzimuth__0__INTSTAT, CYREG_PRT1_INTSTAT
.set baseAzimuth__0__MASK, 0x04
.set baseAzimuth__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set baseAzimuth__0__OUT_SEL_SHIFT, 4
.set baseAzimuth__0__OUT_SEL_VAL, 2
.set baseAzimuth__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set baseAzimuth__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set baseAzimuth__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set baseAzimuth__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set baseAzimuth__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set baseAzimuth__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set baseAzimuth__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set baseAzimuth__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set baseAzimuth__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set baseAzimuth__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set baseAzimuth__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set baseAzimuth__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set baseAzimuth__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set baseAzimuth__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set baseAzimuth__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set baseAzimuth__0__PC, CYREG_PRT1_PC
.set baseAzimuth__0__PC2, CYREG_PRT1_PC2
.set baseAzimuth__0__PORT, 1
.set baseAzimuth__0__PS, CYREG_PRT1_PS
.set baseAzimuth__0__SHIFT, 2
.set baseAzimuth__DR, CYREG_PRT1_DR
.set baseAzimuth__INTCFG, CYREG_PRT1_INTCFG
.set baseAzimuth__INTSTAT, CYREG_PRT1_INTSTAT
.set baseAzimuth__MASK, 0x04
.set baseAzimuth__PA__CFG0, CYREG_UDB_PA1_CFG0
.set baseAzimuth__PA__CFG1, CYREG_UDB_PA1_CFG1
.set baseAzimuth__PA__CFG10, CYREG_UDB_PA1_CFG10
.set baseAzimuth__PA__CFG11, CYREG_UDB_PA1_CFG11
.set baseAzimuth__PA__CFG12, CYREG_UDB_PA1_CFG12
.set baseAzimuth__PA__CFG13, CYREG_UDB_PA1_CFG13
.set baseAzimuth__PA__CFG14, CYREG_UDB_PA1_CFG14
.set baseAzimuth__PA__CFG2, CYREG_UDB_PA1_CFG2
.set baseAzimuth__PA__CFG3, CYREG_UDB_PA1_CFG3
.set baseAzimuth__PA__CFG4, CYREG_UDB_PA1_CFG4
.set baseAzimuth__PA__CFG5, CYREG_UDB_PA1_CFG5
.set baseAzimuth__PA__CFG6, CYREG_UDB_PA1_CFG6
.set baseAzimuth__PA__CFG7, CYREG_UDB_PA1_CFG7
.set baseAzimuth__PA__CFG8, CYREG_UDB_PA1_CFG8
.set baseAzimuth__PA__CFG9, CYREG_UDB_PA1_CFG9
.set baseAzimuth__PC, CYREG_PRT1_PC
.set baseAzimuth__PC2, CYREG_PRT1_PC2
.set baseAzimuth__PORT, 1
.set baseAzimuth__PS, CYREG_PRT1_PS
.set baseAzimuth__SHIFT, 2

/* Clock_counter */
.set Clock_counter__DIVIDER_MASK, 0x0000FFFF
.set Clock_counter__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_counter__ENABLE_MASK, 0x80000000
.set Clock_counter__MASK, 0x80000000
.set Clock_counter__REGISTER, CYREG_CLK_DIVIDER_B00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
