Test case 100

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = cac65bb8
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=10111000000000001100011011001010
    Iverilog=10111000010110111100011011001010
    CXXRTL=10111000010110111100011011001010
    CXXSLG=10111000010110111100011011001010
    CXXSLG_SV2V=10111000010110111100011011001010
    Xcelium=10111000010110111100011011001010
