Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  1 09:42:46 2022
| Host         : DESKTOP-8JBS5CB running 64-bit major release  (build 9200)
| Command      : report_drc -file ContPrim_drc_opted.rpt -pb ContPrim_drc_opted.pb -rpx ContPrim_drc_opted.rpx
| Design       : ContPrim
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_ContPrim
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+------------------+-------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                 | Violations |
+-------------+------------------+-------------------------------------------------------------+------------+
| UCIO-1      | Critical Warning | Unconstrained Logical Port                                  | 1          |
| PLHOLDVIO-2 | Warning          | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning          | PS7 block required                                          | 1          |
+-------------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
UCIO-1#1 Critical Warning
Unconstrained Logical Port  
1 out of 8 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: clk.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT utt0/cuenta[24]_i_2 is driving clock pin of 29 cells. This could lead to large hold time violations. Involved cells are:
utt0/cuenta_reg[0], utt0/cuenta_reg[10], utt0/cuenta_reg[11], utt0/cuenta_reg[12], utt0/cuenta_reg[13], utt0/cuenta_reg[14], utt0/cuenta_reg[15], utt0/cuenta_reg[16], utt0/cuenta_reg[17], utt0/cuenta_reg[18], utt0/cuenta_reg[19], utt0/cuenta_reg[1], utt0/cuenta_reg[20], utt0/cuenta_reg[21], utt0/cuenta_reg[22] (the first 15 of 29 listed)
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


