-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Apr  2 13:53:24 2020
-- Host        : Steven-Win10-2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_dkong_system_wrapper_0_0/dkong_dkong_system_wrapper_0_0_sim_netlist.vhdl
-- Design      : dkong_dkong_system_wrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_fakedma is
  port (
    wrn_d : out STD_LOGIC;
    rdn_d : out STD_LOGIC;
    \dma_slave_bus[dslave]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_n_0 : out STD_LOGIC;
    \r__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \first_last__0\ : out STD_LOGIC;
    \dma_mode_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_master_bus[rdn]\ : out STD_LOGIC;
    \dma_master_bus[wrn]\ : out STD_LOGIC;
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 0 to 0 );
    \htiming_reg[1]\ : out STD_LOGIC;
    rst_n_1 : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \htiming_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \m_obus_reg[dmaster][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_reg[5]_0\ : out STD_LOGIC;
    first_last_reg_0 : out STD_LOGIC;
    \htiming_reg[1]_1\ : out STD_LOGIC;
    \m_obus_reg[addr][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \htiming_reg[1]_2\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    m_obus : out STD_LOGIC;
    \dma_mode_reg[1][1]_0\ : out STD_LOGIC;
    \dma_addr_reg[3][0]_0\ : in STD_LOGIC;
    cpu_clk_rise : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    \slave_shared_master_bus[wrn]\ : in STD_LOGIC;
    \slave_shared_master_bus[rdn]\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]_0\ : in STD_LOGIC;
    dma_cnt : in STD_LOGIC;
    \dma_cnt_reg[2][13]_0\ : in STD_LOGIC;
    \dma_cnt_reg[3][13]_0\ : in STD_LOGIC;
    \dma_mode_reg[1][1]_1\ : in STD_LOGIC;
    first_last_reg_1 : in STD_LOGIC;
    \dma_mode_reg[0][1]_0\ : in STD_LOGIC;
    \m_obus_reg[rdn]_0\ : in STD_LOGIC;
    \m_obus_reg[wrn]_0\ : in STD_LOGIC;
    busrq_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpuclk_d : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \dma_addr_reg[0][15]_0\ : in STD_LOGIC;
    \dma_addr_reg[3][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    \dma_addr_reg[0][7]_0\ : in STD_LOGIC;
    \master_out[addr]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dma_addr_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dma_addr_reg[2][7]_1\ : in STD_LOGIC;
    cpu_wr : in STD_LOGIC;
    cpu_rd : in STD_LOGIC;
    \dma_addr_reg[1][15]_0\ : in STD_LOGIC;
    \state_reg[0]_2\ : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dma_addr_reg[3][15]_0\ : in STD_LOGIC;
    \dma_addr_reg[3][15]_1\ : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dma_addr_reg[3][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_value_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_fakedma : entity is "fakedma";
end dkong_dkong_system_wrapper_0_0_fakedma;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_fakedma is
  signal \dma_addr[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \dma_cnt[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][12]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][12]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_7_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][12]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[1][12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2][12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2]_6\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \dma_cnt_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3][12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3]_7\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \dma_cnt_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \dma_cnt_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \^dma_master_bus[rdn]\ : STD_LOGIC;
  signal \^dma_master_bus[wrn]\ : STD_LOGIC;
  signal \^dma_mode_reg[0]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dma_value : STD_LOGIC;
  signal \dma_value[7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_value[7]_i_3_n_0\ : STD_LOGIC;
  signal \dma_value[7]_i_4_n_0\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[7]\ : STD_LOGIC;
  signal drqn : STD_LOGIC;
  signal drqn_i_2_n_0 : STD_LOGIC;
  signal drqn_i_3_n_0 : STD_LOGIC;
  signal drqn_i_4_n_0 : STD_LOGIC;
  signal \^first_last__0\ : STD_LOGIC;
  signal \^first_last_reg_0\ : STD_LOGIC;
  signal \^htiming_reg[1]\ : STD_LOGIC;
  signal \^htiming_reg[1]_0\ : STD_LOGIC;
  signal \^htiming_reg[1]_2\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \m_obus[addr][0]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][10]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][11]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][12]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][13]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][14]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_2_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_3_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_4_n_0\ : STD_LOGIC;
  signal \m_obus[addr][1]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][2]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][3]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[dmaster][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[rdn]_i_6_n_0\ : STD_LOGIC;
  signal \^m_obus_reg[addr][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^m_obus_reg[dmaster][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_drqn : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \p_0_out_inferred__10/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__1_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__2_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__2_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry__2_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__1_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__2_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__2_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry__2_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_7\ : STD_LOGIC;
  signal r : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^r__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rst_n_0\ : STD_LOGIC;
  signal s_obus : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s_obus[dslave][0]_i_10_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_7_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_8_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_9_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_7_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_8_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_9_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_10_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_7_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_8_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_9_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_10_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_11_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_12_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_7_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_8_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_9_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_1_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_1_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_1_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_6_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state[5]_i_1_n_0\ : STD_LOGIC;
  signal \state[6]_i_2_n_0\ : STD_LOGIC;
  signal \state[6]_i_3_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[0]_1\ : STD_LOGIC;
  signal \^state_reg[5]_0\ : STD_LOGIC;
  signal \NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__10/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__10/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_inferred__3/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__3/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_0_out_inferred__9/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__9/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of busrq_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dma_addr[0][15]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dma_addr[0][7]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dma_addr[1][15]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dma_cnt[0][10]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dma_cnt[0][13]_i_6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dma_cnt[0][9]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dma_value[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dma_value[7]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of drqn_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of drqn_i_4 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_obus[addr][0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_obus[addr][10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_obus[addr][11]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_obus[addr][12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_obus[addr][13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_obus[addr][14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_obus[addr][15]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_obus[addr][15]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_obus[addr][1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_obus[addr][2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_obus[addr][3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_obus[addr][4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_obus[addr][5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_obus[addr][6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_obus[addr][7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_obus[addr][8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_obus[addr][9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_obus[rdn]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_obus[rdn]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \s_obus[dslave][3]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state[6]_i_2\ : label is "soft_lutpair7";
begin
  \dma_master_bus[rdn]\ <= \^dma_master_bus[rdn]\;
  \dma_master_bus[wrn]\ <= \^dma_master_bus[wrn]\;
  \dma_mode_reg[0]_8\(0) <= \^dma_mode_reg[0]_8\(0);
  \first_last__0\ <= \^first_last__0\;
  first_last_reg_0 <= \^first_last_reg_0\;
  \htiming_reg[1]\ <= \^htiming_reg[1]\;
  \htiming_reg[1]_0\ <= \^htiming_reg[1]_0\;
  \htiming_reg[1]_2\ <= \^htiming_reg[1]_2\;
  \m_obus_reg[addr][15]_0\(15 downto 0) <= \^m_obus_reg[addr][15]_0\(15 downto 0);
  \m_obus_reg[dmaster][7]_0\(7 downto 0) <= \^m_obus_reg[dmaster][7]_0\(7 downto 0);
  \r__0\(0) <= \^r__0\(0);
  rst_n_0 <= \^rst_n_0\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[0]_1\ <= \^state_reg[0]_1\;
  \state_reg[5]_0\ <= \^state_reg[5]_0\;
busrq_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => \m_obus[addr][15]_i_4_n_0\,
      I2 => Q(0),
      I3 => cpuclk_d,
      O => \^htiming_reg[1]_0\
    );
busrq_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => busrq_reg_0,
      Q => debug_cpu_sig(0),
      R => '0'
    );
\dma_addr[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B800B8FF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(0),
      I3 => \^state_reg[5]_0\,
      I4 => \dma_addr_reg_n_0_[0][0]\,
      O => \dma_addr[0][0]_i_1_n_0\
    );
\dma_addr[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(2),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(2),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__1_n_6\,
      O => \dma_addr[0][10]_i_1_n_0\
    );
\dma_addr[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(3),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__1_n_5\,
      O => \dma_addr[0][11]_i_1_n_0\
    );
\dma_addr[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(4),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(4),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__1_n_4\,
      O => \dma_addr[0][12]_i_1_n_0\
    );
\dma_addr[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(5),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(5),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__2_n_7\,
      O => \dma_addr[0][13]_i_1_n_0\
    );
\dma_addr[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(6),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(6),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__2_n_6\,
      O => \dma_addr[0][14]_i_1_n_0\
    );
\dma_addr[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => drqn,
      I1 => \dma_addr[0][15]_i_3_n_0\,
      I2 => cpuclk_d,
      I3 => Q(0),
      I4 => \dma_addr_reg[0][7]_0\,
      I5 => \dma_addr[0][15]_i_5_n_0\,
      O => \dma_addr[0][15]_i_1_n_0\
    );
\dma_addr[0][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(7),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(7),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__2_n_5\,
      O => \dma_addr[0][15]_i_2_n_0\
    );
\dma_addr[0][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => drqn_i_4_n_0,
      I3 => state(6),
      I4 => state(0),
      I5 => state(1),
      O => \dma_addr[0][15]_i_3_n_0\
    );
\dma_addr[0][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => \^first_last__0\,
      O => \dma_addr[0][15]_i_5_n_0\
    );
\dma_addr[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(1),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(1),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry_n_7\,
      O => \dma_addr[0][1]_i_1_n_0\
    );
\dma_addr[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(2),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(2),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry_n_6\,
      O => \dma_addr[0][2]_i_1_n_0\
    );
\dma_addr[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(3),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry_n_5\,
      O => \dma_addr[0][3]_i_1_n_0\
    );
\dma_addr[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(4),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(4),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry_n_4\,
      O => \dma_addr[0][4]_i_1_n_0\
    );
\dma_addr[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(5),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(5),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__0_n_7\,
      O => \dma_addr[0][5]_i_1_n_0\
    );
\dma_addr[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(6),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(6),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__0_n_6\,
      O => \dma_addr[0][6]_i_1_n_0\
    );
\dma_addr[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => drqn,
      I1 => \dma_addr[0][15]_i_3_n_0\,
      I2 => cpuclk_d,
      I3 => Q(0),
      I4 => \dma_addr_reg[0][7]_0\,
      I5 => \^first_last_reg_0\,
      O => \dma_addr[0][7]_i_1_n_0\
    );
\dma_addr[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(7),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(7),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__0_n_5\,
      O => \dma_addr[0][7]_i_2_n_0\
    );
\dma_addr[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => \^first_last__0\,
      O => \^first_last_reg_0\
    );
\dma_addr[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(0),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__0_n_4\,
      O => \dma_addr[0][8]_i_1_n_0\
    );
\dma_addr[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(1),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(1),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__9/i__carry__1_n_7\,
      O => \dma_addr[0][9]_i_1_n_0\
    );
\dma_addr[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B800B8FF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(0),
      I3 => \^state_reg[5]_0\,
      I4 => \dma_addr_reg_n_0_[1][0]\,
      O => \dma_addr[1][0]_i_1_n_0\
    );
\dma_addr[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(2),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(2),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__1_n_6\,
      O => \dma_addr[1][10]_i_1_n_0\
    );
\dma_addr[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(3),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__1_n_5\,
      O => \dma_addr[1][11]_i_1_n_0\
    );
\dma_addr[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(4),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(4),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__1_n_4\,
      O => \dma_addr[1][12]_i_1_n_0\
    );
\dma_addr[1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(5),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(5),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__2_n_7\,
      O => \dma_addr[1][13]_i_1_n_0\
    );
\dma_addr[1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(6),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(6),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__2_n_6\,
      O => \dma_addr[1][14]_i_1_n_0\
    );
\dma_addr[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAEAEAAAEA"
    )
        port map (
      I0 => \^htiming_reg[1]\,
      I1 => \dma_addr_reg[1][15]_0\,
      I2 => \dma_addr[0][15]_i_5_n_0\,
      I3 => \dma_addr_reg[2][7]_0\(1),
      I4 => \dma_addr_reg[0][15]_0\,
      I5 => \^m_obus_reg[addr][15]_0\(3),
      O => \dma_addr[1][15]_i_1_n_0\
    );
\dma_addr[1][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(7),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(7),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__2_n_5\,
      O => \dma_addr[1][15]_i_2_n_0\
    );
\dma_addr[1][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(0),
      I1 => cpuclk_d,
      I2 => \dma_addr[0][15]_i_3_n_0\,
      I3 => drqn,
      O => \^htiming_reg[1]\
    );
\dma_addr[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(1),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(1),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry_n_7\,
      O => \dma_addr[1][1]_i_1_n_0\
    );
\dma_addr[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(2),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(2),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry_n_6\,
      O => \dma_addr[1][2]_i_1_n_0\
    );
\dma_addr[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(3),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry_n_5\,
      O => \dma_addr[1][3]_i_1_n_0\
    );
\dma_addr[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(4),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(4),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry_n_4\,
      O => \dma_addr[1][4]_i_1_n_0\
    );
\dma_addr[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(5),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(5),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__0_n_7\,
      O => \dma_addr[1][5]_i_1_n_0\
    );
\dma_addr[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(6),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(6),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__0_n_6\,
      O => \dma_addr[1][6]_i_1_n_0\
    );
\dma_addr[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEAEAAAAAAAA"
    )
        port map (
      I0 => \^htiming_reg[1]\,
      I1 => \^first_last_reg_0\,
      I2 => \dma_addr_reg[2][7]_0\(1),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \^m_obus_reg[addr][15]_0\(3),
      I5 => \dma_addr_reg[1][15]_0\,
      O => \dma_addr[1][7]_i_1_n_0\
    );
\dma_addr[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(7),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(7),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__0_n_5\,
      O => \dma_addr[1][7]_i_2_n_0\
    );
\dma_addr[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(0),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__0_n_4\,
      O => \dma_addr[1][8]_i_1_n_0\
    );
\dma_addr[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(1),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(1),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__10/i__carry__1_n_7\,
      O => \dma_addr[1][9]_i_1_n_0\
    );
\dma_addr[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[2][7]_0\(1),
      I3 => \^state_reg[5]_0\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg[2][7]_1\,
      O => \dma_addr[2][15]_i_1_n_0\
    );
\dma_addr[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004700"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[2][7]_0\(1),
      I3 => \^state_reg[5]_0\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg[2][7]_1\,
      O => \dma_addr[2][7]_i_1_n_0\
    );
\dma_addr[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B800B8FF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(0),
      I3 => \^state_reg[5]_0\,
      I4 => \dma_addr_reg_n_0_[3][0]\,
      O => \dma_addr[3][0]_i_1_n_0\
    );
\dma_addr[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \dma_addr[3][15]_i_2_n_0\,
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \master_out[addr]\(3),
      I4 => \master_out[addr]\(0),
      I5 => \master_out[addr]\(1),
      O => \dma_addr[3][15]_i_1_n_0\
    );
\dma_addr[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080800A008A80"
    )
        port map (
      I0 => \^htiming_reg[1]_2\,
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[2][7]_0\(0),
      I4 => \^dma_master_bus[wrn]\,
      I5 => cpu_wr,
      O => \dma_addr[3][15]_i_2_n_0\
    );
\dma_addr[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(1),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(1),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__12/i__carry_n_7\,
      O => \dma_addr[3][1]_i_1_n_0\
    );
\dma_addr[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(2),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(2),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__12/i__carry_n_6\,
      O => \dma_addr[3][2]_i_1_n_0\
    );
\dma_addr[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(3),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__12/i__carry_n_5\,
      O => \dma_addr[3][3]_i_1_n_0\
    );
\dma_addr[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(4),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(4),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__12/i__carry_n_4\,
      O => \dma_addr[3][4]_i_1_n_0\
    );
\dma_addr[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(5),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(5),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__12/i__carry__0_n_7\,
      O => \dma_addr[3][5]_i_1_n_0\
    );
\dma_addr[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(6),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(6),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__12/i__carry__0_n_6\,
      O => \dma_addr[3][6]_i_1_n_0\
    );
\dma_addr[3][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(7),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(7),
      I3 => \^state_reg[5]_0\,
      I4 => \p_0_out_inferred__12/i__carry__0_n_5\,
      O => \dma_addr[3][7]_i_2_n_0\
    );
\dma_addr_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][0]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][0]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][10]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][10]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][11]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][11]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][12]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][12]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][13]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][13]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][14]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][14]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][15]_i_2_n_0\,
      Q => \dma_addr_reg_n_0_[0][15]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][1]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][1]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][2]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][2]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][3]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][3]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][4]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][4]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][5]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][5]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][6]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][6]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][7]_i_2_n_0\,
      Q => \dma_addr_reg_n_0_[0][7]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][8]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][8]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][9]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[0][9]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][0]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][0]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][10]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][10]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][11]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][11]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][12]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][12]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][13]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][13]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][14]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][14]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][15]_i_2_n_0\,
      Q => \dma_addr_reg_n_0_[1][15]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][1]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][1]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][2]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][2]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][3]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][3]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][4]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][4]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][5]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][5]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][6]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][6]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][7]_i_2_n_0\,
      Q => \dma_addr_reg_n_0_[1][7]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][8]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][8]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][9]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[1][9]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(0),
      Q => \dma_addr_reg_n_0_[2][0]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(2),
      Q => \dma_addr_reg_n_0_[2][10]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(3),
      Q => \dma_addr_reg_n_0_[2][11]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(4),
      Q => \dma_addr_reg_n_0_[2][12]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(5),
      Q => \dma_addr_reg_n_0_[2][13]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(6),
      Q => \dma_addr_reg_n_0_[2][14]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(7),
      Q => \dma_addr_reg_n_0_[2][15]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(1),
      Q => \dma_addr_reg_n_0_[2][1]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(2),
      Q => \dma_addr_reg_n_0_[2][2]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(3),
      Q => \dma_addr_reg_n_0_[2][3]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(4),
      Q => \dma_addr_reg_n_0_[2][4]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(5),
      Q => \dma_addr_reg_n_0_[2][5]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(6),
      Q => \dma_addr_reg_n_0_[2][6]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][7]_i_1_n_0\,
      D => D(7),
      Q => \dma_addr_reg_n_0_[2][7]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(0),
      Q => \dma_addr_reg_n_0_[2][8]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[2][15]_i_1_n_0\,
      D => D(1),
      Q => \dma_addr_reg_n_0_[2][9]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][0]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][0]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(2),
      Q => \dma_addr_reg_n_0_[3][10]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(3),
      Q => \dma_addr_reg_n_0_[3][11]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(4),
      Q => \dma_addr_reg_n_0_[3][12]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(5),
      Q => \dma_addr_reg_n_0_[3][13]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(6),
      Q => \dma_addr_reg_n_0_[3][14]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(7),
      Q => \dma_addr_reg_n_0_[3][15]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][1]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][1]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][2]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][2]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][3]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][3]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][4]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][4]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][5]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][5]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][6]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][6]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr_reg[3][0]_1\(0),
      D => \dma_addr[3][7]_i_2_n_0\,
      Q => \dma_addr_reg_n_0_[3][7]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(0),
      Q => \dma_addr_reg_n_0_[3][8]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_addr_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => D(1),
      Q => \dma_addr_reg_n_0_[3][9]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFE200E2FF"
    )
        port map (
      I0 => \dma_addr_reg[3][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \^state_reg[5]_0\,
      I4 => \dma_cnt_reg_n_0_[0][0]\,
      I5 => \^first_last__0\,
      O => \dma_cnt[0][0]_i_1_n_0\
    );
\dma_cnt[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \master_out[dmaster]\(2),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][10]\,
      I4 => p_0_in(10),
      O => \dma_cnt[0][10]_i_1_n_0\
    );
\dma_cnt[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \master_out[dmaster]\(3),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][11]\,
      I4 => p_0_in(11),
      O => \dma_cnt[0][11]_i_1_n_0\
    );
\dma_cnt[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CACAC"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][12]\,
      I1 => p_0_in(12),
      I2 => \^state_reg[5]_0\,
      I3 => \master_out[dmaster]\(4),
      I4 => \^first_last__0\,
      O => \dma_cnt[0][12]_i_1_n_0\
    );
\dma_cnt[0][13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAF0AA"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \master_out[dmaster]\(5),
      I2 => \dma_cnt_reg_n_0_[0][13]\,
      I3 => \^state_reg[5]_0\,
      I4 => \^first_last__0\,
      O => \dma_cnt[0][13]_i_2_n_0\
    );
\dma_cnt[0][13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => Q(0),
      I1 => cpuclk_d,
      I2 => \dma_addr[0][15]_i_3_n_0\,
      I3 => drqn,
      O => \htiming_reg[1]_1\
    );
\dma_cnt[0][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \dma_addr_reg[3][15]_0\,
      I1 => state(5),
      I2 => state(4),
      I3 => state(1),
      I4 => \dma_cnt[0][13]_i_6_n_0\,
      I5 => \dma_addr_reg[3][15]_1\,
      O => \^state_reg[5]_0\
    );
\dma_cnt[0][13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(6),
      O => \dma_cnt[0][13]_i_6_n_0\
    );
\dma_cnt[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF2FE020"
    )
        port map (
      I0 => \master_out[dmaster]\(1),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][1]\,
      I4 => p_0_in(1),
      O => \dma_cnt[0][1]_i_1_n_0\
    );
\dma_cnt[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF2FE020"
    )
        port map (
      I0 => \master_out[dmaster]\(2),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][2]\,
      I4 => p_0_in(2),
      O => \dma_cnt[0][2]_i_1_n_0\
    );
\dma_cnt[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF2FE020"
    )
        port map (
      I0 => \master_out[dmaster]\(3),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][3]\,
      I4 => p_0_in(3),
      O => \dma_cnt[0][3]_i_1_n_0\
    );
\dma_cnt[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF2FE020"
    )
        port map (
      I0 => \master_out[dmaster]\(4),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][4]\,
      I4 => p_0_in(4),
      O => \dma_cnt[0][4]_i_1_n_0\
    );
\dma_cnt[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \master_out[dmaster]\(5),
      I2 => \dma_cnt_reg_n_0_[0][5]\,
      I3 => \^state_reg[5]_0\,
      I4 => \^first_last__0\,
      O => \dma_cnt[0][5]_i_1_n_0\
    );
\dma_cnt[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF2FE020"
    )
        port map (
      I0 => \master_out[dmaster]\(6),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][6]\,
      I4 => p_0_in(6),
      O => \dma_cnt[0][6]_i_1_n_0\
    );
\dma_cnt[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF2FE020"
    )
        port map (
      I0 => \master_out[dmaster]\(7),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][7]\,
      I4 => p_0_in(7),
      O => \dma_cnt[0][7]_i_1_n_0\
    );
\dma_cnt[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \master_out[dmaster]\(0),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][8]\,
      I4 => p_0_in(8),
      O => \dma_cnt[0][8]_i_1_n_0\
    );
\dma_cnt[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \master_out[dmaster]\(1),
      I1 => \^first_last__0\,
      I2 => \^state_reg[5]_0\,
      I3 => \dma_cnt_reg_n_0_[0][9]\,
      I4 => p_0_in(9),
      O => \dma_cnt[0][9]_i_1_n_0\
    );
\dma_cnt[1][0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      O => \dma_cnt[1][0]_i_3_n_0\
    );
\dma_cnt[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => r(3),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][0]_i_4_n_0\
    );
\dma_cnt[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(2),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => r(2),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][0]_i_5_n_0\
    );
\dma_cnt[1][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(1),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => r(1),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][0]_i_6_n_0\
    );
\dma_cnt[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => r(0),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][0]_i_7_n_0\
    );
\dma_cnt[1][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD500008A80FFFF"
    )
        port map (
      I0 => \^first_last__0\,
      I1 => \^m_obus_reg[dmaster][7]_0\(5),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[3][7]_0\(5),
      I4 => \^state_reg[5]_0\,
      I5 => r(13),
      O => \dma_cnt[1][12]_i_2_n_0\
    );
\dma_cnt[1][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8000000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(4),
      I1 => \state_reg[1]_0\,
      I2 => \dma_addr_reg[3][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => r(12),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][12]_i_3_n_0\
    );
\dma_cnt[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(7),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(7),
      I3 => \^first_last__0\,
      I4 => r(7),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][4]_i_2_n_0\
    );
\dma_cnt[1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(6),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(6),
      I3 => \^first_last__0\,
      I4 => r(6),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][4]_i_3_n_0\
    );
\dma_cnt[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(5),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(5),
      I3 => \^first_last__0\,
      I4 => r(5),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][4]_i_4_n_0\
    );
\dma_cnt[1][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B80000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(4),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => r(4),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][4]_i_5_n_0\
    );
\dma_cnt[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8000000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(3),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => r(11),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][8]_i_2_n_0\
    );
\dma_cnt[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8000000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(2),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => r(10),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][8]_i_3_n_0\
    );
\dma_cnt[1][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8000000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(1),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => r(9),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][8]_i_4_n_0\
    );
\dma_cnt[1][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8000000FFFF"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][7]_0\(0),
      I1 => \dma_addr_reg[0][15]_0\,
      I2 => \dma_addr_reg[3][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => r(8),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[1][8]_i_5_n_0\
    );
\dma_cnt[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(3),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(3),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][0]_i_3_n_0\
    );
\dma_cnt[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(2),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(2),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][0]_i_4_n_0\
    );
\dma_cnt[2][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(1),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(1),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][0]_i_5_n_0\
    );
\dma_cnt[2][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(0),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(0),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][0]_i_6_n_0\
    );
\dma_cnt[2][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD500008A80FFFF"
    )
        port map (
      I0 => \^first_last__0\,
      I1 => \^m_obus_reg[dmaster][7]_0\(5),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[3][7]_0\(5),
      I4 => \^state_reg[5]_0\,
      I5 => \dma_cnt_reg[2]_6\(13),
      O => \dma_cnt[2][12]_i_2_n_0\
    );
\dma_cnt[2][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(12),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \state_reg[1]_0\,
      I4 => \dma_addr_reg[3][7]_0\(4),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][12]_i_3_n_0\
    );
\dma_cnt[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(7),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(7),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][4]_i_2_n_0\
    );
\dma_cnt[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(6),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(6),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][4]_i_3_n_0\
    );
\dma_cnt[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(5),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(5),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][4]_i_4_n_0\
    );
\dma_cnt[2][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(4),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(4),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][4]_i_5_n_0\
    );
\dma_cnt[2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(11),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(3),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][8]_i_2_n_0\
    );
\dma_cnt[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(10),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(2),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][8]_i_3_n_0\
    );
\dma_cnt[2][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(9),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(1),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][8]_i_4_n_0\
    );
\dma_cnt[2][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(8),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(0),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[2][8]_i_5_n_0\
    );
\dma_cnt[3][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(3),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(3),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][0]_i_4_n_0\
    );
\dma_cnt[3][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(2),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(2),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][0]_i_5_n_0\
    );
\dma_cnt[3][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(1),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(1),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][0]_i_6_n_0\
    );
\dma_cnt[3][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(0),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(0),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][0]_i_7_n_0\
    );
\dma_cnt[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD500008A80FFFF"
    )
        port map (
      I0 => \^first_last__0\,
      I1 => \^m_obus_reg[dmaster][7]_0\(5),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[3][7]_0\(5),
      I4 => \^state_reg[5]_0\,
      I5 => \dma_cnt_reg[3]_7\(13),
      O => \dma_cnt[3][12]_i_2_n_0\
    );
\dma_cnt[3][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(12),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \state_reg[1]_0\,
      I4 => \dma_addr_reg[3][7]_0\(4),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][12]_i_3_n_0\
    );
\dma_cnt[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(7),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(7),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][4]_i_2_n_0\
    );
\dma_cnt[3][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(6),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(6),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][4]_i_3_n_0\
    );
\dma_cnt[3][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(5),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(5),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][4]_i_4_n_0\
    );
\dma_cnt[3][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88855555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(4),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(4),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][4]_i_5_n_0\
    );
\dma_cnt[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(11),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(3),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][8]_i_2_n_0\
    );
\dma_cnt[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(10),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(2),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][8]_i_3_n_0\
    );
\dma_cnt[3][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(9),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(1),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][8]_i_4_n_0\
    );
\dma_cnt[3][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22255555555"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(8),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \dma_addr_reg[3][7]_0\(0),
      I5 => \^state_reg[5]_0\,
      O => \dma_cnt[3][8]_i_5_n_0\
    );
\dma_cnt_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][0]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][0]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][10]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][10]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][11]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][11]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][12]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][12]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][13]_i_2_n_0\,
      Q => \dma_cnt_reg_n_0_[0][13]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][1]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][1]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][2]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][2]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][3]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][3]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][4]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][4]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][5]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][5]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][6]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][6]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][7]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][7]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][8]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][8]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_cnt[0][9]_i_1_n_0\,
      Q => \dma_cnt_reg_n_0_[0][9]\,
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_7\,
      Q => r(0),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[1][0]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[1][0]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[1][0]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[1][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[1][0]_i_2_n_4\,
      O(2) => \dma_cnt_reg[1][0]_i_2_n_5\,
      O(1) => \dma_cnt_reg[1][0]_i_2_n_6\,
      O(0) => \dma_cnt_reg[1][0]_i_2_n_7\,
      S(3) => \dma_cnt[1][0]_i_4_n_0\,
      S(2) => \dma_cnt[1][0]_i_5_n_0\,
      S(1) => \dma_cnt[1][0]_i_6_n_0\,
      S(0) => \dma_cnt[1][0]_i_7_n_0\
    );
\dma_cnt_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_5\,
      Q => r(10),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_4\,
      Q => r(11),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][12]_i_1_n_7\,
      Q => r(12),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[1][8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_cnt_reg[1][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3 downto 2) => \NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dma_cnt_reg[1][12]_i_1_n_6\,
      O(0) => \dma_cnt_reg[1][12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dma_cnt[1][12]_i_2_n_0\,
      S(0) => \dma_cnt[1][12]_i_3_n_0\
    );
\dma_cnt_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][12]_i_1_n_6\,
      Q => r(13),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_6\,
      Q => r(1),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_5\,
      Q => r(2),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_4\,
      Q => r(3),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_7\,
      Q => r(4),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[1][0]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[1][4]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[1][4]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[1][4]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[1][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[1][4]_i_1_n_4\,
      O(2) => \dma_cnt_reg[1][4]_i_1_n_5\,
      O(1) => \dma_cnt_reg[1][4]_i_1_n_6\,
      O(0) => \dma_cnt_reg[1][4]_i_1_n_7\,
      S(3) => \dma_cnt[1][4]_i_2_n_0\,
      S(2) => \dma_cnt[1][4]_i_3_n_0\,
      S(1) => \dma_cnt[1][4]_i_4_n_0\,
      S(0) => \dma_cnt[1][4]_i_5_n_0\
    );
\dma_cnt_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_6\,
      Q => r(5),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_5\,
      Q => r(6),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_4\,
      Q => r(7),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_7\,
      Q => r(8),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[1][4]_i_1_n_0\,
      CO(3) => \dma_cnt_reg[1][8]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[1][8]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[1][8]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[1][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[1][8]_i_1_n_4\,
      O(2) => \dma_cnt_reg[1][8]_i_1_n_5\,
      O(1) => \dma_cnt_reg[1][8]_i_1_n_6\,
      O(0) => \dma_cnt_reg[1][8]_i_1_n_7\,
      S(3) => \dma_cnt[1][8]_i_2_n_0\,
      S(2) => \dma_cnt[1][8]_i_3_n_0\,
      S(1) => \dma_cnt[1][8]_i_4_n_0\,
      S(0) => \dma_cnt[1][8]_i_5_n_0\
    );
\dma_cnt_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_6\,
      Q => r(9),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_7\,
      Q => \dma_cnt_reg[2]_6\(0),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[2][0]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[2][0]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[2][0]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[2][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[2][0]_i_2_n_4\,
      O(2) => \dma_cnt_reg[2][0]_i_2_n_5\,
      O(1) => \dma_cnt_reg[2][0]_i_2_n_6\,
      O(0) => \dma_cnt_reg[2][0]_i_2_n_7\,
      S(3) => \dma_cnt[2][0]_i_3_n_0\,
      S(2) => \dma_cnt[2][0]_i_4_n_0\,
      S(1) => \dma_cnt[2][0]_i_5_n_0\,
      S(0) => \dma_cnt[2][0]_i_6_n_0\
    );
\dma_cnt_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_5\,
      Q => \dma_cnt_reg[2]_6\(10),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_4\,
      Q => \dma_cnt_reg[2]_6\(11),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][12]_i_1_n_7\,
      Q => \dma_cnt_reg[2]_6\(12),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[2][8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_cnt_reg[2][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3 downto 2) => \NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dma_cnt_reg[2][12]_i_1_n_6\,
      O(0) => \dma_cnt_reg[2][12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dma_cnt[2][12]_i_2_n_0\,
      S(0) => \dma_cnt[2][12]_i_3_n_0\
    );
\dma_cnt_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][12]_i_1_n_6\,
      Q => \dma_cnt_reg[2]_6\(13),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_6\,
      Q => \dma_cnt_reg[2]_6\(1),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_5\,
      Q => \dma_cnt_reg[2]_6\(2),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_4\,
      Q => \dma_cnt_reg[2]_6\(3),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_7\,
      Q => \dma_cnt_reg[2]_6\(4),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[2][0]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[2][4]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[2][4]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[2][4]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[2][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[2][4]_i_1_n_4\,
      O(2) => \dma_cnt_reg[2][4]_i_1_n_5\,
      O(1) => \dma_cnt_reg[2][4]_i_1_n_6\,
      O(0) => \dma_cnt_reg[2][4]_i_1_n_7\,
      S(3) => \dma_cnt[2][4]_i_2_n_0\,
      S(2) => \dma_cnt[2][4]_i_3_n_0\,
      S(1) => \dma_cnt[2][4]_i_4_n_0\,
      S(0) => \dma_cnt[2][4]_i_5_n_0\
    );
\dma_cnt_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_6\,
      Q => \dma_cnt_reg[2]_6\(5),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_5\,
      Q => \dma_cnt_reg[2]_6\(6),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_4\,
      Q => \dma_cnt_reg[2]_6\(7),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_7\,
      Q => \dma_cnt_reg[2]_6\(8),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[2][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[2][4]_i_1_n_0\,
      CO(3) => \dma_cnt_reg[2][8]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[2][8]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[2][8]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[2][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[2][8]_i_1_n_4\,
      O(2) => \dma_cnt_reg[2][8]_i_1_n_5\,
      O(1) => \dma_cnt_reg[2][8]_i_1_n_6\,
      O(0) => \dma_cnt_reg[2][8]_i_1_n_7\,
      S(3) => \dma_cnt[2][8]_i_2_n_0\,
      S(2) => \dma_cnt[2][8]_i_3_n_0\,
      S(1) => \dma_cnt[2][8]_i_4_n_0\,
      S(0) => \dma_cnt[2][8]_i_5_n_0\
    );
\dma_cnt_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[2][13]_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_6\,
      Q => \dma_cnt_reg[2]_6\(9),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_7\,
      Q => \dma_cnt_reg[3]_7\(0),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[3][0]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[3][0]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[3][0]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[3][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[3][0]_i_2_n_4\,
      O(2) => \dma_cnt_reg[3][0]_i_2_n_5\,
      O(1) => \dma_cnt_reg[3][0]_i_2_n_6\,
      O(0) => \dma_cnt_reg[3][0]_i_2_n_7\,
      S(3) => \dma_cnt[3][0]_i_4_n_0\,
      S(2) => \dma_cnt[3][0]_i_5_n_0\,
      S(1) => \dma_cnt[3][0]_i_6_n_0\,
      S(0) => \dma_cnt[3][0]_i_7_n_0\
    );
\dma_cnt_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_5\,
      Q => \dma_cnt_reg[3]_7\(10),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_4\,
      Q => \dma_cnt_reg[3]_7\(11),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][12]_i_1_n_7\,
      Q => \dma_cnt_reg[3]_7\(12),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[3][8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_cnt_reg[3][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3 downto 2) => \NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dma_cnt_reg[3][12]_i_1_n_6\,
      O(0) => \dma_cnt_reg[3][12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dma_cnt[3][12]_i_2_n_0\,
      S(0) => \dma_cnt[3][12]_i_3_n_0\
    );
\dma_cnt_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][12]_i_1_n_6\,
      Q => \dma_cnt_reg[3]_7\(13),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_6\,
      Q => \dma_cnt_reg[3]_7\(1),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_5\,
      Q => \dma_cnt_reg[3]_7\(2),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_4\,
      Q => \dma_cnt_reg[3]_7\(3),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_7\,
      Q => \dma_cnt_reg[3]_7\(4),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[3][0]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[3][4]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[3][4]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[3][4]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[3][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[3][4]_i_1_n_4\,
      O(2) => \dma_cnt_reg[3][4]_i_1_n_5\,
      O(1) => \dma_cnt_reg[3][4]_i_1_n_6\,
      O(0) => \dma_cnt_reg[3][4]_i_1_n_7\,
      S(3) => \dma_cnt[3][4]_i_2_n_0\,
      S(2) => \dma_cnt[3][4]_i_3_n_0\,
      S(1) => \dma_cnt[3][4]_i_4_n_0\,
      S(0) => \dma_cnt[3][4]_i_5_n_0\
    );
\dma_cnt_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_6\,
      Q => \dma_cnt_reg[3]_7\(5),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_5\,
      Q => \dma_cnt_reg[3]_7\(6),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_4\,
      Q => \dma_cnt_reg[3]_7\(7),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_7\,
      Q => \dma_cnt_reg[3]_7\(8),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_cnt_reg[3][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[3][4]_i_1_n_0\,
      CO(3) => \dma_cnt_reg[3][8]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[3][8]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[3][8]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[3][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[1][0]_i_3_n_0\,
      DI(2) => \dma_cnt[1][0]_i_3_n_0\,
      DI(1) => \dma_cnt[1][0]_i_3_n_0\,
      DI(0) => \dma_cnt[1][0]_i_3_n_0\,
      O(3) => \dma_cnt_reg[3][8]_i_1_n_4\,
      O(2) => \dma_cnt_reg[3][8]_i_1_n_5\,
      O(1) => \dma_cnt_reg[3][8]_i_1_n_6\,
      O(0) => \dma_cnt_reg[3][8]_i_1_n_7\,
      S(3) => \dma_cnt[3][8]_i_2_n_0\,
      S(2) => \dma_cnt[3][8]_i_3_n_0\,
      S(1) => \dma_cnt[3][8]_i_4_n_0\,
      S(0) => \dma_cnt[3][8]_i_5_n_0\
    );
\dma_cnt_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt_reg[3][13]_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_6\,
      Q => \dma_cnt_reg[3]_7\(9),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_mode_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \dma_mode_reg[0][1]_0\,
      Q => \^dma_mode_reg[0]_8\(0),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_mode_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \dma_mode_reg[1][1]_1\,
      Q => \^r__0\(0),
      R => \dma_addr_reg[3][0]_0\
    );
\dma_value[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000888"
    )
        port map (
      I0 => \dma_value[7]_i_2_n_0\,
      I1 => \dma_value[7]_i_3_n_0\,
      I2 => \^r__0\(0),
      I3 => drqn,
      I4 => \^dma_mode_reg[0]_8\(0),
      O => dma_value
    );
\dma_value[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => \m_obus[addr][15]_i_3_n_0\,
      I1 => \state[2]_i_2_n_0\,
      I2 => state(2),
      I3 => \state[6]_i_3_n_0\,
      I4 => state(6),
      O => \dma_value[7]_i_2_n_0\
    );
\dma_value[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state(5),
      I1 => state(4),
      I2 => state(3),
      I3 => \dma_value[7]_i_4_n_0\,
      I4 => rst_n,
      I5 => cpu_clk_rise,
      O => \dma_value[7]_i_3_n_0\
    );
\dma_value[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(6),
      I1 => \state[6]_i_3_n_0\,
      O => \dma_value[7]_i_4_n_0\
    );
\dma_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(0),
      Q => \dma_value_reg_n_0_[0]\,
      R => '0'
    );
\dma_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(1),
      Q => \dma_value_reg_n_0_[1]\,
      R => '0'
    );
\dma_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(2),
      Q => \dma_value_reg_n_0_[2]\,
      R => '0'
    );
\dma_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(3),
      Q => \dma_value_reg_n_0_[3]\,
      R => '0'
    );
\dma_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(4),
      Q => \dma_value_reg_n_0_[4]\,
      R => '0'
    );
\dma_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(5),
      Q => \dma_value_reg_n_0_[5]\,
      R => '0'
    );
\dma_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(6),
      Q => \dma_value_reg_n_0_[6]\,
      R => '0'
    );
\dma_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(7),
      Q => \dma_value_reg_n_0_[7]\,
      R => '0'
    );
drqn_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drqn_i_2_n_0,
      O => next_drqn
    );
drqn_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFBF"
    )
        port map (
      I0 => drqn_i_3_n_0,
      I1 => drqn_i_4_n_0,
      I2 => state(6),
      I3 => state(0),
      I4 => state(1),
      I5 => drqn,
      O => drqn_i_2_n_0
    );
drqn_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => drqn_i_3_n_0
    );
drqn_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(5),
      I1 => state(4),
      O => drqn_i_4_n_0
    );
drqn_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => next_drqn,
      Q => drqn,
      R => \dma_addr_reg[3][0]_0\
    );
first_last_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => first_last_reg_1,
      Q => \^first_last__0\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][8]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][7]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][6]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][5]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][12]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][11]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][10]\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][9]\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][13]\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][4]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][3]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][2]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][1]\,
      O => \i__carry_i_4_n_0\
    );
\m_obus[addr][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][0]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][0]\,
      O => \m_obus[addr][0]_i_1_n_0\
    );
\m_obus[addr][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][10]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][10]\,
      O => \m_obus[addr][10]_i_1_n_0\
    );
\m_obus[addr][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][11]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][11]\,
      O => \m_obus[addr][11]_i_1_n_0\
    );
\m_obus[addr][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][12]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][12]\,
      O => \m_obus[addr][12]_i_1_n_0\
    );
\m_obus[addr][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][13]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][13]\,
      O => \m_obus[addr][13]_i_1_n_0\
    );
\m_obus[addr][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][14]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][14]\,
      O => \m_obus[addr][14]_i_1_n_0\
    );
\m_obus[addr][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \m_obus[addr][15]_i_3_n_0\,
      I1 => \m_obus[addr][15]_i_4_n_0\,
      I2 => Q(0),
      I3 => cpuclk_d,
      I4 => rst_n,
      I5 => \state[2]_i_2_n_0\,
      O => \m_obus[addr][15]_i_1_n_0\
    );
\m_obus[addr][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][15]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][15]\,
      O => \m_obus[addr][15]_i_2_n_0\
    );
\m_obus[addr][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^state_reg[0]_1\,
      O => \m_obus[addr][15]_i_3_n_0\
    );
\m_obus[addr][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F000F000E0"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => \state[6]_i_3_n_0\,
      I3 => state(6),
      I4 => state(4),
      I5 => state(5),
      O => \m_obus[addr][15]_i_4_n_0\
    );
\m_obus[addr][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][1]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][1]\,
      O => \m_obus[addr][1]_i_1_n_0\
    );
\m_obus[addr][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][2]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][2]\,
      O => \m_obus[addr][2]_i_1_n_0\
    );
\m_obus[addr][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][3]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][3]\,
      O => \m_obus[addr][3]_i_1_n_0\
    );
\m_obus[addr][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][4]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][4]\,
      O => \m_obus[addr][4]_i_1_n_0\
    );
\m_obus[addr][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][5]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][5]\,
      O => \m_obus[addr][5]_i_1_n_0\
    );
\m_obus[addr][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][6]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][6]\,
      O => \m_obus[addr][6]_i_1_n_0\
    );
\m_obus[addr][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][7]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][7]\,
      O => \m_obus[addr][7]_i_1_n_0\
    );
\m_obus[addr][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][8]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][8]\,
      O => \m_obus[addr][8]_i_1_n_0\
    );
\m_obus[addr][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[0][9]\,
      I1 => drqn_i_2_n_0,
      I2 => \dma_addr_reg_n_0_[1][9]\,
      O => \m_obus[addr][9]_i_1_n_0\
    );
\m_obus[dmaster][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \dma_value[7]_i_2_n_0\,
      I1 => \dma_value[7]_i_3_n_0\,
      I2 => \^r__0\(0),
      I3 => drqn,
      I4 => \^dma_mode_reg[0]_8\(0),
      O => \m_obus[dmaster][7]_i_1_n_0\
    );
\m_obus[rdn]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => \^state_reg[0]_0\,
      I2 => \state[6]_i_2_n_0\,
      I3 => \state[4]_i_1_n_0\,
      I4 => state(2),
      I5 => \^state_reg[0]_1\,
      O => \state_reg[2]_0\
    );
\m_obus[rdn]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => \dma_value[7]_i_4_n_0\,
      I3 => \m_obus[rdn]_i_6_n_0\,
      I4 => \state[2]_i_2_n_0\,
      I5 => \m_obus[addr][15]_i_3_n_0\,
      O => m_obus
    );
\m_obus[rdn]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^r__0\(0),
      I1 => drqn,
      I2 => \^dma_mode_reg[0]_8\(0),
      O => \dma_mode_reg[1][1]_0\
    );
\m_obus[rdn]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^htiming_reg[1]_0\,
      I2 => \^state_reg[0]_1\,
      I3 => rst_n,
      O => rst_n_1
    );
\m_obus[rdn]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => state(4),
      I1 => state(5),
      I2 => \state[6]_i_3_n_0\,
      I3 => state(6),
      O => \m_obus[rdn]_i_6_n_0\
    );
\m_obus_reg[addr][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][0]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(0),
      R => '0'
    );
\m_obus_reg[addr][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][10]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(10),
      R => '0'
    );
\m_obus_reg[addr][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][11]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(11),
      R => '0'
    );
\m_obus_reg[addr][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][12]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(12),
      R => '0'
    );
\m_obus_reg[addr][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][13]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(13),
      R => '0'
    );
\m_obus_reg[addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][14]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(14),
      R => '0'
    );
\m_obus_reg[addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][15]_i_2_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(15),
      R => '0'
    );
\m_obus_reg[addr][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][1]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(1),
      R => '0'
    );
\m_obus_reg[addr][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][2]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(2),
      R => '0'
    );
\m_obus_reg[addr][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][3]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(3),
      R => '0'
    );
\m_obus_reg[addr][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][4]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(4),
      R => '0'
    );
\m_obus_reg[addr][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][5]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(5),
      R => '0'
    );
\m_obus_reg[addr][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][6]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(6),
      R => '0'
    );
\m_obus_reg[addr][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][7]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(7),
      R => '0'
    );
\m_obus_reg[addr][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][8]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(8),
      R => '0'
    );
\m_obus_reg[addr][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][9]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(9),
      R => '0'
    );
\m_obus_reg[dmaster][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[0]\,
      Q => \^m_obus_reg[dmaster][7]_0\(0),
      R => '0'
    );
\m_obus_reg[dmaster][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[1]\,
      Q => \^m_obus_reg[dmaster][7]_0\(1),
      R => '0'
    );
\m_obus_reg[dmaster][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[2]\,
      Q => \^m_obus_reg[dmaster][7]_0\(2),
      R => '0'
    );
\m_obus_reg[dmaster][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[3]\,
      Q => \^m_obus_reg[dmaster][7]_0\(3),
      R => '0'
    );
\m_obus_reg[dmaster][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[4]\,
      Q => \^m_obus_reg[dmaster][7]_0\(4),
      R => '0'
    );
\m_obus_reg[dmaster][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[5]\,
      Q => \^m_obus_reg[dmaster][7]_0\(5),
      R => '0'
    );
\m_obus_reg[dmaster][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[6]\,
      Q => \^m_obus_reg[dmaster][7]_0\(6),
      R => '0'
    );
\m_obus_reg[dmaster][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[7]\,
      Q => \^m_obus_reg[dmaster][7]_0\(7),
      R => '0'
    );
\m_obus_reg[rdn]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \m_obus_reg[rdn]_0\,
      Q => \^dma_master_bus[rdn]\,
      R => '0'
    );
\m_obus_reg[wrn]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \m_obus_reg[wrn]_0\,
      Q => \^dma_master_bus[wrn]\,
      R => '0'
    );
\p_0_out_inferred__10/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__10/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__10/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__10/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__10/i__carry_n_3\,
      CYINIT => \dma_addr_reg_n_0_[1][0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__10/i__carry_n_4\,
      O(2) => \p_0_out_inferred__10/i__carry_n_5\,
      O(1) => \p_0_out_inferred__10/i__carry_n_6\,
      O(0) => \p_0_out_inferred__10/i__carry_n_7\,
      S(3) => \dma_addr_reg_n_0_[1][4]\,
      S(2) => \dma_addr_reg_n_0_[1][3]\,
      S(1) => \dma_addr_reg_n_0_[1][2]\,
      S(0) => \dma_addr_reg_n_0_[1][1]\
    );
\p_0_out_inferred__10/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__10/i__carry_n_0\,
      CO(3) => \p_0_out_inferred__10/i__carry__0_n_0\,
      CO(2) => \p_0_out_inferred__10/i__carry__0_n_1\,
      CO(1) => \p_0_out_inferred__10/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__10/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__10/i__carry__0_n_4\,
      O(2) => \p_0_out_inferred__10/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__10/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__10/i__carry__0_n_7\,
      S(3) => \dma_addr_reg_n_0_[1][8]\,
      S(2) => \dma_addr_reg_n_0_[1][7]\,
      S(1) => \dma_addr_reg_n_0_[1][6]\,
      S(0) => \dma_addr_reg_n_0_[1][5]\
    );
\p_0_out_inferred__10/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__10/i__carry__0_n_0\,
      CO(3) => \p_0_out_inferred__10/i__carry__1_n_0\,
      CO(2) => \p_0_out_inferred__10/i__carry__1_n_1\,
      CO(1) => \p_0_out_inferred__10/i__carry__1_n_2\,
      CO(0) => \p_0_out_inferred__10/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__10/i__carry__1_n_4\,
      O(2) => \p_0_out_inferred__10/i__carry__1_n_5\,
      O(1) => \p_0_out_inferred__10/i__carry__1_n_6\,
      O(0) => \p_0_out_inferred__10/i__carry__1_n_7\,
      S(3) => \dma_addr_reg_n_0_[1][12]\,
      S(2) => \dma_addr_reg_n_0_[1][11]\,
      S(1) => \dma_addr_reg_n_0_[1][10]\,
      S(0) => \dma_addr_reg_n_0_[1][9]\
    );
\p_0_out_inferred__10/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__10/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_p_0_out_inferred__10/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_inferred__10/i__carry__2_n_2\,
      CO(0) => \p_0_out_inferred__10/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_p_0_out_inferred__10/i__carry__2_O_UNCONNECTED\(3),
      O(2) => \p_0_out_inferred__10/i__carry__2_n_5\,
      O(1) => \p_0_out_inferred__10/i__carry__2_n_6\,
      O(0) => \p_0_out_inferred__10/i__carry__2_n_7\,
      S(3) => '0',
      S(2) => \dma_addr_reg_n_0_[1][15]\,
      S(1) => \dma_addr_reg_n_0_[1][14]\,
      S(0) => \dma_addr_reg_n_0_[1][13]\
    );
\p_0_out_inferred__12/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__12/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__12/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__12/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__12/i__carry_n_3\,
      CYINIT => \dma_addr_reg_n_0_[3][0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__12/i__carry_n_4\,
      O(2) => \p_0_out_inferred__12/i__carry_n_5\,
      O(1) => \p_0_out_inferred__12/i__carry_n_6\,
      O(0) => \p_0_out_inferred__12/i__carry_n_7\,
      S(3) => \dma_addr_reg_n_0_[3][4]\,
      S(2) => \dma_addr_reg_n_0_[3][3]\,
      S(1) => \dma_addr_reg_n_0_[3][2]\,
      S(0) => \dma_addr_reg_n_0_[3][1]\
    );
\p_0_out_inferred__12/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__12/i__carry_n_0\,
      CO(3) => \p_0_out_inferred__12/i__carry__0_n_0\,
      CO(2) => \p_0_out_inferred__12/i__carry__0_n_1\,
      CO(1) => \p_0_out_inferred__12/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__12/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__12/i__carry__0_n_4\,
      O(2) => \p_0_out_inferred__12/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__12/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__12/i__carry__0_n_7\,
      S(3) => \dma_addr_reg_n_0_[3][8]\,
      S(2) => \dma_addr_reg_n_0_[3][7]\,
      S(1) => \dma_addr_reg_n_0_[3][6]\,
      S(0) => \dma_addr_reg_n_0_[3][5]\
    );
\p_0_out_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__3/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__3/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__3/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__3/i__carry_n_3\,
      CYINIT => \dma_cnt_reg_n_0_[0][0]\,
      DI(3) => \dma_cnt_reg_n_0_[0][4]\,
      DI(2) => \dma_cnt_reg_n_0_[0][3]\,
      DI(1) => \dma_cnt_reg_n_0_[0][2]\,
      DI(0) => \dma_cnt_reg_n_0_[0][1]\,
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\p_0_out_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__3/i__carry_n_0\,
      CO(3) => \p_0_out_inferred__3/i__carry__0_n_0\,
      CO(2) => \p_0_out_inferred__3/i__carry__0_n_1\,
      CO(1) => \p_0_out_inferred__3/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt_reg_n_0_[0][8]\,
      DI(2) => \dma_cnt_reg_n_0_[0][7]\,
      DI(1) => \dma_cnt_reg_n_0_[0][6]\,
      DI(0) => \dma_cnt_reg_n_0_[0][5]\,
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\p_0_out_inferred__3/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__3/i__carry__0_n_0\,
      CO(3) => \p_0_out_inferred__3/i__carry__1_n_0\,
      CO(2) => \p_0_out_inferred__3/i__carry__1_n_1\,
      CO(1) => \p_0_out_inferred__3/i__carry__1_n_2\,
      CO(0) => \p_0_out_inferred__3/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt_reg_n_0_[0][12]\,
      DI(2) => \dma_cnt_reg_n_0_[0][11]\,
      DI(1) => \dma_cnt_reg_n_0_[0][10]\,
      DI(0) => \dma_cnt_reg_n_0_[0][9]\,
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\p_0_out_inferred__3/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__3/i__carry__1_n_0\,
      CO(3 downto 0) => \NLW_p_0_out_inferred__3/i__carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_0_out_inferred__3/i__carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(13),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__2_i_1_n_0\
    );
\p_0_out_inferred__9/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__9/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__9/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__9/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__9/i__carry_n_3\,
      CYINIT => \dma_addr_reg_n_0_[0][0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__9/i__carry_n_4\,
      O(2) => \p_0_out_inferred__9/i__carry_n_5\,
      O(1) => \p_0_out_inferred__9/i__carry_n_6\,
      O(0) => \p_0_out_inferred__9/i__carry_n_7\,
      S(3) => \dma_addr_reg_n_0_[0][4]\,
      S(2) => \dma_addr_reg_n_0_[0][3]\,
      S(1) => \dma_addr_reg_n_0_[0][2]\,
      S(0) => \dma_addr_reg_n_0_[0][1]\
    );
\p_0_out_inferred__9/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__9/i__carry_n_0\,
      CO(3) => \p_0_out_inferred__9/i__carry__0_n_0\,
      CO(2) => \p_0_out_inferred__9/i__carry__0_n_1\,
      CO(1) => \p_0_out_inferred__9/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__9/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__9/i__carry__0_n_4\,
      O(2) => \p_0_out_inferred__9/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__9/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__9/i__carry__0_n_7\,
      S(3) => \dma_addr_reg_n_0_[0][8]\,
      S(2) => \dma_addr_reg_n_0_[0][7]\,
      S(1) => \dma_addr_reg_n_0_[0][6]\,
      S(0) => \dma_addr_reg_n_0_[0][5]\
    );
\p_0_out_inferred__9/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__9/i__carry__0_n_0\,
      CO(3) => \p_0_out_inferred__9/i__carry__1_n_0\,
      CO(2) => \p_0_out_inferred__9/i__carry__1_n_1\,
      CO(1) => \p_0_out_inferred__9/i__carry__1_n_2\,
      CO(0) => \p_0_out_inferred__9/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_0_out_inferred__9/i__carry__1_n_4\,
      O(2) => \p_0_out_inferred__9/i__carry__1_n_5\,
      O(1) => \p_0_out_inferred__9/i__carry__1_n_6\,
      O(0) => \p_0_out_inferred__9/i__carry__1_n_7\,
      S(3) => \dma_addr_reg_n_0_[0][12]\,
      S(2) => \dma_addr_reg_n_0_[0][11]\,
      S(1) => \dma_addr_reg_n_0_[0][10]\,
      S(0) => \dma_addr_reg_n_0_[0][9]\
    );
\p_0_out_inferred__9/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__9/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_p_0_out_inferred__9/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_inferred__9/i__carry__2_n_2\,
      CO(0) => \p_0_out_inferred__9/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_p_0_out_inferred__9/i__carry__2_O_UNCONNECTED\(3),
      O(2) => \p_0_out_inferred__9/i__carry__2_n_5\,
      O(1) => \p_0_out_inferred__9/i__carry__2_n_6\,
      O(0) => \p_0_out_inferred__9/i__carry__2_n_7\,
      S(3) => '0',
      S(2) => \dma_addr_reg_n_0_[0][15]\,
      S(1) => \dma_addr_reg_n_0_[0][14]\,
      S(0) => \dma_addr_reg_n_0_[0][13]\
    );
rdn_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \slave_shared_master_bus[rdn]\,
      Q => rdn_d,
      R => '0'
    );
\s_obus[dslave][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \s_obus[dslave][0]_i_2_n_0\,
      I1 => \^m_obus_reg[addr][15]_0\(3),
      I2 => \dma_addr_reg[0][15]_0\,
      I3 => \dma_addr_reg[2][7]_0\(1),
      I4 => \s_obus[dslave][0]_i_3_n_0\,
      O => s_obus(0)
    );
\s_obus[dslave][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][8]\,
      I1 => \dma_addr_reg_n_0_[2][0]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][8]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][0]\,
      O => \s_obus[dslave][0]_i_10_n_0\
    );
\s_obus[dslave][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][7]\,
      I1 => \dma_cnt_reg_n_0_[0][9]\,
      I2 => \dma_cnt_reg_n_0_[0][8]\,
      I3 => \s_obus[dslave][0]_i_4_n_0\,
      I4 => \s_obus[dslave][0]_i_5_n_0\,
      I5 => \s_obus[dslave][0]_i_6_n_0\,
      O => \s_obus[dslave][0]_i_2_n_0\
    );
\s_obus[dslave][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][0]_i_7_n_0\,
      I1 => \s_obus[dslave][0]_i_8_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][0]_i_9_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][0]_i_10_n_0\,
      O => \s_obus[dslave][0]_i_3_n_0\
    );
\s_obus[dslave][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][13]\,
      I1 => \dma_cnt_reg_n_0_[0][11]\,
      I2 => \dma_cnt_reg_n_0_[0][12]\,
      I3 => \dma_cnt_reg_n_0_[0][10]\,
      O => \s_obus[dslave][0]_i_4_n_0\
    );
\s_obus[dslave][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][5]\,
      I1 => \dma_cnt_reg_n_0_[0][6]\,
      I2 => \dma_cnt_reg_n_0_[0][4]\,
      O => \s_obus[dslave][0]_i_5_n_0\
    );
\s_obus[dslave][0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dma_cnt_reg_n_0_[0][3]\,
      I1 => \dma_cnt_reg_n_0_[0][2]\,
      I2 => \dma_cnt_reg_n_0_[0][0]\,
      I3 => \dma_cnt_reg_n_0_[0][1]\,
      O => \s_obus[dslave][0]_i_6_n_0\
    );
\s_obus[dslave][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(8),
      I1 => \dma_cnt_reg[3]_7\(0),
      I2 => \master_out[addr]\(2),
      I3 => r(8),
      I4 => \^first_last__0\,
      I5 => r(0),
      O => \s_obus[dslave][0]_i_7_n_0\
    );
\s_obus[dslave][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(8),
      I1 => \dma_cnt_reg[2]_6\(0),
      I2 => \master_out[addr]\(2),
      I3 => \dma_cnt_reg_n_0_[0][8]\,
      I4 => \^first_last__0\,
      I5 => \dma_cnt_reg_n_0_[0][0]\,
      O => \s_obus[dslave][0]_i_8_n_0\
    );
\s_obus[dslave][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][8]\,
      I1 => \dma_addr_reg_n_0_[3][0]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][8]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][0]\,
      O => \s_obus[dslave][0]_i_9_n_0\
    );
\s_obus[dslave][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \s_obus[dslave][1]_i_2_n_0\,
      I1 => \^m_obus_reg[addr][15]_0\(3),
      I2 => \dma_addr_reg[0][15]_0\,
      I3 => \dma_addr_reg[2][7]_0\(1),
      I4 => \s_obus[dslave][1]_i_3_n_0\,
      O => s_obus(1)
    );
\s_obus[dslave][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \s_obus[dslave][1]_i_4_n_0\,
      I1 => \s_obus[dslave][1]_i_5_n_0\,
      I2 => r(12),
      I3 => r(8),
      I4 => r(4),
      I5 => r(3),
      O => \s_obus[dslave][1]_i_2_n_0\
    );
\s_obus[dslave][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][1]_i_6_n_0\,
      I1 => \s_obus[dslave][1]_i_7_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][1]_i_8_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][1]_i_9_n_0\,
      O => \s_obus[dslave][1]_i_3_n_0\
    );
\s_obus[dslave][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r(1),
      I1 => r(0),
      I2 => r(7),
      I3 => r(10),
      I4 => r(2),
      I5 => r(11),
      O => \s_obus[dslave][1]_i_4_n_0\
    );
\s_obus[dslave][1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r(6),
      I1 => r(5),
      I2 => r(13),
      I3 => r(9),
      O => \s_obus[dslave][1]_i_5_n_0\
    );
\s_obus[dslave][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(9),
      I1 => \dma_cnt_reg[3]_7\(1),
      I2 => \master_out[addr]\(2),
      I3 => r(9),
      I4 => \^first_last__0\,
      I5 => r(1),
      O => \s_obus[dslave][1]_i_6_n_0\
    );
\s_obus[dslave][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(9),
      I1 => \dma_cnt_reg[2]_6\(1),
      I2 => \master_out[addr]\(2),
      I3 => \dma_cnt_reg_n_0_[0][9]\,
      I4 => \^first_last__0\,
      I5 => \dma_cnt_reg_n_0_[0][1]\,
      O => \s_obus[dslave][1]_i_7_n_0\
    );
\s_obus[dslave][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][9]\,
      I1 => \dma_addr_reg_n_0_[3][1]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][9]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][1]\,
      O => \s_obus[dslave][1]_i_8_n_0\
    );
\s_obus[dslave][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][9]\,
      I1 => \dma_addr_reg_n_0_[2][1]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][9]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][1]\,
      O => \s_obus[dslave][1]_i_9_n_0\
    );
\s_obus[dslave][2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(10),
      I1 => \dma_cnt_reg[2]_6\(9),
      I2 => \dma_cnt_reg[2]_6\(8),
      I3 => \dma_cnt_reg[2]_6\(7),
      O => \s_obus[dslave][2]_i_10_n_0\
    );
\s_obus[dslave][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][2]_i_4_n_0\,
      I1 => \s_obus[dslave][2]_i_5_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][2]_i_6_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][2]_i_7_n_0\,
      O => \s_obus[dslave][2]_i_2_n_0\
    );
\s_obus[dslave][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \s_obus[dslave][2]_i_8_n_0\,
      I1 => \dma_cnt_reg[2]_6\(5),
      I2 => \dma_cnt_reg[2]_6\(4),
      I3 => \dma_cnt_reg[2]_6\(6),
      I4 => \s_obus[dslave][2]_i_9_n_0\,
      I5 => \s_obus[dslave][2]_i_10_n_0\,
      O => \s_obus[dslave][2]_i_3_n_0\
    );
\s_obus[dslave][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(10),
      I1 => \dma_cnt_reg[3]_7\(2),
      I2 => \master_out[addr]\(2),
      I3 => r(10),
      I4 => \^first_last__0\,
      I5 => r(2),
      O => \s_obus[dslave][2]_i_4_n_0\
    );
\s_obus[dslave][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(10),
      I1 => \dma_cnt_reg[2]_6\(2),
      I2 => \master_out[addr]\(2),
      I3 => \dma_cnt_reg_n_0_[0][10]\,
      I4 => \^first_last__0\,
      I5 => \dma_cnt_reg_n_0_[0][2]\,
      O => \s_obus[dslave][2]_i_5_n_0\
    );
\s_obus[dslave][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][10]\,
      I1 => \dma_addr_reg_n_0_[3][2]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][10]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][2]\,
      O => \s_obus[dslave][2]_i_6_n_0\
    );
\s_obus[dslave][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][10]\,
      I1 => \dma_addr_reg_n_0_[2][2]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][10]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][2]\,
      O => \s_obus[dslave][2]_i_7_n_0\
    );
\s_obus[dslave][2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(3),
      I1 => \dma_cnt_reg[2]_6\(2),
      I2 => \dma_cnt_reg[2]_6\(1),
      I3 => \dma_cnt_reg[2]_6\(0),
      O => \s_obus[dslave][2]_i_8_n_0\
    );
\s_obus[dslave][2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(12),
      I1 => \dma_cnt_reg[2]_6\(13),
      I2 => \dma_cnt_reg[2]_6\(11),
      O => \s_obus[dslave][2]_i_9_n_0\
    );
\s_obus[dslave][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008880800000000"
    )
        port map (
      I0 => \^htiming_reg[1]_2\,
      I1 => rst_n,
      I2 => cpu_rd,
      I3 => \dma_addr_reg[0][15]_0\,
      I4 => \^dma_master_bus[rdn]\,
      I5 => \^state_reg[5]_0\,
      O => \^rst_n_0\
    );
\s_obus[dslave][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(3),
      I1 => \dma_cnt_reg[3]_7\(2),
      I2 => \dma_cnt_reg[3]_7\(1),
      I3 => \dma_cnt_reg[3]_7\(0),
      O => \s_obus[dslave][3]_i_10_n_0\
    );
\s_obus[dslave][3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(12),
      I1 => \dma_cnt_reg[3]_7\(13),
      I2 => \dma_cnt_reg[3]_7\(11),
      O => \s_obus[dslave][3]_i_11_n_0\
    );
\s_obus[dslave][3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(8),
      I1 => \dma_cnt_reg[3]_7\(7),
      I2 => \dma_cnt_reg[3]_7\(10),
      I3 => \dma_cnt_reg[3]_7\(9),
      O => \s_obus[dslave][3]_i_12_n_0\
    );
\s_obus[dslave][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C08"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => Q(0),
      I2 => cpuclk_d,
      I3 => \dma_addr[0][15]_i_3_n_0\,
      O => \^htiming_reg[1]_2\
    );
\s_obus[dslave][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][3]_i_6_n_0\,
      I1 => \s_obus[dslave][3]_i_7_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][3]_i_8_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][3]_i_9_n_0\,
      O => \s_obus[dslave][3]_i_4_n_0\
    );
\s_obus[dslave][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \s_obus[dslave][3]_i_10_n_0\,
      I1 => \dma_cnt_reg[3]_7\(5),
      I2 => \dma_cnt_reg[3]_7\(4),
      I3 => \dma_cnt_reg[3]_7\(6),
      I4 => \s_obus[dslave][3]_i_11_n_0\,
      I5 => \s_obus[dslave][3]_i_12_n_0\,
      O => \s_obus[dslave][3]_i_5_n_0\
    );
\s_obus[dslave][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(11),
      I1 => \dma_cnt_reg[3]_7\(3),
      I2 => \master_out[addr]\(2),
      I3 => r(11),
      I4 => \^first_last__0\,
      I5 => r(3),
      O => \s_obus[dslave][3]_i_6_n_0\
    );
\s_obus[dslave][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(11),
      I1 => \dma_cnt_reg[2]_6\(3),
      I2 => \master_out[addr]\(2),
      I3 => \dma_cnt_reg_n_0_[0][11]\,
      I4 => \^first_last__0\,
      I5 => \dma_cnt_reg_n_0_[0][3]\,
      O => \s_obus[dslave][3]_i_7_n_0\
    );
\s_obus[dslave][3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][11]\,
      I1 => \dma_addr_reg_n_0_[3][3]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][11]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][3]\,
      O => \s_obus[dslave][3]_i_8_n_0\
    );
\s_obus[dslave][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][11]\,
      I1 => \dma_addr_reg_n_0_[2][3]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][11]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][3]\,
      O => \s_obus[dslave][3]_i_9_n_0\
    );
\s_obus[dslave][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][4]_i_2_n_0\,
      I1 => \s_obus[dslave][4]_i_3_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][4]_i_4_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][4]_i_5_n_0\,
      O => \s_obus[dslave][4]_i_1_n_0\
    );
\s_obus[dslave][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(12),
      I1 => \dma_cnt_reg[3]_7\(4),
      I2 => \master_out[addr]\(2),
      I3 => r(12),
      I4 => \^first_last__0\,
      I5 => r(4),
      O => \s_obus[dslave][4]_i_2_n_0\
    );
\s_obus[dslave][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(12),
      I1 => \dma_cnt_reg[2]_6\(4),
      I2 => \master_out[addr]\(2),
      I3 => \dma_cnt_reg_n_0_[0][12]\,
      I4 => \^first_last__0\,
      I5 => \dma_cnt_reg_n_0_[0][4]\,
      O => \s_obus[dslave][4]_i_3_n_0\
    );
\s_obus[dslave][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][12]\,
      I1 => \dma_addr_reg_n_0_[3][4]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][12]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][4]\,
      O => \s_obus[dslave][4]_i_4_n_0\
    );
\s_obus[dslave][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][12]\,
      I1 => \dma_addr_reg_n_0_[2][4]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][12]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][4]\,
      O => \s_obus[dslave][4]_i_5_n_0\
    );
\s_obus[dslave][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][5]_i_2_n_0\,
      I1 => \s_obus[dslave][5]_i_3_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][5]_i_4_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][5]_i_5_n_0\,
      O => \s_obus[dslave][5]_i_1_n_0\
    );
\s_obus[dslave][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(13),
      I1 => \dma_cnt_reg[3]_7\(5),
      I2 => \master_out[addr]\(2),
      I3 => r(13),
      I4 => \^first_last__0\,
      I5 => r(5),
      O => \s_obus[dslave][5]_i_2_n_0\
    );
\s_obus[dslave][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(13),
      I1 => \dma_cnt_reg[2]_6\(5),
      I2 => \master_out[addr]\(2),
      I3 => \dma_cnt_reg_n_0_[0][13]\,
      I4 => \^first_last__0\,
      I5 => \dma_cnt_reg_n_0_[0][5]\,
      O => \s_obus[dslave][5]_i_3_n_0\
    );
\s_obus[dslave][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][13]\,
      I1 => \dma_addr_reg_n_0_[3][5]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][13]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][5]\,
      O => \s_obus[dslave][5]_i_4_n_0\
    );
\s_obus[dslave][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][13]\,
      I1 => \dma_addr_reg_n_0_[2][5]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][13]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][5]\,
      O => \s_obus[dslave][5]_i_5_n_0\
    );
\s_obus[dslave][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][6]_i_2_n_0\,
      I1 => \s_obus[dslave][6]_i_3_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][6]_i_4_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][6]_i_5_n_0\,
      O => \s_obus[dslave][6]_i_1_n_0\
    );
\s_obus[dslave][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABF8A80"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(6),
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[2][7]_0\(0),
      I4 => r(6),
      I5 => \^first_last__0\,
      O => \s_obus[dslave][6]_i_2_n_0\
    );
\s_obus[dslave][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABF8A80"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(6),
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[2][7]_0\(0),
      I4 => \dma_cnt_reg_n_0_[0][6]\,
      I5 => \^first_last__0\,
      O => \s_obus[dslave][6]_i_3_n_0\
    );
\s_obus[dslave][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][14]\,
      I1 => \dma_addr_reg_n_0_[3][6]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][14]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][6]\,
      O => \s_obus[dslave][6]_i_4_n_0\
    );
\s_obus[dslave][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][14]\,
      I1 => \dma_addr_reg_n_0_[2][6]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][14]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][6]\,
      O => \s_obus[dslave][6]_i_5_n_0\
    );
\s_obus[dslave][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_3_n_0\,
      I1 => \s_obus[dslave][7]_i_4_n_0\,
      I2 => \master_out[addr]\(0),
      I3 => \s_obus[dslave][7]_i_5_n_0\,
      I4 => \master_out[addr]\(1),
      I5 => \s_obus[dslave][7]_i_6_n_0\,
      O => \s_obus[dslave][7]_i_2_n_0\
    );
\s_obus[dslave][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABF8A80"
    )
        port map (
      I0 => \dma_cnt_reg[3]_7\(7),
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[2][7]_0\(0),
      I4 => r(7),
      I5 => \^first_last__0\,
      O => \s_obus[dslave][7]_i_3_n_0\
    );
\s_obus[dslave][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABF8A80"
    )
        port map (
      I0 => \dma_cnt_reg[2]_6\(7),
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \state_reg[1]_0\,
      I3 => \dma_addr_reg[2][7]_0\(0),
      I4 => \dma_cnt_reg_n_0_[0][7]\,
      I5 => \^first_last__0\,
      O => \s_obus[dslave][7]_i_4_n_0\
    );
\s_obus[dslave][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][15]\,
      I1 => \dma_addr_reg_n_0_[3][7]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[1][15]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[1][7]\,
      O => \s_obus[dslave][7]_i_5_n_0\
    );
\s_obus[dslave][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[2][15]\,
      I1 => \dma_addr_reg_n_0_[2][7]\,
      I2 => \master_out[addr]\(2),
      I3 => \dma_addr_reg_n_0_[0][15]\,
      I4 => \^first_last__0\,
      I5 => \dma_addr_reg_n_0_[0][7]\,
      O => \s_obus[dslave][7]_i_6_n_0\
    );
\s_obus_reg[dslave][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => s_obus(0),
      Q => \dma_slave_bus[dslave]\(0),
      R => '0'
    );
\s_obus_reg[dslave][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => s_obus(1),
      Q => \dma_slave_bus[dslave]\(1),
      R => '0'
    );
\s_obus_reg[dslave][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => s_obus(2),
      Q => \dma_slave_bus[dslave]\(2),
      R => '0'
    );
\s_obus_reg[dslave][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_obus[dslave][2]_i_2_n_0\,
      I1 => \s_obus[dslave][2]_i_3_n_0\,
      O => s_obus(2),
      S => \master_out[addr]\(3)
    );
\s_obus_reg[dslave][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => s_obus(3),
      Q => \dma_slave_bus[dslave]\(3),
      R => '0'
    );
\s_obus_reg[dslave][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_obus[dslave][3]_i_4_n_0\,
      I1 => \s_obus[dslave][3]_i_5_n_0\,
      O => s_obus(3),
      S => \master_out[addr]\(3)
    );
\s_obus_reg[dslave][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => \s_obus[dslave][4]_i_1_n_0\,
      Q => \dma_slave_bus[dslave]\(4),
      R => \s_obus_reg[dslave][7]_0\
    );
\s_obus_reg[dslave][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => \s_obus[dslave][5]_i_1_n_0\,
      Q => \dma_slave_bus[dslave]\(5),
      R => \s_obus_reg[dslave][7]_0\
    );
\s_obus_reg[dslave][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => \s_obus[dslave][6]_i_1_n_0\,
      Q => \dma_slave_bus[dslave]\(6),
      R => \s_obus_reg[dslave][7]_0\
    );
\s_obus_reg[dslave][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^rst_n_0\,
      D => \s_obus[dslave][7]_i_2_n_0\,
      Q => \dma_slave_bus[dslave]\(7),
      R => \s_obus_reg[dslave][7]_0\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FF0200"
    )
        port map (
      I0 => state(0),
      I1 => \state[1]_i_2_n_0\,
      I2 => state(6),
      I3 => \state[6]_i_3_n_0\,
      I4 => \state[0]_i_2_n_0\,
      O => \^state_reg[0]_1\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFFFFFFFFF"
    )
        port map (
      I0 => drqn_i_2_n_0,
      I1 => \s_obus[dslave][1]_i_2_n_0\,
      I2 => \s_obus[dslave][0]_i_2_n_0\,
      I3 => drqn,
      I4 => \dma_addr[0][15]_i_3_n_0\,
      I5 => \state_reg[0]_2\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000F00080"
    )
        port map (
      I0 => state(0),
      I1 => \state[1]_i_2_n_0\,
      I2 => \state[6]_i_3_n_0\,
      I3 => state(6),
      I4 => state(1),
      I5 => \state_reg[1]_0\,
      O => \^state_reg[0]_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \s_obus[dslave][1]_i_2_n_0\,
      I1 => drqn,
      I2 => \s_obus[dslave][0]_i_2_n_0\,
      I3 => \state_reg[1]_1\,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAAAAA"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \state[6]_i_3_n_0\,
      I2 => state(6),
      I3 => state(1),
      I4 => \state_reg[1]_0\,
      O => \state[2]_i_2_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(2),
      I1 => \state[6]_i_3_n_0\,
      I2 => state(6),
      O => \state[3]_i_1_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(3),
      I1 => \state[6]_i_3_n_0\,
      I2 => state(6),
      O => \state[4]_i_1_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => state(6),
      I1 => \state[6]_i_3_n_0\,
      I2 => state(5),
      I3 => state(4),
      I4 => cpu_wait,
      O => \state[5]_i_1_n_0\
    );
\state[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => state(6),
      I1 => \state[6]_i_3_n_0\,
      I2 => state(5),
      I3 => state(4),
      I4 => cpu_wait,
      O => \state[6]_i_2_n_0\
    );
\state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \state[6]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \^state_reg[0]_1\,
      Q => state(0),
      S => \dma_addr_reg[3][0]_0\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \^state_reg[0]_0\,
      Q => state(1),
      R => \dma_addr_reg[3][0]_0\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => \dma_addr_reg[3][0]_0\
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[3]_i_1_n_0\,
      Q => state(3),
      R => \dma_addr_reg[3][0]_0\
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[4]_i_1_n_0\,
      Q => state(4),
      R => \dma_addr_reg[3][0]_0\
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[5]_i_1_n_0\,
      Q => state(5),
      R => \dma_addr_reg[3][0]_0\
    );
\state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[6]_i_2_n_0\,
      Q => state(6),
      R => \dma_addr_reg[3][0]_0\
    );
wrn_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \slave_shared_master_bus[wrn]\,
      Q => wrn_d,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_ram is
  port (
    outreg0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    outreg : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_ram : entity is "ram";
end dkong_dkong_system_wrapper_0_0_ram;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_ram is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/inst/cpu_ram/ram_imp/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 7;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => masterclk,
      CLKBWRCLK => masterclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => outreg0_out(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => mem_reg_0,
      ENBWREN => outreg,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_ram__parameterized0\ is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \htiming_reg[9]\ : out STD_LOGIC;
    masterclk : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_3 : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_5 : in STD_LOGIC;
    mem_reg_6 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mem_reg_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_8 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_ram__parameterized0\ : entity is "ram";
end \dkong_dkong_system_wrapper_0_0_ram__parameterized0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_ram__parameterized0\ is
  signal addr : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^htiming_reg[9]\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "tile/tileram/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 7;
begin
  addra(7 downto 0) <= \^addra\(7 downto 0);
  \htiming_reg[9]\ <= \^htiming_reg[9]\;
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => \^addra\(7 downto 5),
      ADDRARDADDR(10 downto 9) => addr(6 downto 5),
      ADDRARDADDR(8 downto 4) => \^addra\(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => masterclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => mem_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_1,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mem_reg_2(0),
      WEA(0) => mem_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_9(1),
      I2 => \^htiming_reg[9]\,
      I3 => mem_reg_7(2),
      I4 => mem_reg_8,
      I5 => A(2),
      O => addr(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_9(0),
      I2 => \^htiming_reg[9]\,
      I3 => mem_reg_7(1),
      I4 => mem_reg_8,
      I5 => A(1),
      O => addr(5)
    );
prom_2n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_9(4),
      I2 => mem_reg_4(5),
      I3 => mem_reg_5,
      I4 => mem_reg_6(6),
      O => \^addra\(7)
    );
prom_2n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_9(3),
      I2 => mem_reg_4(5),
      I3 => mem_reg_5,
      I4 => mem_reg_6(5),
      O => \^addra\(6)
    );
prom_2n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_9(2),
      I2 => mem_reg_4(5),
      I3 => mem_reg_5,
      I4 => mem_reg_6(4),
      O => \^addra\(5)
    );
prom_2n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_4(4),
      I2 => \^htiming_reg[9]\,
      I3 => mem_reg_7(0),
      I4 => mem_reg_8,
      I5 => A(0),
      O => \^addra\(4)
    );
prom_2n_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_4(3),
      I2 => mem_reg_4(5),
      I3 => mem_reg_5,
      I4 => mem_reg_6(3),
      O => \^addra\(3)
    );
prom_2n_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_4(2),
      I2 => mem_reg_4(5),
      I3 => mem_reg_5,
      I4 => mem_reg_6(2),
      O => \^addra\(2)
    );
prom_2n_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_4(1),
      I2 => mem_reg_4(5),
      I3 => mem_reg_5,
      I4 => mem_reg_6(1),
      O => \^addra\(1)
    );
prom_2n_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_3,
      I1 => mem_reg_4(0),
      I2 => mem_reg_4(5),
      I3 => mem_reg_5,
      I4 => mem_reg_6(0),
      O => \^addra\(0)
    );
prom_2n_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_reg_4(5),
      I1 => mem_reg_5,
      O => \^htiming_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_ram__parameterized0_2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    masterclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[0]\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[0]_0\ : in STD_LOGIC;
    outreg0_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_ram__parameterized0_2\ : entity is "ram";
end \dkong_dkong_system_wrapper_0_0_ram__parameterized0_2\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_ram__parameterized0_2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "sprite/objram/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\debug_dslave[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^d\(0),
      I1 => addra(0),
      I2 => \di_reg_reg[0]\,
      I3 => douta(0),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(0),
      O => mem_reg_0
    );
\debug_dslave[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^d\(1),
      I1 => addra(1),
      I2 => \di_reg_reg[0]\,
      I3 => douta(1),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(1),
      O => mem_reg_1
    );
\debug_dslave[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^d\(2),
      I1 => addra(2),
      I2 => \di_reg_reg[0]\,
      I3 => douta(2),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(2),
      O => mem_reg_2
    );
\debug_dslave[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^d\(3),
      I1 => addra(3),
      I2 => \di_reg_reg[0]\,
      I3 => douta(3),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(3),
      O => mem_reg_3
    );
\debug_dslave[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^d\(4),
      I1 => addra(4),
      I2 => \di_reg_reg[0]\,
      I3 => douta(4),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(4),
      O => mem_reg_4
    );
\debug_dslave[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^d\(5),
      I1 => addra(5),
      I2 => \di_reg_reg[0]\,
      I3 => douta(5),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(5),
      O => mem_reg_5
    );
\debug_dslave[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^d\(6),
      I1 => addra(6),
      I2 => \di_reg_reg[0]\,
      I3 => douta(6),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(6),
      O => mem_reg_6
    );
\debug_dslave[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(7),
      I1 => addra(7),
      I2 => \di_reg_reg[0]\,
      I3 => douta(7),
      I4 => \di_reg_reg[0]_0\,
      I5 => outreg0_out(7),
      O => mem_reg_7
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => masterclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^d\(7 downto 0),
      DOBDO(15 downto 0) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mem_reg_8(0),
      WEA(0) => mem_reg_8(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_ram__parameterized1\ is
  port (
    outreg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    stop_sprite_output_reg : out STD_LOGIC;
    scratch_wr : out STD_LOGIC;
    scratch_din_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vtiming_fc_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_vpos_reg[3]\ : in STD_LOGIC;
    \linebuf_addr_reg[1]\ : in STD_LOGIC;
    \linebuf_addr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \linebuf_addr_reg[7]_0\ : in STD_LOGIC;
    \linebuf_addr_reg[5]\ : in STD_LOGIC;
    \linebuf_addr_reg[4]\ : in STD_LOGIC;
    \sprite_vpos_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stop_sprite_output_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_n : in STD_LOGIC;
    do_scratch_write : in STD_LOGIC;
    scratch_wr_d_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    scratch_wr_d_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    \outreg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_ram__parameterized1\ : entity is "ram";
end \dkong_dkong_system_wrapper_0_0_ram__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_ram__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \linebuf_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_3_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_2_n_0 : STD_LOGIC;
  signal \mem_reg_0_63_0_0_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_63_0_0_i_4__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_63_0_0_i_5__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_63_0_0_i_6__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_8_8_i_2_n_0 : STD_LOGIC;
  signal \^outreg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outreg0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^scratch_din_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal scratch_dout : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^scratch_wr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \linebuf_addr[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \linebuf_addr[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \linebuf_addr[1]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \linebuf_addr[2]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \linebuf_addr[6]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \linebuf_addr[7]_i_3\ : label is "soft_lutpair291";
begin
  DI(0) <= \^di\(0);
  outreg(7 downto 0) <= \^outreg\(7 downto 0);
  scratch_din_reg(0) <= \^scratch_din_reg\(0);
  scratch_wr <= \^scratch_wr\;
\linebuf_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^outreg\(0),
      I1 => \linebuf_addr_reg[1]\,
      I2 => \linebuf_addr_reg[7]\(0),
      O => D(0)
    );
\linebuf_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \linebuf_addr[1]_i_2_n_0\,
      I1 => \linebuf_addr_reg[1]\,
      I2 => \linebuf_addr_reg[7]\(0),
      I3 => \linebuf_addr_reg[7]\(1),
      O => D(1)
    );
\linebuf_addr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^outreg\(1),
      I1 => Q(1),
      I2 => \sprite_vpos_reg[3]\,
      I3 => Q(0),
      O => \linebuf_addr[1]_i_2_n_0\
    );
\linebuf_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \linebuf_addr[2]_i_2_n_0\,
      I1 => \linebuf_addr_reg[1]\,
      I2 => \linebuf_addr_reg[7]\(2),
      I3 => \linebuf_addr_reg[7]\(1),
      I4 => \linebuf_addr_reg[7]\(0),
      O => D(2)
    );
\linebuf_addr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => Q(0),
      I1 => \sprite_vpos_reg[3]\,
      I2 => Q(1),
      I3 => \^outreg\(1),
      I4 => \^outreg\(2),
      O => \linebuf_addr[2]_i_2_n_0\
    );
\linebuf_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \^di\(0),
      I1 => \linebuf_addr_reg[1]\,
      I2 => \linebuf_addr_reg[7]\(3),
      I3 => \linebuf_addr_reg[7]\(0),
      I4 => \linebuf_addr_reg[7]\(1),
      I5 => \linebuf_addr_reg[7]\(2),
      O => D(3)
    );
\linebuf_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^outreg\(4),
      I1 => \linebuf_addr[5]_i_2_n_0\,
      I2 => \linebuf_addr_reg[1]\,
      I3 => \linebuf_addr_reg[7]\(4),
      I4 => \linebuf_addr_reg[4]\,
      O => D(4)
    );
\linebuf_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A009AFF9AFF9A00"
    )
        port map (
      I0 => \^outreg\(5),
      I1 => \^outreg\(4),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \linebuf_addr_reg[1]\,
      I4 => \linebuf_addr_reg[7]\(5),
      I5 => \linebuf_addr_reg[5]\,
      O => D(5)
    );
\linebuf_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => \^outreg\(3),
      I1 => \^outreg\(1),
      I2 => Q(1),
      I3 => \sprite_vpos_reg[3]\,
      I4 => Q(0),
      I5 => \^outreg\(2),
      O => \linebuf_addr[5]_i_2_n_0\
    );
\linebuf_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \linebuf_addr[6]_i_2_n_0\,
      I1 => \linebuf_addr_reg[1]\,
      I2 => \linebuf_addr_reg[7]\(6),
      I3 => \linebuf_addr_reg[7]_0\,
      O => D(6)
    );
\linebuf_addr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^outreg\(6),
      I1 => \^outreg\(5),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \^outreg\(4),
      O => \linebuf_addr[6]_i_2_n_0\
    );
\linebuf_addr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \linebuf_addr[7]_i_3_n_0\,
      I1 => \linebuf_addr_reg[1]\,
      I2 => \linebuf_addr_reg[7]\(7),
      I3 => \linebuf_addr_reg[7]_0\,
      I4 => \linebuf_addr_reg[7]\(6),
      O => D(7)
    );
\linebuf_addr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \^outreg\(7),
      I1 => \^outreg\(6),
      I2 => \^outreg\(4),
      I3 => \linebuf_addr[5]_i_2_n_0\,
      I4 => \^outreg\(5),
      O => \linebuf_addr[7]_i_3_n_0\
    );
mem_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(0),
      O => outreg0(0),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(7),
      I1 => do_scratch_write,
      I2 => scratch_wr_d_reg(0),
      I3 => mem_reg_0_63_0_0_i_8_n_0,
      I4 => scratch_wr_d_reg_0(6),
      I5 => scratch_wr_d_reg_0(7),
      O => \^scratch_wr\
    );
mem_reg_0_63_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(0),
      O => mem_reg_0_63_0_0_i_2_n_0
    );
\mem_reg_0_63_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(1),
      O => \mem_reg_0_63_0_0_i_3__0_n_0\
    );
\mem_reg_0_63_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(2),
      O => \mem_reg_0_63_0_0_i_4__0_n_0\
    );
\mem_reg_0_63_0_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(3),
      O => \mem_reg_0_63_0_0_i_5__0_n_0\
    );
\mem_reg_0_63_0_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(4),
      O => \mem_reg_0_63_0_0_i_6__0_n_0\
    );
mem_reg_0_63_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(5),
      O => mem_reg_0_63_0_0_i_7_n_0
    );
mem_reg_0_63_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => scratch_wr_d_reg(2),
      I1 => scratch_wr_d_reg(1),
      O => mem_reg_0_63_0_0_i_8_n_0
    );
mem_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(1),
      O => outreg0(1),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(2),
      O => outreg0(2),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(3),
      O => outreg0(3),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(4),
      O => outreg0(4),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(5),
      O => outreg0(5),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(6),
      O => outreg0(6),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(7),
      O => outreg0(7),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => \mem_reg_0_63_0_0_i_3__0_n_0\,
      A2 => \mem_reg_0_63_0_0_i_4__0_n_0\,
      A3 => \mem_reg_0_63_0_0_i_5__0_n_0\,
      A4 => \mem_reg_0_63_0_0_i_6__0_n_0\,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \^scratch_din_reg\(0),
      O => outreg0(8),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_8_8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => mem_reg_0_63_8_8_i_2_n_0,
      O => \^scratch_din_reg\(0)
    );
mem_reg_0_63_8_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(6),
      I4 => scratch_wr_d_reg_0(6),
      I5 => scratch_wr_d_reg_0(7),
      O => mem_reg_0_63_8_8_i_2_n_0
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(0),
      Q => \^outreg\(0),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(1),
      Q => \^outreg\(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(2),
      Q => \^outreg\(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(3),
      Q => \^outreg\(3),
      R => '0'
    );
\outreg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(4),
      Q => \^outreg\(4),
      R => '0'
    );
\outreg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(5),
      Q => \^outreg\(5),
      R => '0'
    );
\outreg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(6),
      Q => \^outreg\(6),
      R => '0'
    );
\outreg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(7),
      Q => \^outreg\(7),
      R => '0'
    );
\outreg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(8),
      Q => scratch_dout(8),
      R => '0'
    );
\sprite_vpos0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^outreg\(6),
      I1 => \^outreg\(5),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \^outreg\(4),
      O => \outreg_reg[6]_0\(2)
    );
\sprite_vpos0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^outreg\(5),
      I1 => \^outreg\(4),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      O => \outreg_reg[6]_0\(1)
    );
\sprite_vpos0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg\(4),
      I1 => \linebuf_addr[5]_i_2_n_0\,
      O => \outreg_reg[6]_0\(0)
    );
\sprite_vpos0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555565AAAAAA9A"
    )
        port map (
      I0 => \sprite_vpos_reg[7]\(7),
      I1 => \^outreg\(5),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \^outreg\(4),
      I4 => \^outreg\(6),
      I5 => \^outreg\(7),
      O => S(3)
    );
\sprite_vpos0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => \^outreg\(4),
      I1 => \linebuf_addr[5]_i_2_n_0\,
      I2 => \^outreg\(5),
      I3 => \^outreg\(6),
      I4 => \sprite_vpos_reg[7]\(6),
      O => S(2)
    );
\sprite_vpos0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \linebuf_addr[5]_i_2_n_0\,
      I1 => \^outreg\(4),
      I2 => \^outreg\(5),
      I3 => \sprite_vpos_reg[7]\(5),
      O => S(1)
    );
\sprite_vpos0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \linebuf_addr[5]_i_2_n_0\,
      I1 => \^outreg\(4),
      I2 => \sprite_vpos_reg[7]\(4),
      O => S(0)
    );
sprite_vpos0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555595555555555"
    )
        port map (
      I0 => \^outreg\(3),
      I1 => \^outreg\(1),
      I2 => Q(1),
      I3 => \sprite_vpos_reg[3]\,
      I4 => Q(0),
      I5 => \^outreg\(2),
      O => \^di\(0)
    );
sprite_vpos0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \sprite_vpos_reg[7]\(3),
      O => \vtiming_fc_reg[3]\(3)
    );
sprite_vpos0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555955AAAAA6AA"
    )
        port map (
      I0 => \^outreg\(2),
      I1 => \^outreg\(1),
      I2 => Q(1),
      I3 => \sprite_vpos_reg[3]\,
      I4 => Q(0),
      I5 => \sprite_vpos_reg[7]\(2),
      O => \vtiming_fc_reg[3]\(2)
    );
sprite_vpos0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => Q(0),
      I1 => \sprite_vpos_reg[3]\,
      I2 => Q(1),
      I3 => \^outreg\(1),
      I4 => \sprite_vpos_reg[7]\(1),
      O => \vtiming_fc_reg[3]\(1)
    );
sprite_vpos0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg\(0),
      I1 => \sprite_vpos_reg[7]\(0),
      O => \vtiming_fc_reg[3]\(0)
    );
stop_sprite_output_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA000000"
    )
        port map (
      I0 => stop_sprite_output_reg_0,
      I1 => scratch_dout(8),
      I2 => E(0),
      I3 => rst_n,
      I4 => Q(7),
      O => stop_sprite_output_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_ram__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    masterclk : in STD_LOGIC;
    linebuf_hblkn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_hflip_buf : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    linebuf_flip : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \objrom_buf_reg[0]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \objrom_buf_reg[1]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_ram__parameterized2\ : entity is "ram";
end \dkong_dkong_system_wrapper_0_0_ram__parameterized2\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_ram__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linebuf_addr_f : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_din : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal mem_reg_i_13_n_0 : STD_LOGIC;
  signal mem_reg_i_14_n_0 : STD_LOGIC;
  signal mem_reg_i_16_n_0 : STD_LOGIC;
  signal mem_reg_i_17_n_0 : STD_LOGIC;
  signal mem_reg_i_18_n_0 : STD_LOGIC;
  signal mem_reg_i_19_n_0 : STD_LOGIC;
  signal mem_reg_i_20_n_0 : STD_LOGIC;
  signal mem_reg_i_21_n_0 : STD_LOGIC;
  signal mem_reg_i_22_n_0 : STD_LOGIC;
  signal mem_reg_i_23_n_0 : STD_LOGIC;
  signal mem_reg_i_24_n_0 : STD_LOGIC;
  signal mem_reg_i_25_n_0 : STD_LOGIC;
  signal mem_reg_i_26_n_0 : STD_LOGIC;
  signal mem_reg_i_27_n_0 : STD_LOGIC;
  signal mem_reg_i_28_n_0 : STD_LOGIC;
  signal mem_reg_i_29_n_0 : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 1536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/inst/vid/sprite/linebuffer/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 5;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 5;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_i_20 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of mem_reg_i_22 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of mem_reg_i_28 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of mem_reg_i_29 : label is "soft_lutpair289";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  E(0) <= \^e\(0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => linebuf_addr_f(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => masterclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 2) => linebuf_din(5 downto 2),
      DIADI(1) => mem_reg_i_13_n_0,
      DIADI(0) => mem_reg_i_14_n_0,
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 6) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 6),
      DOADO(5 downto 0) => \^d\(5 downto 0),
      DOBDO(15 downto 0) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^e\(0),
      WEA(0) => \^e\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F1E0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(2),
      I3 => \^d\(4),
      I4 => linebuf_hblkn,
      O => linebuf_din(4)
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F1E0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(1),
      I3 => \^d\(3),
      I4 => linebuf_hblkn,
      O => linebuf_din(3)
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F1E0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(0),
      I3 => \^d\(2),
      I4 => linebuf_hblkn,
      O => linebuf_din(2)
    );
mem_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => linebuf_hblkn,
      I1 => \^d\(1),
      I2 => mem_reg_i_16_n_0,
      I3 => mem_reg_i_17_n_0,
      O => mem_reg_i_13_n_0
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => linebuf_hblkn,
      I1 => mem_reg_i_16_n_0,
      I2 => mem_reg_i_17_n_0,
      I3 => \^d\(0),
      O => mem_reg_i_14_n_0
    );
mem_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => mem_reg_1(2),
      I1 => mem_reg_1(1),
      I2 => mem_reg_1(0),
      I3 => Q(0),
      I4 => linebuf_hblkn,
      O => \^e\(0)
    );
mem_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_i_18_n_0,
      I1 => mem_reg_i_19_n_0,
      I2 => mem_reg_i_20_n_0,
      I3 => mem_reg_i_21_n_0,
      I4 => mem_reg_i_22_n_0,
      I5 => mem_reg_i_23_n_0,
      O => mem_reg_i_16_n_0
    );
mem_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_i_24_n_0,
      I1 => mem_reg_i_25_n_0,
      I2 => mem_reg_i_20_n_0,
      I3 => mem_reg_i_26_n_0,
      I4 => mem_reg_i_22_n_0,
      I5 => mem_reg_i_27_n_0,
      O => mem_reg_i_17_n_0
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[0]_4\(8),
      I1 => \objrom_buf_reg[0]_4\(9),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_4\(10),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_4\(11),
      O => mem_reg_i_18_n_0
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[0]_4\(12),
      I1 => \objrom_buf_reg[0]_4\(13),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_4\(14),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_4\(15),
      O => mem_reg_i_19_n_0
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(7),
      O => linebuf_addr_f(7)
    );
mem_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_20_n_0
    );
mem_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[0]_4\(0),
      I1 => \objrom_buf_reg[0]_4\(1),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_4\(2),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_4\(3),
      O => mem_reg_i_21_n_0
    );
mem_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_22_n_0
    );
mem_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[0]_4\(4),
      I1 => \objrom_buf_reg[0]_4\(5),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_4\(6),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_4\(7),
      O => mem_reg_i_23_n_0
    );
mem_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_5\(8),
      I1 => \objrom_buf_reg[1]_5\(9),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_5\(10),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_5\(11),
      O => mem_reg_i_24_n_0
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_5\(12),
      I1 => \objrom_buf_reg[1]_5\(13),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_5\(14),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_5\(15),
      O => mem_reg_i_25_n_0
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_5\(0),
      I1 => \objrom_buf_reg[1]_5\(1),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_5\(2),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_5\(3),
      O => mem_reg_i_26_n_0
    );
mem_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_5\(4),
      I1 => \objrom_buf_reg[1]_5\(5),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_5\(6),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_5\(7),
      O => mem_reg_i_27_n_0
    );
mem_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_28_n_0
    );
mem_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_29_n_0
    );
\mem_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(6),
      O => linebuf_addr_f(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(5),
      O => linebuf_addr_f(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(4),
      O => linebuf_addr_f(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(3),
      O => linebuf_addr_f(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(2),
      O => linebuf_addr_f(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(1),
      O => linebuf_addr_f(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_2(0),
      I1 => linebuf_flip,
      O => linebuf_addr_f(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F1E0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(3),
      I3 => \^d\(5),
      I4 => linebuf_hblkn,
      O => linebuf_din(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_ram__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    dmem_data_o : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmem_we : in STD_LOGIC;
    dmem_addr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_ram__parameterized3\ : entity is "ram";
end \dkong_dkong_system_wrapper_0_0_ram__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_ram__parameterized3\ is
  signal \outreg0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mem_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(0),
      O => \outreg0__0\(0),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(1),
      O => \outreg0__0\(1),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(2),
      O => \outreg0__0\(2),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(3),
      O => \outreg0__0\(3),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(4),
      O => \outreg0__0\(4),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(5),
      O => \outreg0__0\(5),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(6),
      O => \outreg0__0\(6),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(7),
      O => \outreg0__0\(7),
      WCLK => soundclk,
      WE => dmem_we
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(0),
      Q => Q(0),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(1),
      Q => Q(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(2),
      Q => Q(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(3),
      Q => Q(3),
      R => '0'
    );
\outreg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(4),
      Q => Q(4),
      R => '0'
    );
\outreg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(5),
      Q => Q(5),
      R => '0'
    );
\outreg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(6),
      Q => Q(6),
      R => '0'
    );
\outreg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => \outreg0__0\(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_alu is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \psw_q_reg[2]\ : out STD_LOGIC;
    \accu_shadow_q_reg[6]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[0]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[2]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[3]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[4]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[5]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[1]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[7]_0\ : out STD_LOGIC;
    \rom_bank_sel_reg[0]\ : out STD_LOGIC;
    \temp_req_q_reg[4]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_req_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \accu_shadow_q_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_shadow_q_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accumulator_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    psw_carry_s : in STD_LOGIC;
    \p1_q_reg[3]_i_15_0\ : in STD_LOGIC;
    \p1_q[7]_i_25\ : in STD_LOGIC;
    psw_aux_carry_s : in STD_LOGIC;
    \p1_q[6]_i_14\ : in STD_LOGIC;
    \p1_q[2]_i_4\ : in STD_LOGIC;
    \p1_q[2]_i_4_0\ : in STD_LOGIC;
    \p1_q[7]_i_6\ : in STD_LOGIC;
    \p1_q[7]_i_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p1_q[0]_i_5\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    take_branch_q_i_37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \psw_q[3]_i_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    \accu_shadow_q_reg[3]_2\ : in STD_LOGIC;
    \accumulator_q_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accumulator_q_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accu_shadow_q_reg[7]_2\ : in STD_LOGIC;
    \accu_shadow_q_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_alu : entity is "t48_alu";
end dkong_dkong_system_wrapper_0_0_t48_alu;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_alu is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_s0_inferred__2/i__n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_42_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_61_n_0\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_15_n_1\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \^temp_req_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_psw_q_reg[3]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_psw_q_reg[3]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p1_q[6]_i_42\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \p1_q[7]_i_36\ : label is "soft_lutpair177";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  \temp_req_q_reg[7]_0\(7 downto 0) <= \^temp_req_q_reg[7]_0\(7 downto 0);
\accu_shadow_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(0),
      Q => \^q\(0)
    );
\accu_shadow_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(1),
      Q => \^q\(1)
    );
\accu_shadow_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(2),
      Q => \^q\(2)
    );
\accu_shadow_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(3),
      Q => \^q\(3)
    );
\accu_shadow_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(4),
      Q => \^q\(4)
    );
\accu_shadow_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(5),
      Q => \^q\(5)
    );
\accu_shadow_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(6),
      Q => \^q\(6)
    );
\accu_shadow_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accu_shadow_q_reg[7]_2\,
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accu_shadow_q_reg[7]_3\(7),
      Q => \^q\(7)
    );
\accumulator_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(0),
      Q => \accumulator_q_reg[7]_0\(0)
    );
\accumulator_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(1),
      Q => \accumulator_q_reg[7]_0\(1)
    );
\accumulator_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(2),
      Q => \accumulator_q_reg[7]_0\(2)
    );
\accumulator_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(3),
      Q => \accumulator_q_reg[7]_0\(3)
    );
\accumulator_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(4),
      Q => \accumulator_q_reg[7]_0\(4)
    );
\accumulator_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(5),
      Q => \accumulator_q_reg[7]_0\(5)
    );
\accumulator_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(6),
      Q => \accumulator_q_reg[7]_0\(6)
    );
\accumulator_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => \accumulator_q_reg[7]_2\(7),
      Q => \accumulator_q_reg[7]_0\(7)
    );
\data_s0_inferred__2/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => psw_carry_s,
      I2 => \p1_q_reg[3]_i_15_0\,
      O => \data_s0_inferred__2/i__n_0\
    );
\p1_q[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B83300"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p1_q[2]_i_4\,
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \p1_q[2]_i_4_0\,
      O => \accu_shadow_q_reg[0]_0\
    );
\p1_q[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B83300"
    )
        port map (
      I0 => \^q\(1),
      I1 => \p1_q[2]_i_4\,
      I2 => \^q\(6),
      I3 => \^q\(3),
      I4 => \p1_q[2]_i_4_0\,
      O => \accu_shadow_q_reg[1]_0\
    );
\p1_q[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p1_q[2]_i_4\,
      I2 => \^q\(7),
      I3 => \p1_q[2]_i_4_0\,
      I4 => \^q\(4),
      O => \accu_shadow_q_reg[2]_0\
    );
\p1_q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883030"
    )
        port map (
      I0 => \^q\(3),
      I1 => \p1_q[2]_i_4\,
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => \p1_q[2]_i_4_0\,
      O => \accu_shadow_q_reg[3]_0\
    );
\p1_q[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p1_q[7]_i_38\(0),
      I1 => \p1_q[7]_i_38\(1),
      O => \rom_bank_sel_reg[0]\
    );
\p1_q[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^q\(4),
      I1 => \p1_q[2]_i_4\,
      I2 => \^q\(1),
      I3 => \p1_q[2]_i_4_0\,
      I4 => \^q\(6),
      O => \accu_shadow_q_reg[4]_0\
    );
\p1_q[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FFFF"
    )
        port map (
      I0 => \p1_q[6]_i_42_n_0\,
      I1 => \p1_q[7]_i_25\,
      I2 => \p1_q[7]_i_61_n_0\,
      I3 => psw_aux_carry_s,
      I4 => \p1_q[6]_i_14\,
      O => \psw_q_reg[2]\
    );
\p1_q[6]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      O => \p1_q[6]_i_42_n_0\
    );
\p1_q[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^q\(5),
      I1 => \p1_q[2]_i_4\,
      I2 => \^q\(2),
      I3 => \p1_q[2]_i_4_0\,
      I4 => \^q\(7),
      O => \accu_shadow_q_reg[5]_0\
    );
\p1_q[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^q\(6),
      I1 => \p1_q[2]_i_4\,
      I2 => \^q\(3),
      I3 => \p1_q[2]_i_4_0\,
      I4 => \p1_q[7]_i_6\,
      O => \accu_shadow_q_reg[6]_0\
    );
\p1_q[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \p1_q[7]_i_25\,
      I4 => \p1_q[7]_i_61_n_0\,
      O => \accu_shadow_q_reg[7]_0\
    );
\p1_q[7]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \p1_q[7]_i_61_n_0\
    );
\p1_q_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p1_q_reg[3]_i_15_n_0\,
      CO(2) => \p1_q_reg[3]_i_15_n_1\,
      CO(1) => \p1_q_reg[3]_i_15_n_2\,
      CO(0) => \p1_q_reg[3]_i_15_n_3\,
      CYINIT => \p1_q[0]_i_5\,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \accu_shadow_q_reg[3]_1\(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \data_s0_inferred__2/i__n_0\
    );
\psw_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^temp_req_q_reg[7]_0\(4),
      I2 => \^q\(4),
      O => \temp_req_q_reg[4]_0\
    );
\psw_q_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p1_q_reg[3]_i_15_n_0\,
      CO(3) => \psw_q_reg[2]_i_4_n_0\,
      CO(2) => \psw_q_reg[2]_i_4_n_1\,
      CO(1) => \psw_q_reg[2]_i_4_n_2\,
      CO(0) => \psw_q_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => take_branch_q_i_37(3 downto 0)
    );
\psw_q_reg[3]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \psw_q_reg[2]_i_4_n_0\,
      CO(3 downto 0) => \NLW_psw_q_reg[3]_i_28_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_psw_q_reg[3]_i_28_O_UNCONNECTED\(3 downto 1),
      O(0) => \accu_shadow_q_reg[7]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \psw_q[3]_i_20\(0)
    );
\temp_req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(0),
      Q => \^temp_req_q_reg[7]_0\(0)
    );
\temp_req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(1),
      Q => \^temp_req_q_reg[7]_0\(1)
    );
\temp_req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(2),
      Q => \^temp_req_q_reg[7]_0\(2)
    );
\temp_req_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(3),
      Q => \^temp_req_q_reg[7]_0\(3)
    );
\temp_req_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(4),
      Q => \^temp_req_q_reg[7]_0\(4)
    );
\temp_req_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(5),
      Q => \^temp_req_q_reg[7]_0\(5)
    );
\temp_req_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(6),
      Q => \^temp_req_q_reg[7]_0\(6)
    );
\temp_req_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \accu_shadow_q_reg[3]_2\,
      D => D(7),
      Q => \^temp_req_q_reg[7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_clock_ctrl is
  port (
    second_cycle_q_reg_0 : out STD_LOGIC;
    multi_cycle_q_reg_0 : out STD_LOGIC;
    ale_q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    psen_q_reg_0 : out STD_LOGIC;
    rd_q_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \use_xtal_div.xtal_q_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_0\ : out STD_LOGIC;
    second_cycle_q_reg_1 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_1\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_3\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_4\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_2\ : out STD_LOGIC;
    second_cycle_q_reg_2 : out STD_LOGIC;
    second_cycle_q_reg_3 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    second_cycle_q_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[4]_5\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \use_xtal_div.xtal_q_reg[0]_1\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[1]_1\ : out STD_LOGIC;
    dmem_addr_q : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \use_xtal_div.xtal_q_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_onehot_mstate_q_reg[2]_2\ : out STD_LOGIC;
    \opc_opcode_q_reg[5]\ : out STD_LOGIC;
    second_cycle_q_reg_5 : out STD_LOGIC;
    second_cycle_q_reg_6 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_6\ : out STD_LOGIC;
    \mnemonic_q_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_4\ : out STD_LOGIC;
    \opc_opcode_q_reg[6]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_7\ : out STD_LOGIC;
    second_cycle_q_reg_7 : out STD_LOGIC;
    psen_q_reg_1 : out STD_LOGIC;
    second_cycle_q_reg_8 : out STD_LOGIC;
    second_cycle_q_reg_9 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_3\ : out STD_LOGIC;
    \opc_opcode_q_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_9\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[5]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_1\ : out STD_LOGIC;
    second_cycle_q_reg_10 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_7\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_4\ : out STD_LOGIC;
    \mnemonic_q_reg[5]\ : out STD_LOGIC;
    second_cycle_q_reg_11 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_8\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_5\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_10\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_11\ : out STD_LOGIC;
    second_cycle_q_reg_12 : out STD_LOGIC;
    second_cycle_q_reg_13 : out STD_LOGIC;
    \mnemonic_q_reg[5]_0\ : out STD_LOGIC;
    psen_q_reg_2 : out STD_LOGIC;
    psen_q_reg_3 : out STD_LOGIC;
    psen_q_reg_4 : out STD_LOGIC;
    psen_q_reg_5 : out STD_LOGIC;
    rd_q_reg_1 : out STD_LOGIC;
    rd_q_reg_2 : out STD_LOGIC;
    psen_q_reg_6 : out STD_LOGIC;
    second_cycle_q_reg_14 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    second_cycle_q_reg_15 : in STD_LOGIC;
    multi_cycle_q_reg_1 : in STD_LOGIC;
    ale_q_reg_1 : in STD_LOGIC;
    psen_q_reg_7 : in STD_LOGIC;
    rd_q_reg_3 : in STD_LOGIC;
    take_branch_q_i_8 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \p1_q_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p2_o_reg[0]\ : in STD_LOGIC;
    \pmem_addr_q_reg[11]\ : in STD_LOGIC;
    clk_multi_cycle_s : in STD_LOGIC;
    \p2_q_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p2_q_reg[3]_0\ : in STD_LOGIC;
    \pmem_addr_q_reg[11]_0\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]\ : in STD_LOGIC;
    \counter_q_reg[7]\ : in STD_LOGIC;
    \counter_q_reg[7]_0\ : in STD_LOGIC;
    \accumulator_q_reg[3]\ : in STD_LOGIC;
    \accumulator_q_reg[3]_0\ : in STD_LOGIC;
    \accumulator_q_reg[3]_1\ : in STD_LOGIC;
    \program_counter_q_reg[7]\ : in STD_LOGIC;
    \program_counter_q_reg[7]_0\ : in STD_LOGIC;
    \opc_opcode_q_reg_rep[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \p2_q_reg[6]\ : in STD_LOGIC;
    \p2_q_reg[6]_0\ : in STD_LOGIC;
    \p2_q_reg[6]_1\ : in STD_LOGIC;
    \p1_q[6]_i_3_0\ : in STD_LOGIC;
    \program_counter_q_reg[7]_1\ : in STD_LOGIC;
    int_pending_s : in STD_LOGIC;
    \program_counter_q_reg[7]_2\ : in STD_LOGIC;
    \p1_q[2]_i_3\ : in STD_LOGIC;
    \p1_q[1]_i_9\ : in STD_LOGIC;
    \p1_q[7]_i_8\ : in STD_LOGIC;
    \p1_q[7]_i_8_0\ : in STD_LOGIC;
    \p1_q[6]_i_3_1\ : in STD_LOGIC;
    \p1_q[6]_i_3_2\ : in STD_LOGIC;
    \p1_q[6]_i_5\ : in STD_LOGIC;
    \p1_q[2]_i_2\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[7]_i_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accumulator_q_reg[3]_2\ : in STD_LOGIC;
    \accumulator_q_reg[3]_3\ : in STD_LOGIC;
    \accumulator_q_reg[3]_4\ : in STD_LOGIC;
    \p1_q[6]_i_31\ : in STD_LOGIC;
    \p1_q[0]_i_3\ : in STD_LOGIC;
    \p1_q[1]_i_2\ : in STD_LOGIC;
    \p1_q[3]_i_10\ : in STD_LOGIC;
    \p1_q[4]_i_3\ : in STD_LOGIC;
    pb_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_q[7]_i_16_0\ : in STD_LOGIC;
    \p1_q[2]_i_2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_clock_ctrl : entity is "t48_clock_ctrl";
end dkong_dkong_system_wrapper_0_0_t48_clock_ctrl;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_clock_ctrl is
  signal \^fsm_onehot_mstate_q_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[0]_2\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[0]_4\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[2]_2\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[2]_4\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_0\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_1\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_3\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_4\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_5\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_7\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_8\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \accumulator_q[3]_i_10_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_25_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_26_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_44_n_0\ : STD_LOGIC;
  signal \p2_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \p2_o[3]_i_5_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \^psen_q_reg_0\ : STD_LOGIC;
  signal \^rd_q_reg_0\ : STD_LOGIC;
  signal \^second_cycle_q_reg_0\ : STD_LOGIC;
  signal \^second_cycle_q_reg_11\ : STD_LOGIC;
  signal \^second_cycle_q_reg_3\ : STD_LOGIC;
  signal \^second_cycle_q_reg_5\ : STD_LOGIC;
  signal \use_xtal_div.xtal_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_xtal_div.xtal_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^use_xtal_div.xtal_q_reg[0]_1\ : STD_LOGIC;
  signal \^use_xtal_div.xtal_q_reg[1]_0\ : STD_LOGIC;
  signal \^use_xtal_div.xtal_q_reg[1]_1\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[0]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[1]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[2]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[3]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[4]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \accumulator_q[3]_i_10\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \addr[7]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of branch_taken_q_i_3 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \counter_q[7]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_21\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_25\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of f1_q_i_4 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \inc_sel_q[0]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of mem_reg_0_63_0_0_i_15 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[7]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \p1_q[2]_i_15\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \p1_q[2]_i_19\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \p1_q[3]_i_14\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \p1_q[6]_i_32\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \p1_q[6]_i_33\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \p1_q[6]_i_43\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \p1_q[7]_i_21\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \p1_q[7]_i_22\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \p1_q[7]_i_9\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \p2_q[7]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pmem_addr_q[11]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pmem_addr_q[11]_i_5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \program_counter_q[10]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_8\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \psw_q[3]_i_24\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \temp_req_q[6]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_10\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_12\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of timer_flag_q_i_2 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \use_xtal_div.xtal_q[1]_i_1\ : label is "soft_lutpair190";
begin
  \FSM_onehot_mstate_q_reg[0]_1\ <= \^fsm_onehot_mstate_q_reg[0]_1\;
  \FSM_onehot_mstate_q_reg[0]_2\ <= \^fsm_onehot_mstate_q_reg[0]_2\;
  \FSM_onehot_mstate_q_reg[0]_4\ <= \^fsm_onehot_mstate_q_reg[0]_4\;
  \FSM_onehot_mstate_q_reg[2]_2\ <= \^fsm_onehot_mstate_q_reg[2]_2\;
  \FSM_onehot_mstate_q_reg[2]_4\ <= \^fsm_onehot_mstate_q_reg[2]_4\;
  \FSM_onehot_mstate_q_reg[4]_0\ <= \^fsm_onehot_mstate_q_reg[4]_0\;
  \FSM_onehot_mstate_q_reg[4]_1\ <= \^fsm_onehot_mstate_q_reg[4]_1\;
  \FSM_onehot_mstate_q_reg[4]_3\ <= \^fsm_onehot_mstate_q_reg[4]_3\;
  \FSM_onehot_mstate_q_reg[4]_4\ <= \^fsm_onehot_mstate_q_reg[4]_4\;
  \FSM_onehot_mstate_q_reg[4]_5\ <= \^fsm_onehot_mstate_q_reg[4]_5\;
  \FSM_onehot_mstate_q_reg[4]_7\ <= \^fsm_onehot_mstate_q_reg[4]_7\;
  \FSM_onehot_mstate_q_reg[4]_8\ <= \^fsm_onehot_mstate_q_reg[4]_8\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  psen_q_reg_0 <= \^psen_q_reg_0\;
  rd_q_reg_0 <= \^rd_q_reg_0\;
  second_cycle_q_reg_0 <= \^second_cycle_q_reg_0\;
  second_cycle_q_reg_11 <= \^second_cycle_q_reg_11\;
  second_cycle_q_reg_3 <= \^second_cycle_q_reg_3\;
  second_cycle_q_reg_5 <= \^second_cycle_q_reg_5\;
  \use_xtal_div.xtal_q_reg[0]_1\ <= \^use_xtal_div.xtal_q_reg[0]_1\;
  \use_xtal_div.xtal_q_reg[1]_0\ <= \^use_xtal_div.xtal_q_reg[1]_0\;
  \use_xtal_div.xtal_q_reg[1]_1\ <= \^use_xtal_div.xtal_q_reg[1]_1\;
\FSM_onehot_mstate_q_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => soundclk,
      CE => \^use_xtal_div.xtal_q_reg[1]_0\,
      D => \^q\(4),
      PRE => second_cycle_q_reg_15,
      Q => \^q\(0)
    );
\FSM_onehot_mstate_q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^use_xtal_div.xtal_q_reg[1]_0\,
      CLR => second_cycle_q_reg_15,
      D => \^q\(0),
      Q => \^q\(1)
    );
\FSM_onehot_mstate_q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^use_xtal_div.xtal_q_reg[1]_0\,
      CLR => second_cycle_q_reg_15,
      D => \^q\(1),
      Q => \^q\(2)
    );
\FSM_onehot_mstate_q_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^use_xtal_div.xtal_q_reg[1]_0\,
      CLR => second_cycle_q_reg_15,
      D => \^q\(2),
      Q => \^q\(3)
    );
\FSM_onehot_mstate_q_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^use_xtal_div.xtal_q_reg[1]_0\,
      CLR => second_cycle_q_reg_15,
      D => \^q\(3),
      Q => \^q\(4)
    );
\accu_shadow_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[1]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[0]_1\,
      O => \^use_xtal_div.xtal_q_reg[1]_0\
    );
\accumulator_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404444444044"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[0]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[1]_1\,
      I2 => \accumulator_q_reg[3]\,
      I3 => \accumulator_q[3]_i_3_n_0\,
      I4 => \accumulator_q_reg[3]_0\,
      I5 => \accumulator_q_reg[3]_1\,
      O => \use_xtal_div.xtal_q_reg[0]_3\(0)
    );
\accumulator_q[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => take_branch_q_i_8(4),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \accumulator_q[3]_i_10_n_0\
    );
\accumulator_q[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFE7"
    )
        port map (
      I0 => \accumulator_q_reg[3]_2\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => take_branch_q_i_8(5),
      O => \FSM_onehot_mstate_q_reg[0]_8\
    );
\accumulator_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF00FFFFFF"
    )
        port map (
      I0 => \accumulator_q[3]_i_10_n_0\,
      I1 => \accumulator_q_reg[3]_2\,
      I2 => \^fsm_onehot_mstate_q_reg[4]_5\,
      I3 => \accumulator_q_reg[3]_3\,
      I4 => \^fsm_onehot_mstate_q_reg[4]_3\,
      I5 => \accumulator_q_reg[3]_4\,
      O => \accumulator_q[3]_i_3_n_0\
    );
\accumulator_q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => take_branch_q_i_8(3),
      O => second_cycle_q_reg_8
    );
\addr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[4]_3\,
      I1 => \pmem_addr_q_reg[11]\,
      I2 => clk_multi_cycle_s,
      I3 => \^second_cycle_q_reg_0\,
      O => \^second_cycle_q_reg_3\
    );
ale_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => second_cycle_q_reg_15,
      D => ale_q_reg_1,
      Q => ale_q_reg_0(0)
    );
branch_taken_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \^fsm_onehot_mstate_q_reg[4]_4\
    );
\bus_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_onehot_mstate_q_reg[4]_7\,
      I2 => \^q\(2),
      I3 => \^second_cycle_q_reg_0\,
      I4 => take_branch_q_i_8(0),
      I5 => take_branch_q_i_8(1),
      O => \FSM_onehot_mstate_q_reg[0]_11\
    );
\bus_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFAFF7F"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => take_branch_q_i_8(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => second_cycle_q_reg_1
    );
\counter_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[0]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[1]_1\,
      I2 => \counter_q_reg[7]\,
      I3 => \counter_q_reg[7]_0\,
      O => \use_xtal_div.xtal_q_reg[0]_2\(0)
    );
\dmem_addr_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888888888888"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[1]_0\,
      I1 => \dmem_addr_q_reg[5]\,
      I2 => \^second_cycle_q_reg_0\,
      I3 => \^q\(2),
      I4 => \dmem_addr_q[5]_i_4_n_0\,
      I5 => \^q\(4),
      O => dmem_addr_q
    );
\dmem_addr_q[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => take_branch_q_i_8(2),
      I5 => \p1_q_reg[7]\(0),
      O => \FSM_onehot_mstate_q_reg[0]_0\
    );
\dmem_addr_q[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFCCFFCDFFFCFFC"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[4]_1\,
      I1 => \p1_q_reg[7]\(3),
      I2 => \p1_q_reg[7]\(2),
      I3 => \p1_q_reg[7]\(4),
      I4 => \^fsm_onehot_mstate_q_reg[0]_4\,
      I5 => \^second_cycle_q_reg_5\,
      O => \mnemonic_q_reg[4]\
    );
\dmem_addr_q[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^second_cycle_q_reg_0\,
      O => \FSM_onehot_mstate_q_reg[2]_3\
    );
\dmem_addr_q[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => take_branch_q_i_8(2),
      O => \^second_cycle_q_reg_11\
    );
\dmem_addr_q[5]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1FEF3"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^second_cycle_q_reg_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \FSM_onehot_mstate_q_reg[0]_5\
    );
\dmem_addr_q[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \dmem_addr_q[5]_i_4_n_0\
    );
f1_q_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => take_branch_q_i_8(4),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \opc_opcode_q_reg[5]_0\
    );
\inc_sel_q[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => take_branch_q_i_8(3),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \opc_opcode_q_reg[4]\
    );
mb_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \p1_q_reg[7]\(3),
      I5 => take_branch_q_i_8(3),
      O => \FSM_onehot_mstate_q_reg[0]_9\
    );
mem_reg_0_63_0_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(4),
      O => \^fsm_onehot_mstate_q_reg[0]_2\
    );
mem_reg_0_63_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BFFFBF00"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[0]_2\,
      I1 => take_branch_q_i_8(5),
      I2 => \^q\(2),
      I3 => \p1_q_reg[7]\(2),
      I4 => \^fsm_onehot_mstate_q_reg[0]_4\,
      I5 => \^fsm_onehot_mstate_q_reg[4]_1\,
      O => \opc_opcode_q_reg[6]\
    );
\mnemonic_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^second_cycle_q_reg_0\,
      O => \FSM_onehot_mstate_q_reg[0]_3\(0)
    );
multi_cycle_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => second_cycle_q_reg_15,
      D => multi_cycle_q_reg_1,
      Q => multi_cycle_q_reg_0
    );
\opc_opcode_q_rep[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[2]_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(0),
      O => D(0)
    );
\opc_opcode_q_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[2]_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(1),
      O => D(1)
    );
\opc_opcode_q_rep[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[2]_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(2),
      O => D(2)
    );
\opc_opcode_q_rep[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[2]_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(3),
      O => D(3)
    );
\opc_opcode_q_rep[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[2]_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(4),
      O => D(4)
    );
\opc_opcode_q_rep[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^second_cycle_q_reg_0\,
      I5 => \^use_xtal_div.xtal_q_reg[1]_0\,
      O => E(0)
    );
\opc_opcode_q_rep[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[2]_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(5),
      O => D(5)
    );
\opc_opcode_q_rep[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^second_cycle_q_reg_0\,
      I3 => int_pending_s,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^fsm_onehot_mstate_q_reg[2]_2\
    );
\p1_q[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \p1_q[7]_i_16\(0),
      I1 => \^psen_q_reg_0\,
      I2 => \^rd_q_reg_0\,
      I3 => \p1_q[0]_i_3\,
      I4 => \p1_q[2]_i_2\,
      I5 => douta(0),
      O => psen_q_reg_2
    );
\p1_q[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFFFFFFFAAEA"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(0),
      I2 => \^fsm_onehot_mstate_q_reg[4]_7\,
      I3 => take_branch_q_i_8(1),
      I4 => \^fsm_onehot_mstate_q_reg[2]_4\,
      I5 => \p1_q[1]_i_9\,
      O => second_cycle_q_reg_10
    );
\p1_q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \p1_q[7]_i_16\(1),
      I1 => \^psen_q_reg_0\,
      I2 => \^rd_q_reg_0\,
      I3 => \p1_q[1]_i_2\,
      I4 => \p1_q[2]_i_2\,
      I5 => douta(1),
      O => psen_q_reg_3
    );
\p1_q[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \p1_q[1]_i_9\,
      I1 => \^second_cycle_q_reg_0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \p2_q_reg[3]_0\,
      O => second_cycle_q_reg_7
    );
\p1_q[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => int_pending_s,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^second_cycle_q_reg_0\,
      O => \p1_q[2]_i_15_n_0\
    );
\p1_q[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^second_cycle_q_reg_0\,
      I3 => \^q\(2),
      O => \FSM_onehot_mstate_q_reg[0]_7\
    );
\p1_q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \p1_q[7]_i_16\(2),
      I1 => \^psen_q_reg_0\,
      I2 => \^rd_q_reg_0\,
      I3 => \p1_q[2]_i_2_0\,
      I4 => \p1_q[2]_i_2\,
      I5 => douta(2),
      O => psen_q_reg_6
    );
\p1_q[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF030301FF"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^fsm_onehot_mstate_q_reg[4]_5\,
      I2 => \p1_q[2]_i_15_n_0\,
      I3 => \^fsm_onehot_mstate_q_reg[4]_0\,
      I4 => \p1_q[2]_i_3\,
      I5 => \p1_q[1]_i_9\,
      O => second_cycle_q_reg_6
    );
\p1_q[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020300"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^second_cycle_q_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^fsm_onehot_mstate_q_reg[4]_1\
    );
\p1_q[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \p1_q[7]_i_16\(3),
      I1 => \^psen_q_reg_0\,
      I2 => \^rd_q_reg_0\,
      I3 => \p1_q[3]_i_10\,
      I4 => \p1_q[2]_i_2\,
      I5 => douta(3),
      O => psen_q_reg_4
    );
\p1_q[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \p1_q[7]_i_16\(4),
      I1 => \^psen_q_reg_0\,
      I2 => \^rd_q_reg_0\,
      I3 => \p1_q[4]_i_3\,
      I4 => \p1_q[2]_i_2\,
      I5 => douta(4),
      O => psen_q_reg_5
    );
\p1_q[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0ACA0"
    )
        port map (
      I0 => \p1_q[7]_i_16\(5),
      I1 => \^rd_q_reg_0\,
      I2 => \^psen_q_reg_0\,
      I3 => douta(5),
      I4 => pb_out(0),
      I5 => \p1_q[7]_i_16_0\,
      O => rd_q_reg_1
    );
\p1_q[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004000A0000"
    )
        port map (
      I0 => \p1_q[6]_i_3_0\,
      I1 => take_branch_q_i_8(4),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \p1_q[6]_i_10_n_0\
    );
\p1_q[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000E2E2F0F0"
    )
        port map (
      I0 => \p1_q[6]_i_25_n_0\,
      I1 => \p1_q[6]_i_3_0\,
      I2 => \^fsm_onehot_mstate_q_reg[4]_1\,
      I3 => \p1_q[6]_i_26_n_0\,
      I4 => \p1_q[6]_i_3_1\,
      I5 => \p1_q[6]_i_3_2\,
      O => \p1_q[6]_i_11_n_0\
    );
\p1_q[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000020020"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \p1_q[6]_i_3_0\,
      O => \p1_q[6]_i_12_n_0\
    );
\p1_q[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A00AAAA2AAAAA"
    )
        port map (
      I0 => \p1_q[6]_i_5\,
      I1 => \p1_q[2]_i_2\,
      I2 => douta(6),
      I3 => \^psen_q_reg_0\,
      I4 => \^rd_q_reg_0\,
      I5 => \p1_q[7]_i_16\(6),
      O => psen_q_reg_1
    );
\p1_q[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000020000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => take_branch_q_i_8(3),
      I5 => \^second_cycle_q_reg_0\,
      O => \p1_q[6]_i_25_n_0\
    );
\p1_q[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE7"
    )
        port map (
      I0 => \p1_q[6]_i_3_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^second_cycle_q_reg_0\,
      O => \p1_q[6]_i_26_n_0\
    );
\p1_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEECCEEFFFF00F0"
    )
        port map (
      I0 => \p1_q[6]_i_10_n_0\,
      I1 => \p1_q[6]_i_11_n_0\,
      I2 => \p1_q[6]_i_12_n_0\,
      I3 => \p2_q_reg[6]\,
      I4 => \p2_q_reg[6]_0\,
      I5 => \p2_q_reg[6]_1\,
      O => \opc_opcode_q_reg[5]\
    );
\p1_q[6]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => take_branch_q_i_8(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \opc_opcode_q_reg[3]\
    );
\p1_q[6]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFCCCF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => take_branch_q_i_8(2),
      O => \^fsm_onehot_mstate_q_reg[4]_8\
    );
\p1_q[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFFFF5F"
    )
        port map (
      I0 => \program_counter_q_reg[7]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^second_cycle_q_reg_0\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \FSM_onehot_mstate_q_reg[0]_6\
    );
\p1_q[6]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^fsm_onehot_mstate_q_reg[2]_4\
    );
\p1_q[6]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCFCAAAAFFFF"
    )
        port map (
      I0 => \^second_cycle_q_reg_11\,
      I1 => \^fsm_onehot_mstate_q_reg[4]_8\,
      I2 => \p1_q[6]_i_31\,
      I3 => \^fsm_onehot_mstate_q_reg[4]_7\,
      I4 => \p1_q_reg[7]\(4),
      I5 => \p1_q_reg[7]\(3),
      O => \mnemonic_q_reg[5]\
    );
\p1_q[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => second_cycle_q_reg_9
    );
\p1_q[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \^fsm_onehot_mstate_q_reg[4]_0\
    );
\p1_q[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80208AAA80000"
    )
        port map (
      I0 => \p1_q[7]_i_44_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \p1_q[7]_i_8\,
      I5 => \p1_q[7]_i_8_0\,
      O => \FSM_onehot_mstate_q_reg[4]_6\
    );
\p1_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_onehot_mstate_q_reg[4]_7\,
      I2 => \^q\(2),
      I3 => \^second_cycle_q_reg_0\,
      I4 => \p1_q_reg[7]\(1),
      I5 => \p1_q_reg[7]\(4),
      O => \FSM_onehot_mstate_q_reg[0]_10\
    );
\p1_q[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0ACA0"
    )
        port map (
      I0 => \p1_q[7]_i_16\(7),
      I1 => \^rd_q_reg_0\,
      I2 => \^psen_q_reg_0\,
      I3 => douta(7),
      I4 => pb_out(0),
      I5 => \p1_q[7]_i_16_0\,
      O => rd_q_reg_2
    );
\p1_q[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^second_cycle_q_reg_0\,
      O => \p1_q[7]_i_44_n_0\
    );
\p1_q[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \p1_q_reg[7]\(4),
      I1 => \p1_q_reg[7]\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \mnemonic_q_reg[5]_0\
    );
\p1_q[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001C00000010"
    )
        port map (
      I0 => \p1_q_reg[7]\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \p1_q_reg[7]\(4),
      O => \mnemonic_q_reg[4]_1\
    );
\p1_q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      O => \^fsm_onehot_mstate_q_reg[4]_7\
    );
\p2_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFBA"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[4]_4\,
      I1 => \^second_cycle_q_reg_0\,
      I2 => \p2_o_reg[0]\,
      I3 => \p2_o[3]_i_4_n_0\,
      I4 => \p2_o[3]_i_5_n_0\,
      I5 => \^second_cycle_q_reg_3\,
      O => second_cycle_q_reg_2
    );
\p2_o[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A8000202A0"
    )
        port map (
      I0 => \p2_q_reg[3]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^second_cycle_q_reg_0\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p2_o[3]_i_4_n_0\
    );
\p2_o[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^second_cycle_q_reg_0\,
      I4 => \pmem_addr_q_reg[11]\,
      I5 => \^q\(2),
      O => \p2_o[3]_i_5_n_0\
    );
\p2_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \p2_q_reg[3]\(0),
      I1 => \^q\(2),
      I2 => \^second_cycle_q_reg_0\,
      I3 => \dmem_addr_q[5]_i_4_n_0\,
      I4 => \^use_xtal_div.xtal_q_reg[1]_0\,
      I5 => \p2_q_reg[3]_0\,
      O => \FSM_onehot_mstate_q_reg[2]_1\(0)
    );
\p2_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => second_cycle_q_reg_12
    );
\pmem_addr_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0FFFF00D000D0"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \pmem_addr_q_reg[11]\,
      I2 => \^use_xtal_div.xtal_q_reg[1]_0\,
      I3 => \^fsm_onehot_mstate_q_reg[0]_1\,
      I4 => \pmem_addr_q_reg[11]_0\,
      I5 => \^fsm_onehot_mstate_q_reg[4]_5\,
      O => second_cycle_q_reg_4(0)
    );
\pmem_addr_q[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \^fsm_onehot_mstate_q_reg[0]_1\
    );
\pmem_addr_q[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^second_cycle_q_reg_0\,
      O => \^fsm_onehot_mstate_q_reg[4]_5\
    );
\prescaler_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[0]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[1]_1\,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \use_xtal_div.xtal_q_reg[0]_0\(0)
    );
\program_counter_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[0]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[1]_1\,
      I2 => \program_counter_q_reg[7]\,
      I3 => \program_counter_q[7]_i_4_n_0\,
      O => p_0_in(1)
    );
\program_counter_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044444"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[0]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[1]_1\,
      I2 => \program_counter_q_reg[7]\,
      I3 => \program_counter_q[7]_i_4_n_0\,
      I4 => \program_counter_q_reg[7]_0\,
      O => p_0_in(0)
    );
\program_counter_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEFFFEFFFEF"
    )
        port map (
      I0 => \program_counter_q[7]_i_8_n_0\,
      I1 => \program_counter_q_reg[7]_1\,
      I2 => \^fsm_onehot_mstate_q_reg[4]_0\,
      I3 => int_pending_s,
      I4 => \^second_cycle_q_reg_5\,
      I5 => \program_counter_q_reg[7]_2\,
      O => \program_counter_q[7]_i_4_n_0\
    );
\program_counter_q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \pmem_addr_q_reg[11]\,
      O => \program_counter_q[7]_i_8_n_0\
    );
psen_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => second_cycle_q_reg_15,
      D => psen_q_reg_7,
      Q => \^psen_q_reg_0\
    );
\psw_q[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^second_cycle_q_reg_0\,
      I2 => take_branch_q_i_8(3),
      I3 => \p1_q_reg[7]\(2),
      I4 => \^q\(0),
      I5 => \^fsm_onehot_mstate_q_reg[4]_7\,
      O => \FSM_onehot_mstate_q_reg[2]_5\
    );
\psw_q[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \p1_q_reg[7]\(3),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \mnemonic_q_reg[4]_0\
    );
rd_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => second_cycle_q_reg_15,
      D => rd_q_reg_3,
      Q => \^rd_q_reg_0\
    );
second_cycle_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => second_cycle_q_reg_15,
      D => second_cycle_q_reg_14,
      Q => \^second_cycle_q_reg_0\
    );
take_branch_q_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^second_cycle_q_reg_0\,
      I5 => take_branch_q_i_8(6),
      O => \FSM_onehot_mstate_q_reg[2]_0\
    );
\temp_req_q[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \p1_q_reg[7]\(1),
      O => \FSM_onehot_mstate_q_reg[4]_2\
    );
\temp_req_q[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^second_cycle_q_reg_0\,
      I3 => \^q\(4),
      I4 => \^q\(1),
      O => \^fsm_onehot_mstate_q_reg[0]_4\
    );
\temp_req_q[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => second_cycle_q_reg_13
    );
\temp_req_q[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \^fsm_onehot_mstate_q_reg[4]_3\
    );
timer_flag_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^second_cycle_q_reg_0\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \^second_cycle_q_reg_5\
    );
\use_xtal_div.xtal_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[0]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[1]_1\,
      O => \use_xtal_div.xtal_q[0]_i_1_n_0\
    );
\use_xtal_div.xtal_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_xtal_div.xtal_q_reg[0]_1\,
      I1 => \^use_xtal_div.xtal_q_reg[1]_1\,
      O => \use_xtal_div.xtal_q[1]_i_1_n_0\
    );
\use_xtal_div.xtal_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => second_cycle_q_reg_15,
      D => \use_xtal_div.xtal_q[0]_i_1_n_0\,
      Q => \^use_xtal_div.xtal_q_reg[0]_1\
    );
\use_xtal_div.xtal_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => second_cycle_q_reg_15,
      D => \use_xtal_div.xtal_q[1]_i_1_n_0\,
      Q => \^use_xtal_div.xtal_q_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_cond_branch is
  port (
    cnd_take_branch_s : out STD_LOGIC;
    take_branch_q_reg_0 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    take_branch_q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_cond_branch : entity is "t48_cond_branch";
end dkong_dkong_system_wrapper_0_0_t48_cond_branch;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_cond_branch is
begin
take_branch_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => take_branch_q_reg_1,
      D => take_branch_q_reg_0,
      Q => cnd_take_branch_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_db_bus is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    \bus_q_reg[7]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_db_bus : entity is "t48_db_bus";
end dkong_dkong_system_wrapper_0_0_t48_db_bus;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_db_bus is
begin
\bus_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(0),
      Q => Q(0)
    );
\bus_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(1),
      Q => Q(1)
    );
\bus_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(2),
      Q => Q(2)
    );
\bus_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(3),
      Q => Q(3)
    );
\bus_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(4),
      Q => Q(4)
    );
\bus_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(5),
      Q => Q(5)
    );
\bus_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(6),
      Q => Q(6)
    );
\bus_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \bus_q_reg[7]_1\,
      D => \bus_q_reg[7]_0\(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl is
  port (
    \dmem_addr_q_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dmem_addr_q_reg[3]_1\ : in STD_LOGIC;
    psw_bs_s : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    soundclk : in STD_LOGIC;
    \dmem_addr_q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl : entity is "t48_dmem_ctrl";
end dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\dmem_addr_q[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dmem_addr_q_reg[3]_1\,
      I2 => psw_bs_s,
      O => \dmem_addr_q_reg[3]_0\
    );
\dmem_addr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \dmem_addr_q_reg[0]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\dmem_addr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \dmem_addr_q_reg[0]_0\,
      D => D(1),
      Q => \^q\(1)
    );
\dmem_addr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \dmem_addr_q_reg[0]_0\,
      D => D(2),
      Q => \^q\(2)
    );
\dmem_addr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \dmem_addr_q_reg[0]_0\,
      D => D(3),
      Q => \^q\(3)
    );
\dmem_addr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \dmem_addr_q_reg[0]_0\,
      D => D(4),
      Q => \^q\(4)
    );
\dmem_addr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \dmem_addr_q_reg[0]_0\,
      D => D(5),
      Q => \^q\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_int is
  port (
    cnd_tf_s : out STD_LOGIC;
    timer_int_enable_q_reg_0 : out STD_LOGIC;
    int_type_q : out STD_LOGIC;
    timer_overflow_q_reg_0 : out STD_LOGIC;
    ale_q : out STD_LOGIC;
    int_q_reg_0 : out STD_LOGIC;
    int_enable_q_reg_0 : out STD_LOGIC;
    int_in_progress_q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[1]\ : out STD_LOGIC;
    \outreg_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_int_state_q_reg[1]_0\ : out STD_LOGIC;
    dmem_addr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \outreg_reg[5]\ : out STD_LOGIC;
    \outreg_reg[0]\ : out STD_LOGIC;
    \mnemonic_q_reg[1]\ : out STD_LOGIC;
    \dmem_addr_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \outreg_reg[7]\ : out STD_LOGIC;
    \accumulator_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \program_counter_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \outreg_reg[4]\ : out STD_LOGIC;
    \outreg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \outreg_reg[3]\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[6]\ : out STD_LOGIC;
    \FSM_onehot_int_state_q_reg[1]_1\ : out STD_LOGIC;
    timer_int_enable_q_reg_1 : out STD_LOGIC;
    int_in_progress_q : out STD_LOGIC;
    timer_flag_q_reg_0 : out STD_LOGIC;
    \mnemonic_q_reg[1]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[3]\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[1]\ : out STD_LOGIC;
    \program_counter_q_reg[9]\ : out STD_LOGIC;
    \program_counter_q_reg[8]\ : out STD_LOGIC;
    \psw_q_reg[3]\ : out STD_LOGIC;
    \psw_q_reg[2]\ : out STD_LOGIC;
    \psw_q_reg[1]\ : out STD_LOGIC;
    \psw_q_reg[0]\ : out STD_LOGIC;
    \sp_q_reg[2]\ : out STD_LOGIC;
    \sp_q_reg[0]\ : out STD_LOGIC;
    \sp_q_reg[0]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]_1\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]_2\ : out STD_LOGIC;
    timer_flag_q_reg_1 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    ale_q_reg_0 : in STD_LOGIC;
    timer_int_enable_q_reg_2 : in STD_LOGIC;
    int_type_q_reg_0 : in STD_LOGIC;
    timer_overflow_q_reg_1 : in STD_LOGIC;
    ale_q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_q_reg_1 : in STD_LOGIC;
    int_enable_q_reg_1 : in STD_LOGIC;
    int_in_progress_q_reg_1 : in STD_LOGIC;
    \temp_req_q_reg[5]\ : in STD_LOGIC;
    \p2_q_reg[3]\ : in STD_LOGIC;
    timer_overflow_q_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \p1_q[3]_i_4_0\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_0\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_1\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dmem_addr_q : in STD_LOGIC;
    \program_counter_q_reg[11]\ : in STD_LOGIC;
    \program_counter_q_reg[11]_0\ : in STD_LOGIC;
    \FSM_onehot_int_state_q[2]_i_2_0\ : in STD_LOGIC;
    \FSM_onehot_int_state_q[2]_i_2_1\ : in STD_LOGIC;
    clk_multi_cycle_s : in STD_LOGIC;
    \temp_req_q_reg[7]\ : in STD_LOGIC;
    \accu_shadow_q_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accu_shadow_q_reg[7]_0\ : in STD_LOGIC;
    program_counter_q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \pmem_addr_q_reg[7]\ : in STD_LOGIC;
    \p2_q_reg[7]\ : in STD_LOGIC;
    \temp_req_q_reg[5]_0\ : in STD_LOGIC;
    \temp_req_q_reg[6]\ : in STD_LOGIC;
    \temp_req_q_reg[5]_1\ : in STD_LOGIC;
    \counter_q_reg[6]_0\ : in STD_LOGIC;
    \counter_q_reg[6]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_q_reg[5]\ : in STD_LOGIC;
    \p2_q_reg[6]\ : in STD_LOGIC;
    \p2_q_reg[5]\ : in STD_LOGIC;
    \p2_q_reg[5]_0\ : in STD_LOGIC;
    outreg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dmem_addr_q_reg[2]\ : in STD_LOGIC;
    psw_bs_s : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \opc_opcode_q_reg[2]\ : in STD_LOGIC;
    \p2_q_reg[4]\ : in STD_LOGIC;
    \dmem_addr_q_reg[3]\ : in STD_LOGIC;
    \p2_q_reg[3]_0\ : in STD_LOGIC;
    \p2_q_reg[3]_1\ : in STD_LOGIC;
    \p2_q_reg[3]_2\ : in STD_LOGIC;
    \program_counter_q_reg[0]\ : in STD_LOGIC;
    \p2_q_reg[0]\ : in STD_LOGIC;
    \p2_q_reg[1]\ : in STD_LOGIC;
    \counter_q_reg[6]_2\ : in STD_LOGIC;
    \p2_q_reg[6]_0\ : in STD_LOGIC;
    \p2_q_reg[6]_1\ : in STD_LOGIC;
    \sp_q_reg[1]\ : in STD_LOGIC;
    \sp_q_reg[2]_0\ : in STD_LOGIC;
    \sp_q_reg[0]_1\ : in STD_LOGIC;
    \sp_q_reg[1]_0\ : in STD_LOGIC;
    \sp_q_reg[1]_1\ : in STD_LOGIC;
    \p2_q_reg[2]\ : in STD_LOGIC;
    \p2_q_reg[2]_0\ : in STD_LOGIC;
    \p2_q_reg[2]_1\ : in STD_LOGIC;
    \p2_q_reg[2]_2\ : in STD_LOGIC;
    \p2_q_reg[2]_3\ : in STD_LOGIC;
    \p2_q_reg[2]_4\ : in STD_LOGIC;
    \p1_q[2]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p2_q_reg[2]_5\ : in STD_LOGIC;
    \p2_q_reg[0]_0\ : in STD_LOGIC;
    \p2_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p2_q_reg[0]_1\ : in STD_LOGIC;
    \p2_q_reg[0]_2\ : in STD_LOGIC;
    \p2_q_reg[3]_3\ : in STD_LOGIC;
    \p1_q[3]_i_3_0\ : in STD_LOGIC;
    dac_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p2_q_reg[4]_0\ : in STD_LOGIC;
    \p1_q[3]_i_3_1\ : in STD_LOGIC;
    \p2_q_reg[4]_1\ : in STD_LOGIC;
    \p2_q_reg[4]_2\ : in STD_LOGIC;
    \p2_q_reg[4]_3\ : in STD_LOGIC;
    \p2_q_reg[5]_1\ : in STD_LOGIC;
    \p2_q_reg[5]_2\ : in STD_LOGIC;
    \p2_q_reg[5]_3\ : in STD_LOGIC;
    \p2_q_reg[7]_1\ : in STD_LOGIC;
    \p1_q[7]_i_7_0\ : in STD_LOGIC;
    \p1_q[7]_i_7_1\ : in STD_LOGIC;
    \p2_q_reg[2]_6\ : in STD_LOGIC;
    \p2_q_reg[2]_7\ : in STD_LOGIC;
    \p2_q_reg[1]_0\ : in STD_LOGIC;
    \p2_q_reg[1]_1\ : in STD_LOGIC;
    \p2_q_reg[0]_3\ : in STD_LOGIC;
    \p2_q_reg[1]_2\ : in STD_LOGIC;
    \p2_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p2_q_reg[1]_3\ : in STD_LOGIC;
    \p2_q_reg[1]_4\ : in STD_LOGIC;
    \p2_q_reg[1]_5\ : in STD_LOGIC;
    \p1_q[6]_i_23\ : in STD_LOGIC;
    \p1_q[6]_i_23_0\ : in STD_LOGIC;
    \p1_q[6]_i_23_1\ : in STD_LOGIC;
    mb_q : in STD_LOGIC;
    \p2_q_reg[3]_4\ : in STD_LOGIC;
    int_in_progress_q_reg_2 : in STD_LOGIC;
    take_branch_q_reg : in STD_LOGIC;
    \program_counter_q_reg[8]_0\ : in STD_LOGIC;
    \program_counter_q_reg[9]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \program_counter_q_reg[8]_1\ : in STD_LOGIC;
    \psw_q_reg[3]_0\ : in STD_LOGIC;
    \sp_q_reg[0]_2\ : in STD_LOGIC;
    \psw_q_reg[3]_1\ : in STD_LOGIC;
    \psw_q_reg[3]_2\ : in STD_LOGIC;
    psw_carry_s : in STD_LOGIC;
    \psw_q_reg[2]_0\ : in STD_LOGIC;
    \psw_q_reg[2]_1\ : in STD_LOGIC;
    psw_aux_carry_s : in STD_LOGIC;
    \psw_q_reg[1]_0\ : in STD_LOGIC;
    psw_f0_s : in STD_LOGIC;
    \psw_q_reg[0]_0\ : in STD_LOGIC;
    sp_q : in STD_LOGIC;
    \sp_q_reg[0]_3\ : in STD_LOGIC;
    \sp_q_reg[0]_4\ : in STD_LOGIC;
    \sp_q_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_int : entity is "t48_int";
end dkong_dkong_system_wrapper_0_0_t48_int;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_int is
  signal \FSM_onehot_int_state_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_int_state_q_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_int_state_q_reg[1]_1\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \^cnd_tf_s\ : STD_LOGIC;
  signal \^dmem_addr_q_reg[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^int_enable_q_reg_0\ : STD_LOGIC;
  signal \^int_in_progress_q_reg_0\ : STD_LOGIC;
  signal \^int_q_reg_0\ : STD_LOGIC;
  signal int_state_q : STD_LOGIC;
  signal \^int_type_q\ : STD_LOGIC;
  signal \^mnemonic_q_reg[1]\ : STD_LOGIC;
  signal \^outreg_reg[0]\ : STD_LOGIC;
  signal \^outreg_reg[1]\ : STD_LOGIC;
  signal \^outreg_reg[2]\ : STD_LOGIC;
  signal \^outreg_reg[3]\ : STD_LOGIC;
  signal \^outreg_reg[4]\ : STD_LOGIC;
  signal \^outreg_reg[5]\ : STD_LOGIC;
  signal \^outreg_reg[6]\ : STD_LOGIC;
  signal \^outreg_reg[7]\ : STD_LOGIC;
  signal \p1_q[0]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \sp_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \^timer_int_enable_q_reg_0\ : STD_LOGIC;
  signal \^timer_overflow_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_int_state_q[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \FSM_onehot_int_state_q[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \FSM_onehot_int_state_q[2]_i_4\ : label is "soft_lutpair197";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_int_state_q_reg[0]\ : label is "idle:001,pending:010,int:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_int_state_q_reg[1]\ : label is "idle:001,pending:010,int:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_int_state_q_reg[2]\ : label is "idle:001,pending:010,int:100,";
  attribute SOFT_HLUTNM of \accu_shadow_q[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \accu_shadow_q[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \accu_shadow_q[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \accu_shadow_q[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \accu_shadow_q[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \accu_shadow_q[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \accu_shadow_q[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \accu_shadow_q[7]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \counter_q[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dmem_addr_q[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \pmem_addr_q[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \pmem_addr_q[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \pmem_addr_q[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \pmem_addr_q[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pmem_addr_q[4]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \pmem_addr_q[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \pmem_addr_q[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \pmem_addr_q[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \program_counter_q[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \temp_req_q[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \temp_req_q[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \temp_req_q[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \temp_req_q[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \temp_req_q[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of timer_overflow_q_i_2 : label is "soft_lutpair197";
begin
  \FSM_onehot_int_state_q_reg[1]_0\ <= \^fsm_onehot_int_state_q_reg[1]_0\;
  \FSM_onehot_int_state_q_reg[1]_1\ <= \^fsm_onehot_int_state_q_reg[1]_1\;
  cnd_tf_s <= \^cnd_tf_s\;
  \dmem_addr_q_reg[5]\(5 downto 0) <= \^dmem_addr_q_reg[5]\(5 downto 0);
  int_enable_q_reg_0 <= \^int_enable_q_reg_0\;
  int_in_progress_q_reg_0 <= \^int_in_progress_q_reg_0\;
  int_q_reg_0 <= \^int_q_reg_0\;
  int_type_q <= \^int_type_q\;
  \mnemonic_q_reg[1]\ <= \^mnemonic_q_reg[1]\;
  \outreg_reg[0]\ <= \^outreg_reg[0]\;
  \outreg_reg[1]\ <= \^outreg_reg[1]\;
  \outreg_reg[2]\ <= \^outreg_reg[2]\;
  \outreg_reg[3]\ <= \^outreg_reg[3]\;
  \outreg_reg[4]\ <= \^outreg_reg[4]\;
  \outreg_reg[5]\ <= \^outreg_reg[5]\;
  \outreg_reg[6]\ <= \^outreg_reg[6]\;
  \outreg_reg[7]\ <= \^outreg_reg[7]\;
  timer_int_enable_q_reg_0 <= \^timer_int_enable_q_reg_0\;
  timer_overflow_q_reg_0 <= \^timer_overflow_q_reg_0\;
\FSM_onehot_int_state_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_int_state_q_reg_n_0_[2]\,
      I1 => int_state_q,
      I2 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      O => \FSM_onehot_int_state_q[0]_i_1_n_0\
    );
\FSM_onehot_int_state_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      I1 => int_state_q,
      I2 => \^fsm_onehot_int_state_q_reg[1]_0\,
      O => \FSM_onehot_int_state_q[1]_i_1_n_0\
    );
\FSM_onehot_int_state_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I1 => int_state_q,
      I2 => \FSM_onehot_int_state_q_reg_n_0_[2]\,
      O => \FSM_onehot_int_state_q[2]_i_1_n_0\
    );
\FSM_onehot_int_state_q[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => \program_counter_q_reg[11]\,
      I1 => \program_counter_q_reg[11]_0\,
      I2 => \FSM_onehot_int_state_q[2]_i_3_n_0\,
      I3 => \FSM_onehot_int_state_q_reg_n_0_[2]\,
      I4 => \^mnemonic_q_reg[1]\,
      O => int_state_q
    );
\FSM_onehot_int_state_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_int_state_q[2]_i_4_n_0\,
      I1 => \FSM_onehot_int_state_q[2]_i_2_0\,
      I2 => \FSM_onehot_int_state_q[2]_i_2_1\,
      I3 => clk_multi_cycle_s,
      I4 => \^int_in_progress_q_reg_0\,
      I5 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      O => \FSM_onehot_int_state_q[2]_i_3_n_0\
    );
\FSM_onehot_int_state_q[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \p2_q_reg[3]\,
      I1 => timer_overflow_q_reg_2,
      I2 => \^fsm_onehot_int_state_q_reg[1]_0\,
      O => \FSM_onehot_int_state_q[2]_i_4_n_0\
    );
\FSM_onehot_int_state_q_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => soundclk,
      CE => '1',
      D => \FSM_onehot_int_state_q[0]_i_1_n_0\,
      PRE => ale_q_reg_0,
      Q => \FSM_onehot_int_state_q_reg_n_0_[0]\
    );
\FSM_onehot_int_state_q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => \FSM_onehot_int_state_q[1]_i_1_n_0\,
      Q => \^fsm_onehot_int_state_q_reg[1]_0\
    );
\FSM_onehot_int_state_q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => \FSM_onehot_int_state_q[2]_i_1_n_0\,
      Q => \FSM_onehot_int_state_q_reg_n_0_[2]\
    );
\accu_shadow_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(0),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[0]\,
      O => \accumulator_q_reg[7]\(0)
    );
\accu_shadow_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(1),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[1]\,
      O => \accumulator_q_reg[7]\(1)
    );
\accu_shadow_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(2),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[2]\,
      O => \accumulator_q_reg[7]\(2)
    );
\accu_shadow_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(3),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[3]\,
      O => \accumulator_q_reg[7]\(3)
    );
\accu_shadow_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(4),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[4]\,
      O => \accumulator_q_reg[7]\(4)
    );
\accu_shadow_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(5),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[5]\,
      O => \accumulator_q_reg[7]\(5)
    );
\accu_shadow_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(6),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[6]\,
      O => \accumulator_q_reg[7]\(6)
    );
\accu_shadow_q[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(7),
      I1 => \accu_shadow_q_reg[7]_0\,
      I2 => \^outreg_reg[7]\,
      O => \accumulator_q_reg[7]\(7)
    );
ale_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => ale_q_reg_1(0),
      Q => ale_q
    );
\counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^outreg_reg[0]\,
      I1 => \counter_q_reg[6]_0\,
      I2 => \counter_q_reg[6]_1\(0),
      O => \counter_q_reg[6]\(0)
    );
\counter_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^outreg_reg[1]\,
      I1 => \counter_q_reg[6]_0\,
      I2 => \counter_q_reg[6]_1\(0),
      I3 => \counter_q_reg[6]_1\(1),
      O => \counter_q_reg[6]\(1)
    );
\counter_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^outreg_reg[4]\,
      I1 => \counter_q_reg[6]_0\,
      I2 => \counter_q_reg[6]_1\(2),
      I3 => \counter_q_reg[4]\,
      O => \counter_q_reg[6]\(2)
    );
\counter_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^outreg_reg[5]\,
      I1 => \counter_q_reg[6]_0\,
      I2 => \counter_q_reg[6]_1\(3),
      I3 => \counter_q_reg[5]\,
      O => \counter_q_reg[6]\(3)
    );
\counter_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^outreg_reg[6]\,
      I1 => \counter_q_reg[6]_0\,
      I2 => \counter_q_reg[6]_1\(4),
      I3 => \counter_q_reg[6]_2\,
      O => \counter_q_reg[6]\(4)
    );
\dmem_addr_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \dmem_addr_q_reg[5]_0\,
      I1 => \dmem_addr_q_reg[5]_1\,
      I2 => \^outreg_reg[0]\,
      O => \^dmem_addr_q_reg[5]\(0)
    );
\dmem_addr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F4444444F444"
    )
        port map (
      I0 => \dmem_addr_q_reg[2]\,
      I1 => \^outreg_reg[1]\,
      I2 => \dmem_addr_q_reg[5]_2\(1),
      I3 => \dmem_addr_q_reg[5]_1\,
      I4 => \dmem_addr_q_reg[5]_0\,
      I5 => \^outreg_reg[0]\,
      O => \^dmem_addr_q_reg[5]\(1)
    );
\dmem_addr_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F4444444F444"
    )
        port map (
      I0 => \dmem_addr_q_reg[2]\,
      I1 => \^outreg_reg[2]\,
      I2 => \dmem_addr_q_reg[5]_2\(2),
      I3 => \dmem_addr_q_reg[5]_1\,
      I4 => \dmem_addr_q_reg[5]_0\,
      I5 => \^outreg_reg[1]\,
      O => \^dmem_addr_q_reg[5]\(2)
    );
\dmem_addr_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C5CFC0C"
    )
        port map (
      I0 => \^outreg_reg[2]\,
      I1 => \dmem_addr_q_reg[3]\,
      I2 => \dmem_addr_q_reg[5]_0\,
      I3 => \^outreg_reg[3]\,
      I4 => \dmem_addr_q_reg[5]_1\,
      O => \^dmem_addr_q_reg[5]\(3)
    );
\dmem_addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^outreg_reg[2]\,
      I1 => \^outreg_reg[4]\,
      I2 => \dmem_addr_q_reg[5]_0\,
      I3 => \dmem_addr_q_reg[5]_2\(4),
      I4 => \dmem_addr_q_reg[2]\,
      I5 => psw_bs_s,
      O => \^dmem_addr_q_reg[5]\(4)
    );
\dmem_addr_q[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^outreg_reg[5]\,
      I1 => \dmem_addr_q_reg[5]_0\,
      I2 => \dmem_addr_q_reg[5]_1\,
      I3 => \dmem_addr_q_reg[5]_2\(5),
      O => \^dmem_addr_q_reg[5]\(5)
    );
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6540058005CF71C"
    )
        port map (
      I0 => \p1_q[2]_i_3_0\(0),
      I1 => \p1_q[2]_i_3_0\(1),
      I2 => \p1_q[2]_i_3_0\(2),
      I3 => \p1_q[2]_i_3_0\(3),
      I4 => \p1_q[2]_i_3_0\(4),
      I5 => \p1_q[2]_i_3_0\(5),
      O => \opc_opcode_q_reg[0]\
    );
\g1_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540010005C0058"
    )
        port map (
      I0 => \p1_q[2]_i_3_0\(0),
      I1 => \p1_q[2]_i_3_0\(1),
      I2 => \p1_q[2]_i_3_0\(2),
      I3 => \p1_q[2]_i_3_0\(3),
      I4 => \p1_q[2]_i_3_0\(4),
      I5 => \p1_q[2]_i_3_0\(5),
      O => \opc_opcode_q_reg[0]_0\
    );
\g2_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F0018F75FF75B"
    )
        port map (
      I0 => \p1_q[2]_i_3_0\(0),
      I1 => \p1_q[2]_i_3_0\(1),
      I2 => \p1_q[2]_i_3_0\(2),
      I3 => \p1_q[2]_i_3_0\(3),
      I4 => \p1_q[2]_i_3_0\(4),
      I5 => \p1_q[2]_i_3_0\(5),
      O => \opc_opcode_q_reg[0]_1\
    );
\g3_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054FF58001C0050"
    )
        port map (
      I0 => \p1_q[2]_i_3_0\(0),
      I1 => \p1_q[2]_i_3_0\(1),
      I2 => \p1_q[2]_i_3_0\(2),
      I3 => \p1_q[2]_i_3_0\(3),
      I4 => \p1_q[2]_i_3_0\(4),
      I5 => \p1_q[2]_i_3_0\(5),
      O => \opc_opcode_q_reg[0]_2\
    );
int_enable_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => int_enable_q_reg_1,
      Q => \^int_enable_q_reg_0\
    );
int_in_progress_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => int_in_progress_q_reg_2,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(4),
      O => \^mnemonic_q_reg[1]\
    );
int_in_progress_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => int_in_progress_q_reg_1,
      Q => \^int_in_progress_q_reg_0\
    );
int_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => int_q_reg_1,
      Q => \^int_q_reg_0\
    );
int_type_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^int_q_reg_0\,
      I1 => \^int_enable_q_reg_0\,
      I2 => \^timer_overflow_q_reg_0\,
      I3 => \^mnemonic_q_reg[1]\,
      O => int_in_progress_q
    );
int_type_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => int_type_q_reg_0,
      Q => \^int_type_q\
    );
\mem_reg_0_63_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \dmem_addr_q_reg[5]_0\,
      I1 => \dmem_addr_q_reg[5]_1\,
      I2 => \^outreg_reg[0]\,
      I3 => dmem_addr_q,
      I4 => \dmem_addr_q_reg[5]_2\(0),
      O => dmem_addr(0)
    );
mem_reg_0_63_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(1),
      I1 => dmem_addr_q,
      I2 => \dmem_addr_q_reg[5]_2\(1),
      O => dmem_addr(1)
    );
mem_reg_0_63_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(2),
      I1 => dmem_addr_q,
      I2 => \dmem_addr_q_reg[5]_2\(2),
      O => dmem_addr(2)
    );
mem_reg_0_63_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(3),
      I1 => dmem_addr_q,
      I2 => \dmem_addr_q_reg[5]_2\(3),
      O => dmem_addr(3)
    );
mem_reg_0_63_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(4),
      I1 => dmem_addr_q,
      I2 => \dmem_addr_q_reg[5]_2\(4),
      O => dmem_addr(4)
    );
\mem_reg_0_63_0_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FF00"
    )
        port map (
      I0 => \^outreg_reg[5]\,
      I1 => \dmem_addr_q_reg[5]_0\,
      I2 => \dmem_addr_q_reg[5]_1\,
      I3 => \dmem_addr_q_reg[5]_2\(5),
      I4 => dmem_addr_q,
      O => dmem_addr(5)
    );
\opc_opcode_q_rep[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^outreg_reg[2]\,
      I1 => \opc_opcode_q_reg[2]\,
      O => \outreg_reg[4]_0\(0)
    );
\opc_opcode_q_rep[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^outreg_reg[4]\,
      I1 => \opc_opcode_q_reg[2]\,
      O => \outreg_reg[4]_0\(1)
    );
\p1_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A8000000A8"
    )
        port map (
      I0 => \p2_q_reg[0]\,
      I1 => \p2_q_reg[5]_0\,
      I2 => outreg(0),
      I3 => \p1_q[0]_i_3_n_0\,
      I4 => \p1_q[7]_i_8_n_0\,
      I5 => \p1_q[0]_i_4_n_0\,
      O => \^outreg_reg[0]\
    );
\p1_q[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD55DD55DD5503FF"
    )
        port map (
      I0 => \p1_q[2]_i_3_0\(5),
      I1 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I2 => \p1_q[2]_i_3_0\(0),
      I3 => \p2_q_reg[1]_3\,
      I4 => \p2_q_reg[0]_4\(0),
      I5 => \p2_q_reg[0]_4\(2),
      O => \p1_q[0]_i_10_n_0\
    );
\p1_q[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1FFF1"
    )
        port map (
      I0 => \p2_q_reg[0]_0\,
      I1 => \p2_q_reg[7]_0\(0),
      I2 => \p2_q_reg[0]_1\,
      I3 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I4 => \p2_q_reg[0]_2\,
      O => \p1_q[0]_i_3_n_0\
    );
\p1_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353535353535373"
    )
        port map (
      I0 => \p1_q[0]_i_10_n_0\,
      I1 => \p2_q_reg[0]_3\,
      I2 => \p2_q_reg[1]_2\,
      I3 => \p2_q_reg[0]_4\(2),
      I4 => \p2_q_reg[0]_4\(0),
      I5 => \p2_q_reg[1]_3\,
      O => \p1_q[0]_i_4_n_0\
    );
\p1_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000E0E"
    )
        port map (
      I0 => \p2_q_reg[5]_0\,
      I1 => outreg(1),
      I2 => \p1_q[1]_i_2_n_0\,
      I3 => \p1_q[1]_i_3_n_0\,
      I4 => \p1_q[7]_i_8_n_0\,
      I5 => \p2_q_reg[1]\,
      O => \^outreg_reg[1]\
    );
\p1_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1FFF1"
    )
        port map (
      I0 => \p2_q_reg[0]_0\,
      I1 => \p2_q_reg[7]_0\(1),
      I2 => \p2_q_reg[1]_0\,
      I3 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I4 => \p2_q_reg[1]_1\,
      O => \p1_q[1]_i_2_n_0\
    );
\p1_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF95800000"
    )
        port map (
      I0 => \p2_q_reg[1]_4\,
      I1 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I2 => \p2_q_reg[1]_3\,
      I3 => \p1_q[2]_i_3_0\(6),
      I4 => \p2_q_reg[1]_2\,
      I5 => \p2_q_reg[1]_5\,
      O => \p1_q[1]_i_3_n_0\
    );
\p1_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E000E"
    )
        port map (
      I0 => \p2_q_reg[5]_0\,
      I1 => outreg(2),
      I2 => \p1_q[2]_i_2_n_0\,
      I3 => \p1_q[7]_i_8_n_0\,
      I4 => \p1_q[2]_i_3_n_0\,
      I5 => \p2_q_reg[2]\,
      O => \^outreg_reg[2]\
    );
\p1_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FFFFFF10"
    )
        port map (
      I0 => \p2_q_reg[7]_0\(2),
      I1 => \p2_q_reg[0]_0\,
      I2 => \p2_q_reg[3]_3\,
      I3 => \p2_q_reg[2]_6\,
      I4 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I5 => \p2_q_reg[2]_7\,
      O => \p1_q[2]_i_2_n_0\
    );
\p1_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \p1_q[2]_i_7_n_0\,
      I1 => \p2_q_reg[2]_4\,
      I2 => \p1_q[2]_i_3_0\(2),
      I3 => \p1_q[2]_i_3_0\(3),
      I4 => \p2_q_reg[3]_2\,
      I5 => \p2_q_reg[2]_5\,
      O => \p1_q[2]_i_3_n_0\
    );
\p1_q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000888A0000888"
    )
        port map (
      I0 => \p2_q_reg[1]_2\,
      I1 => \p1_q[2]_i_3_0\(7),
      I2 => \p2_q_reg[1]_3\,
      I3 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I4 => \p2_q_reg[1]_4\,
      I5 => \^int_type_q\,
      O => \p1_q[2]_i_7_n_0\
    );
\p1_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222022202"
    )
        port map (
      I0 => \p2_q_reg[3]_0\,
      I1 => \p1_q[3]_i_3_n_0\,
      I2 => \p1_q[7]_i_8_n_0\,
      I3 => \p1_q[3]_i_4_n_0\,
      I4 => \p2_q_reg[3]_1\,
      I5 => \p2_q_reg[3]_2\,
      O => \^outreg_reg[3]\
    );
\p1_q[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
        port map (
      I0 => \p1_q[3]_i_3_0\,
      I1 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I2 => dac_out(0),
      I3 => \p2_q_reg[4]_0\,
      I4 => \p1_q[3]_i_3_1\,
      O => \p1_q[3]_i_10_n_0\
    );
\p1_q[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000800000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => \p1_q[3]_i_4_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^fsm_onehot_int_state_q_reg[1]_0\,
      O => \p1_q[3]_i_12_n_0\
    );
\p1_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1F1F1FFF1"
    )
        port map (
      I0 => \p2_q_reg[5]_0\,
      I1 => outreg(3),
      I2 => \p1_q[3]_i_10_n_0\,
      I3 => \p2_q_reg[3]_3\,
      I4 => \p2_q_reg[0]_0\,
      I5 => \p2_q_reg[7]_0\(3),
      O => \p1_q[3]_i_3_n_0\
    );
\p1_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A00"
    )
        port map (
      I0 => \p2_q_reg[3]\,
      I1 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      I2 => \^int_in_progress_q_reg_0\,
      I3 => mb_q,
      I4 => \p2_q_reg[3]_4\,
      I5 => \p1_q[3]_i_12_n_0\,
      O => \p1_q[3]_i_4_n_0\
    );
\p1_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DDD0"
    )
        port map (
      I0 => \p2_q_reg[6]\,
      I1 => \p2_q_reg[4]\,
      I2 => \p2_q_reg[5]_0\,
      I3 => outreg(4),
      I4 => \p1_q[4]_i_3_n_0\,
      I5 => \p1_q[7]_i_8_n_0\,
      O => \^outreg_reg[4]\
    );
\p1_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABFFAB"
    )
        port map (
      I0 => \p2_q_reg[4]_1\,
      I1 => \p2_q_reg[4]_0\,
      I2 => dac_out(1),
      I3 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I4 => \p2_q_reg[4]_2\,
      I5 => \p2_q_reg[4]_3\,
      O => \p1_q[4]_i_3_n_0\
    );
\p1_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DDD0"
    )
        port map (
      I0 => \p2_q_reg[6]\,
      I1 => \p2_q_reg[5]\,
      I2 => \p2_q_reg[5]_0\,
      I3 => outreg(5),
      I4 => \p1_q[5]_i_3_n_0\,
      I5 => \p1_q[7]_i_8_n_0\,
      O => \^outreg_reg[5]\
    );
\p1_q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABFFAB"
    )
        port map (
      I0 => \p2_q_reg[5]_1\,
      I1 => \p2_q_reg[4]_0\,
      I2 => dac_out(2),
      I3 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I4 => \p2_q_reg[5]_2\,
      I5 => \p2_q_reg[5]_3\,
      O => \p1_q[5]_i_3_n_0\
    );
\p1_q[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001101"
    )
        port map (
      I0 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I1 => \p1_q[6]_i_23\,
      I2 => \FSM_onehot_int_state_q[2]_i_2_1\,
      I3 => \p1_q[6]_i_23_0\,
      I4 => \p2_q_reg[0]_4\(1),
      I5 => \p1_q[6]_i_23_1\,
      O => \^fsm_onehot_int_state_q_reg[1]_1\
    );
\p1_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BBB0"
    )
        port map (
      I0 => \p2_q_reg[6]_0\,
      I1 => \p2_q_reg[6]\,
      I2 => \p2_q_reg[5]_0\,
      I3 => outreg(6),
      I4 => \p2_q_reg[6]_1\,
      I5 => \p1_q[7]_i_8_n_0\,
      O => \^outreg_reg[6]\
    );
\p1_q[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
        port map (
      I0 => \p1_q[7]_i_7_0\,
      I1 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I2 => dac_out(3),
      I3 => \p2_q_reg[4]_0\,
      I4 => \p1_q[7]_i_7_1\,
      O => \p1_q[7]_i_16_n_0\
    );
\p1_q[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \p2_q_reg[7]\,
      I1 => \p1_q[7]_i_7_n_0\,
      I2 => \p1_q[7]_i_8_n_0\,
      O => \^outreg_reg[7]\
    );
\p1_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1FFF1FFFF"
    )
        port map (
      I0 => \p2_q_reg[5]_0\,
      I1 => outreg(7),
      I2 => \p1_q[7]_i_16_n_0\,
      I3 => \p2_q_reg[0]_0\,
      I4 => \p2_q_reg[7]_0\(4),
      I5 => \p2_q_reg[7]_1\,
      O => \p1_q[7]_i_7_n_0\
    );
\p1_q[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDD00C0"
    )
        port map (
      I0 => \p2_q_reg[2]_0\,
      I1 => timer_overflow_q_reg_2,
      I2 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I3 => \p2_q_reg[2]_1\,
      I4 => \p2_q_reg[2]_2\,
      I5 => \p2_q_reg[2]_3\,
      O => \p1_q[7]_i_8_n_0\
    );
\pmem_addr_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(0),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[0]\,
      O => \program_counter_q_reg[7]\(0)
    );
\pmem_addr_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(1),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[1]\,
      O => \program_counter_q_reg[7]\(1)
    );
\pmem_addr_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(2),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[2]\,
      O => \program_counter_q_reg[7]\(2)
    );
\pmem_addr_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(3),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[3]\,
      O => \program_counter_q_reg[7]\(3)
    );
\pmem_addr_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(4),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[4]\,
      O => \program_counter_q_reg[7]\(4)
    );
\pmem_addr_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(5),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[5]\,
      O => \program_counter_q_reg[7]\(5)
    );
\pmem_addr_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(6),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[6]\,
      O => \program_counter_q_reg[7]\(6)
    );
\pmem_addr_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(7),
      I1 => \pmem_addr_q_reg[7]\,
      I2 => \^outreg_reg[7]\,
      O => \program_counter_q_reg[7]\(7)
    );
\program_counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => program_counter_q(0),
      I1 => \program_counter_q_reg[0]\,
      I2 => \^outreg_reg[0]\,
      O => p_1_in(0)
    );
\program_counter_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^outreg_reg[3]\,
      I1 => \program_counter_q_reg[8]_0\,
      I2 => \program_counter_q_reg[0]\,
      I3 => \program_counter_q_reg[11]_0\,
      I4 => \program_counter_q_reg[11]\,
      I5 => program_counter_q(10),
      O => \use_xtal_div.xtal_q_reg[1]\
    );
\program_counter_q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFFB800"
    )
        port map (
      I0 => \^outreg_reg[0]\,
      I1 => \program_counter_q_reg[8]_0\,
      I2 => \program_counter_q_reg[8]_1\,
      I3 => p_0_in(0),
      I4 => program_counter_q(8),
      O => \program_counter_q_reg[8]\
    );
\program_counter_q[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFFB800"
    )
        port map (
      I0 => \^outreg_reg[1]\,
      I1 => \program_counter_q_reg[8]_0\,
      I2 => \program_counter_q_reg[9]_0\,
      I3 => p_0_in(0),
      I4 => program_counter_q(9),
      O => \program_counter_q_reg[9]\
    );
\psw_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \psw_q_reg[3]_0\,
      I1 => \^outreg_reg[4]\,
      I2 => \sp_q_reg[0]_2\,
      I3 => \psw_q_reg[0]_0\,
      I4 => \psw_q_reg[3]_1\,
      I5 => psw_bs_s,
      O => \psw_q_reg[0]\
    );
\psw_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \psw_q_reg[3]_0\,
      I1 => \^outreg_reg[5]\,
      I2 => \sp_q_reg[0]_2\,
      I3 => \psw_q_reg[1]_0\,
      I4 => \psw_q_reg[3]_1\,
      I5 => psw_f0_s,
      O => \psw_q_reg[1]\
    );
\psw_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \psw_q_reg[2]_0\,
      I1 => \^outreg_reg[6]\,
      I2 => \sp_q_reg[0]_2\,
      I3 => \psw_q_reg[2]_1\,
      I4 => \psw_q_reg[3]_1\,
      I5 => psw_aux_carry_s,
      O => \psw_q_reg[2]\
    );
\psw_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFCFCF00A0C0C0"
    )
        port map (
      I0 => \^outreg_reg[7]\,
      I1 => \psw_q_reg[3]_0\,
      I2 => \sp_q_reg[0]_2\,
      I3 => \psw_q_reg[3]_1\,
      I4 => \psw_q_reg[3]_2\,
      I5 => psw_carry_s,
      O => \psw_q_reg[3]\
    );
\sp_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33330080CCCC"
    )
        port map (
      I0 => \^outreg_reg[0]\,
      I1 => \sp_q_reg[0]_2\,
      I2 => \sp_q_reg[0]_3\,
      I3 => \sp_q_reg[0]_4\,
      I4 => \sp_q_reg[0]_5\,
      I5 => \sp_q_reg[0]_1\,
      O => \sp_q_reg[0]_0\
    );
\sp_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04EFFFF0FE40000"
    )
        port map (
      I0 => \sp_q_reg[1]\,
      I1 => \^outreg_reg[1]\,
      I2 => \sp_q_reg[0]_1\,
      I3 => \sp_q_reg[1]_1\,
      I4 => sp_q,
      I5 => \sp_q_reg[1]_0\,
      O => \sp_q_reg[0]\
    );
\sp_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sp_q[2]_i_2_n_0\,
      I1 => sp_q,
      I2 => \sp_q_reg[2]_0\,
      O => \sp_q_reg[2]\
    );
\sp_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F00F4EE4E4E4"
    )
        port map (
      I0 => \sp_q_reg[1]\,
      I1 => \^outreg_reg[2]\,
      I2 => \sp_q_reg[2]_0\,
      I3 => \sp_q_reg[0]_1\,
      I4 => \sp_q_reg[1]_0\,
      I5 => \sp_q_reg[1]_1\,
      O => \sp_q[2]_i_2_n_0\
    );
take_branch_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^cnd_tf_s\,
      I1 => Q(4),
      I2 => take_branch_q_reg,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => timer_flag_q_reg_0
    );
\temp_req_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[7]\,
      I1 => \^outreg_reg[0]\,
      O => D(0)
    );
\temp_req_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[1]\,
      I1 => \temp_req_q_reg[5]\,
      O => D(1)
    );
\temp_req_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[2]\,
      I1 => \temp_req_q_reg[5]\,
      O => D(2)
    );
\temp_req_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[7]\,
      I1 => \^outreg_reg[3]\,
      O => D(3)
    );
\temp_req_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[7]\,
      I1 => \^outreg_reg[4]\,
      O => D(4)
    );
\temp_req_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => \temp_req_q_reg[5]_0\,
      I1 => \temp_req_q_reg[6]\,
      I2 => Q(3),
      I3 => \temp_req_q_reg[5]_1\,
      I4 => \^outreg_reg[5]\,
      I5 => \temp_req_q_reg[5]\,
      O => D(5)
    );
\temp_req_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => \temp_req_q_reg[5]_0\,
      I1 => \temp_req_q_reg[6]\,
      I2 => Q(3),
      I3 => \temp_req_q_reg[5]_1\,
      I4 => \^outreg_reg[6]\,
      I5 => \temp_req_q_reg[5]\,
      O => D(6)
    );
\temp_req_q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[7]\,
      I1 => \^outreg_reg[7]\,
      O => D(7)
    );
timer_flag_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \mnemonic_q_reg[1]_0\
    );
timer_flag_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => timer_flag_q_reg_1,
      Q => \^cnd_tf_s\
    );
timer_int_enable_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(5),
      I5 => Q(0),
      O => \mnemonic_q_reg[3]\
    );
timer_int_enable_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => timer_int_enable_q_reg_2,
      Q => \^timer_int_enable_q_reg_0\
    );
timer_overflow_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555D555"
    )
        port map (
      I0 => \^timer_int_enable_q_reg_0\,
      I1 => \p2_q_reg[3]\,
      I2 => timer_overflow_q_reg_2,
      I3 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I4 => \^int_type_q\,
      O => timer_int_enable_q_reg_1
    );
timer_overflow_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg_0,
      D => timer_overflow_q_reg_1,
      Q => \^timer_overflow_q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_p1 is
  port (
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    \p1_q_reg[7]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_p1 : entity is "t48_p1";
end dkong_dkong_system_wrapper_0_0_t48_p1;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_p1 is
begin
\p1_q_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(0),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(0)
    );
\p1_q_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(1),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(1)
    );
\p1_q_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(2),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(2)
    );
\p1_q_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(3),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(3)
    );
\p1_q_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(4),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(4)
    );
\p1_q_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(5),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(5)
    );
\p1_q_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(6),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(6)
    );
\p1_q_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(7),
      PRE => \p1_q_reg[7]_1\,
      Q => dac_out(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_p2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rom_bank_sel_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p2_o_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p2_o_reg[6]_1\ : out STD_LOGIC;
    dac_mute : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p2_o_reg[0]_0\ : in STD_LOGIC;
    \p2_o_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in2_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p2_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    \p2_o_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_p2 : entity is "t48_p2";
end dkong_dkong_system_wrapper_0_0_t48_p2;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_p2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p2_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \p2_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \p2_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \p2_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \^p2_o_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pb_out : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in2[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \p1_q[6]_i_41\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \p2_o[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \p2_o[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \p2_o[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \p2_o[3]_i_1\ : label is "soft_lutpair266";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \p2_o_reg[6]_0\(0) <= \^p2_o_reg[6]_0\(0);
\in2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \in2_reg[6]\(1),
      I1 => \in2_reg[6]\(0),
      I2 => pb_out(4),
      O => \rom_bank_sel_reg[1]\(0)
    );
\p1_q[6]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^p2_o_reg[6]_0\(0),
      I1 => \in2_reg[6]\(1),
      I2 => \in2_reg[6]\(0),
      O => \p2_o_reg[6]_1\
    );
\p2_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p2_o_reg[0]_0\,
      I2 => \p2_o_reg[3]_0\(0),
      O => \p2_o[0]_i_1_n_0\
    );
\p2_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \p2_o_reg[0]_0\,
      I2 => \p2_o_reg[3]_0\(1),
      O => \p2_o[1]_i_1_n_0\
    );
\p2_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p2_o_reg[0]_0\,
      I2 => \p2_o_reg[3]_0\(2),
      O => \p2_o[2]_i_1_n_0\
    );
\p2_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \p2_o_reg[0]_0\,
      I2 => \p2_o_reg[3]_0\(3),
      O => \p2_o[3]_i_1_n_0\
    );
\p2_o_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \p2_o[0]_i_1_n_0\,
      PRE => \p2_o_reg[7]_0\,
      Q => addra(0)
    );
\p2_o_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \p2_o[1]_i_1_n_0\,
      PRE => \p2_o_reg[7]_0\,
      Q => addra(1)
    );
\p2_o_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \p2_o[2]_i_1_n_0\,
      PRE => \p2_o_reg[7]_0\,
      Q => addra(2)
    );
\p2_o_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \p2_o[3]_i_1_n_0\,
      PRE => \p2_o_reg[7]_0\,
      Q => addra(3)
    );
\p2_o_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \^q\(4),
      PRE => \p2_o_reg[7]_0\,
      Q => pb_out(4)
    );
\p2_o_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \^q\(6),
      PRE => \p2_o_reg[7]_0\,
      Q => \^p2_o_reg[6]_0\(0)
    );
\p2_o_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \^q\(7),
      PRE => \p2_o_reg[7]_0\,
      Q => dac_mute
    );
\p2_q_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(0),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(0)
    );
\p2_q_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(1),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(1)
    );
\p2_q_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(2),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(2)
    );
\p2_q_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(3),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(3)
    );
\p2_q_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(4),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(4)
    );
\p2_q_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(5),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(5)
    );
\p2_q_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(6),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(6)
    );
\p2_q_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(7),
      PRE => \p2_o_reg[7]_0\,
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl is
  port (
    \program_counter_q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \program_counter_q_reg[6]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \program_counter_q_reg[8]_0\ : out STD_LOGIC;
    \program_counter_q_reg[10]_0\ : out STD_LOGIC;
    \program_counter_q_reg[9]_0\ : out STD_LOGIC;
    \program_counter_q_reg[8]_1\ : out STD_LOGIC;
    \pmem_addr_q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \program_counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    soundclk : in STD_LOGIC;
    \program_counter_q_reg[7]_0\ : in STD_LOGIC;
    \program_counter_q_reg[11]_1\ : in STD_LOGIC;
    \program_counter_q_reg[9]_1\ : in STD_LOGIC;
    \program_counter_q_reg[8]_2\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \program_counter_q_reg[7]_1\ : in STD_LOGIC;
    \program_counter_q_reg[7]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \p1_q[1]_i_5\ : in STD_LOGIC;
    \p1_q[1]_i_5_0\ : in STD_LOGIC;
    \p1_q[2]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p1_q[1]_i_5_1\ : in STD_LOGIC;
    \pmem_addr_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pmem_addr_q_reg[8]_0\ : in STD_LOGIC;
    \program_counter_q_reg[10]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl : entity is "t48_pmem_ctrl";
end dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl is
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \pmem_addr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \pmem_addr_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \pmem_addr_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \pmem_addr_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \pmem_addr_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \pmem_addr_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \pmem_addr_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \pmem_addr_q_reg_n_0_[7]\ : STD_LOGIC;
  signal pmem_addr_s : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal program_counter_q : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \program_counter_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \program_counter_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \program_counter_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \^program_counter_q_reg[11]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^program_counter_q_reg[8]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \addr[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \addr[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \addr[4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \addr[5]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \addr[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \addr[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pmem_addr_q[10]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \pmem_addr_q[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \pmem_addr_q[9]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \program_counter_q[10]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \program_counter_q[4]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \program_counter_q[5]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \program_counter_q[8]_i_2\ : label is "soft_lutpair257";
begin
  \program_counter_q_reg[11]_0\(10 downto 0) <= \^program_counter_q_reg[11]_0\(10 downto 0);
  \program_counter_q_reg[8]_1\ <= \^program_counter_q_reg[8]_1\;
\addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[0]\,
      I1 => \addr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[1]\,
      I1 => \addr_reg[0]\,
      I2 => Q(1),
      O => D(1)
    );
\addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[2]\,
      I1 => \addr_reg[0]\,
      I2 => Q(2),
      O => D(2)
    );
\addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[3]\,
      I1 => \addr_reg[0]\,
      I2 => Q(3),
      O => D(3)
    );
\addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[4]\,
      I1 => \addr_reg[0]\,
      I2 => Q(4),
      O => D(4)
    );
\addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[5]\,
      I1 => \addr_reg[0]\,
      I2 => Q(5),
      O => D(5)
    );
\addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[6]\,
      I1 => \addr_reg[0]\,
      I2 => Q(6),
      O => D(6)
    );
\addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pmem_addr_q_reg_n_0_[7]\,
      I1 => \addr_reg[0]\,
      I2 => Q(7),
      O => D(7)
    );
\p1_q[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444FFFFF"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(8),
      I1 => \p1_q[1]_i_5\,
      I2 => \^program_counter_q_reg[11]_0\(0),
      I3 => \p1_q[1]_i_5_0\,
      I4 => \p1_q[2]_i_5\(0),
      I5 => \p1_q[1]_i_5_1\,
      O => \program_counter_q_reg[8]_0\
    );
\p1_q[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444FFFFF"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(9),
      I1 => \p1_q[1]_i_5\,
      I2 => \^program_counter_q_reg[11]_0\(1),
      I3 => \p1_q[1]_i_5_0\,
      I4 => \p1_q[2]_i_5\(1),
      I5 => \p1_q[1]_i_5_1\,
      O => \program_counter_q_reg[9]_0\
    );
\p1_q[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444FFFFF"
    )
        port map (
      I0 => program_counter_q(10),
      I1 => \p1_q[1]_i_5\,
      I2 => \^program_counter_q_reg[11]_0\(2),
      I3 => \p1_q[1]_i_5_0\,
      I4 => \p1_q[2]_i_5\(2),
      I5 => \p1_q[1]_i_5_1\,
      O => \program_counter_q_reg[10]_0\
    );
\pmem_addr_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => program_counter_q(10),
      I1 => \pmem_addr_q_reg[8]_0\,
      O => pmem_addr_s(10)
    );
\pmem_addr_q[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(10),
      I1 => \pmem_addr_q_reg[8]_0\,
      O => pmem_addr_s(11)
    );
\pmem_addr_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(8),
      I1 => \pmem_addr_q_reg[8]_0\,
      O => pmem_addr_s(8)
    );
\pmem_addr_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(9),
      I1 => \pmem_addr_q_reg[8]_0\,
      O => pmem_addr_s(9)
    );
\pmem_addr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(0),
      Q => \pmem_addr_q_reg_n_0_[0]\
    );
\pmem_addr_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => pmem_addr_s(10),
      Q => \pmem_addr_q_reg[11]_0\(2)
    );
\pmem_addr_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => pmem_addr_s(11),
      Q => \pmem_addr_q_reg[11]_0\(3)
    );
\pmem_addr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(1),
      Q => \pmem_addr_q_reg_n_0_[1]\
    );
\pmem_addr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(2),
      Q => \pmem_addr_q_reg_n_0_[2]\
    );
\pmem_addr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(3),
      Q => \pmem_addr_q_reg_n_0_[3]\
    );
\pmem_addr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(4),
      Q => \pmem_addr_q_reg_n_0_[4]\
    );
\pmem_addr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(5),
      Q => \pmem_addr_q_reg_n_0_[5]\
    );
\pmem_addr_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(6),
      Q => \pmem_addr_q_reg_n_0_[6]\
    );
\pmem_addr_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \pmem_addr_q_reg[7]_0\(7),
      Q => \pmem_addr_q_reg_n_0_[7]\
    );
\pmem_addr_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => pmem_addr_s(8),
      Q => \pmem_addr_q_reg[11]_0\(0)
    );
\pmem_addr_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => pmem_addr_s(9),
      Q => \pmem_addr_q_reg[11]_0\(1)
    );
\program_counter_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBFFFFB8880000"
    )
        port map (
      I0 => \program_counter_q_reg[7]_2\(1),
      I1 => \program_counter_q_reg[10]_1\,
      I2 => \^program_counter_q_reg[8]_1\,
      I3 => \^program_counter_q_reg[11]_0\(9),
      I4 => p_0_in(1),
      I5 => program_counter_q(10),
      O => \program_counter_q[10]_i_1_n_0\
    );
\program_counter_q[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(8),
      I1 => \^program_counter_q_reg[11]_0\(7),
      I2 => \program_counter_q[7]_i_6_n_0\,
      I3 => \^program_counter_q_reg[11]_0\(6),
      O => \^program_counter_q_reg[8]_1\
    );
\program_counter_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(0),
      I1 => \^program_counter_q_reg[11]_0\(1),
      I2 => \program_counter_q_reg[7]_1\,
      I3 => \program_counter_q_reg[7]_2\(0),
      O => p_1_in(1)
    );
\program_counter_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(2),
      I1 => \^program_counter_q_reg[11]_0\(1),
      I2 => \^program_counter_q_reg[11]_0\(0),
      I3 => \program_counter_q_reg[7]_1\,
      I4 => \program_counter_q_reg[7]_2\(1),
      O => p_1_in(2)
    );
\program_counter_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(3),
      I1 => \^program_counter_q_reg[11]_0\(2),
      I2 => \^program_counter_q_reg[11]_0\(0),
      I3 => \^program_counter_q_reg[11]_0\(1),
      I4 => \program_counter_q_reg[7]_1\,
      I5 => \program_counter_q_reg[7]_2\(2),
      O => p_1_in(3)
    );
\program_counter_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(4),
      I1 => \program_counter_q[4]_i_2_n_0\,
      I2 => \program_counter_q_reg[7]_1\,
      I3 => \program_counter_q_reg[7]_2\(3),
      O => p_1_in(4)
    );
\program_counter_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(2),
      I1 => \^program_counter_q_reg[11]_0\(0),
      I2 => \^program_counter_q_reg[11]_0\(1),
      I3 => \^program_counter_q_reg[11]_0\(3),
      O => \program_counter_q[4]_i_2_n_0\
    );
\program_counter_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(5),
      I1 => \program_counter_q[5]_i_2_n_0\,
      I2 => \program_counter_q_reg[7]_1\,
      I3 => \program_counter_q_reg[7]_2\(4),
      O => p_1_in(5)
    );
\program_counter_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(3),
      I1 => \^program_counter_q_reg[11]_0\(1),
      I2 => \^program_counter_q_reg[11]_0\(0),
      I3 => \^program_counter_q_reg[11]_0\(2),
      I4 => \^program_counter_q_reg[11]_0\(4),
      O => \program_counter_q[5]_i_2_n_0\
    );
\program_counter_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(6),
      I1 => \program_counter_q[7]_i_6_n_0\,
      I2 => \program_counter_q_reg[7]_1\,
      I3 => \program_counter_q_reg[7]_2\(5),
      O => p_1_in(6)
    );
\program_counter_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(7),
      I1 => \^program_counter_q_reg[11]_0\(6),
      I2 => \program_counter_q[7]_i_6_n_0\,
      I3 => \program_counter_q_reg[7]_1\,
      I4 => \program_counter_q_reg[7]_2\(6),
      O => p_1_in(7)
    );
\program_counter_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(4),
      I1 => \^program_counter_q_reg[11]_0\(2),
      I2 => \^program_counter_q_reg[11]_0\(0),
      I3 => \^program_counter_q_reg[11]_0\(1),
      I4 => \^program_counter_q_reg[11]_0\(3),
      I5 => \^program_counter_q_reg[11]_0\(5),
      O => \program_counter_q[7]_i_6_n_0\
    );
\program_counter_q[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^program_counter_q_reg[11]_0\(6),
      I1 => \program_counter_q[7]_i_6_n_0\,
      I2 => \^program_counter_q_reg[11]_0\(7),
      O => \program_counter_q_reg[6]_0\
    );
\program_counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => \program_counter_q_reg[0]_0\(0),
      Q => \^program_counter_q_reg[11]_0\(0)
    );
\program_counter_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \program_counter_q_reg[7]_0\,
      D => \program_counter_q[10]_i_1_n_0\,
      Q => program_counter_q(10)
    );
\program_counter_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \program_counter_q_reg[7]_0\,
      D => \program_counter_q_reg[11]_1\,
      Q => \^program_counter_q_reg[11]_0\(10)
    );
\program_counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => p_1_in(1),
      Q => \^program_counter_q_reg[11]_0\(1)
    );
\program_counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => p_1_in(2),
      Q => \^program_counter_q_reg[11]_0\(2)
    );
\program_counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => p_1_in(3),
      Q => \^program_counter_q_reg[11]_0\(3)
    );
\program_counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => p_1_in(4),
      Q => \^program_counter_q_reg[11]_0\(4)
    );
\program_counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => p_1_in(5),
      Q => \^program_counter_q_reg[11]_0\(5)
    );
\program_counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => p_1_in(6),
      Q => \^program_counter_q_reg[11]_0\(6)
    );
\program_counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => \program_counter_q_reg[7]_0\,
      D => p_1_in(7),
      Q => \^program_counter_q_reg[11]_0\(7)
    );
\program_counter_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \program_counter_q_reg[7]_0\,
      D => \program_counter_q_reg[8]_2\,
      Q => \^program_counter_q_reg[11]_0\(8)
    );
\program_counter_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \program_counter_q_reg[7]_0\,
      D => \program_counter_q_reg[9]_1\,
      Q => \^program_counter_q_reg[11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_psw is
  port (
    psw_carry_s : out STD_LOGIC;
    psw_aux_carry_s : out STD_LOGIC;
    psw_f0_s : out STD_LOGIC;
    psw_bs_s : out STD_LOGIC;
    \sp_q_reg[2]_0\ : out STD_LOGIC;
    \sp_q_reg[1]_0\ : out STD_LOGIC;
    \sp_q_reg[0]_0\ : out STD_LOGIC;
    \psw_q_reg[3]_0\ : out STD_LOGIC;
    \psw_q_reg[3]_1\ : out STD_LOGIC;
    \psw_q_reg[3]_2\ : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    \psw_q_reg[3]_3\ : in STD_LOGIC;
    \psw_q_reg[2]_0\ : in STD_LOGIC;
    \psw_q_reg[1]_0\ : in STD_LOGIC;
    \psw_q_reg[0]_0\ : in STD_LOGIC;
    \sp_q_reg[2]_1\ : in STD_LOGIC;
    \sp_q_reg[1]_1\ : in STD_LOGIC;
    \sp_q_reg[0]_1\ : in STD_LOGIC;
    \p1_q[7]_i_13\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_psw : entity is "t48_psw";
end dkong_dkong_system_wrapper_0_0_t48_psw;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_psw is
  signal \^psw_carry_s\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p1_q[0]_i_12\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \p1_q[7]_i_35\ : label is "soft_lutpair264";
begin
  psw_carry_s <= \^psw_carry_s\;
\p1_q[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^psw_carry_s\,
      I1 => \p1_q[7]_i_13\,
      I2 => Q(1),
      O => \psw_q_reg[3]_0\
    );
\p1_q[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^psw_carry_s\,
      I1 => \p1_q[7]_i_13\,
      I2 => Q(0),
      O => \psw_q_reg[3]_1\
    );
\psw_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \psw_q_reg[3]_3\,
      D => \psw_q_reg[0]_0\,
      Q => psw_bs_s
    );
\psw_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \psw_q_reg[3]_3\,
      D => \psw_q_reg[1]_0\,
      Q => psw_f0_s
    );
\psw_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \psw_q_reg[3]_3\,
      D => \psw_q_reg[2]_0\,
      Q => psw_aux_carry_s
    );
\psw_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \psw_q_reg[3]_3\,
      D => \psw_q_reg[3]_2\,
      Q => \^psw_carry_s\
    );
\sp_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \psw_q_reg[3]_3\,
      D => \sp_q_reg[0]_1\,
      Q => \sp_q_reg[0]_0\
    );
\sp_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \psw_q_reg[3]_3\,
      D => \sp_q_reg[1]_1\,
      Q => \sp_q_reg[1]_0\
    );
\sp_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \psw_q_reg[3]_3\,
      D => \sp_q_reg[2]_1\,
      Q => \sp_q_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_timer is
  port (
    tim_of_s : out STD_LOGIC;
    t1_q_reg_0 : out STD_LOGIC;
    \inc_sel_q_reg[1]_0\ : out STD_LOGIC;
    \inc_sel_q_reg[0]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inc_sel_q_reg[0]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    overflow_q_reg_0 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    \inc_sel_q_reg[0]_2\ : in STD_LOGIC;
    t1_q_reg_1 : in STD_LOGIC;
    \inc_sel_q_reg[1]_1\ : in STD_LOGIC;
    \inc_sel_q_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[7]_1\ : in STD_LOGIC;
    tim_start_t_s : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    overflow_q_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_timer : entity is "t48_timer";
end dkong_dkong_system_wrapper_0_0_t48_timer;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_timer is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^counter_q_reg[3]_0\ : STD_LOGIC;
  signal \^inc_sel_q_reg[0]_0\ : STD_LOGIC;
  signal \^inc_sel_q_reg[0]_1\ : STD_LOGIC;
  signal \^inc_sel_q_reg[1]_0\ : STD_LOGIC;
  signal overflow_q1_out : STD_LOGIC;
  signal overflow_q_i_5_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal prescaler_q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^t1_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[4]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \prescaler_q[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \prescaler_q[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \prescaler_q[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \prescaler_q[3]_i_1\ : label is "soft_lutpair268";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \counter_q_reg[3]_0\ <= \^counter_q_reg[3]_0\;
  \inc_sel_q_reg[0]_0\ <= \^inc_sel_q_reg[0]_0\;
  \inc_sel_q_reg[0]_1\ <= \^inc_sel_q_reg[0]_1\;
  \inc_sel_q_reg[1]_0\ <= \^inc_sel_q_reg[1]_0\;
  t1_q_reg_0 <= \^t1_q_reg_0\;
\counter_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \counter_q_reg[7]_0\(0),
      I1 => \counter_q_reg[7]_1\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \p_0_in__1\(2)
    );
\counter_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \counter_q_reg[7]_0\(1),
      I1 => \counter_q_reg[7]_1\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \p_0_in__1\(3)
    );
\counter_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \counter_q_reg[3]_1\
    );
\counter_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \counter_q_reg[4]_0\
    );
\counter_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \counter_q_reg[7]_0\(2),
      I1 => \counter_q_reg[7]_1\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^counter_q_reg[3]_0\,
      O => \p_0_in__1\(7)
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => D(1),
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__1\(2),
      Q => \^q\(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__1\(3),
      Q => \^q\(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => D(2),
      Q => \^q\(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => D(3),
      Q => \^q\(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => D(4),
      Q => \^q\(6)
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_2\(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__1\(7),
      Q => \^q\(7)
    );
\inc_sel_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \inc_sel_q_reg[0]_2\,
      D => \inc_sel_q_reg[0]_3\,
      Q => \^inc_sel_q_reg[0]_0\
    );
\inc_sel_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \inc_sel_q_reg[0]_2\,
      D => \inc_sel_q_reg[1]_1\,
      Q => \^inc_sel_q_reg[1]_0\
    );
overflow_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^inc_sel_q_reg[0]_1\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^counter_q_reg[3]_0\,
      I4 => \counter_q_reg[7]_1\,
      O => overflow_q1_out
    );
overflow_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888800000000"
    )
        port map (
      I0 => overflow_q_i_5_n_0,
      I1 => \^inc_sel_q_reg[0]_0\,
      I2 => sfx_port(0),
      I3 => \^t1_q_reg_0\,
      I4 => \^inc_sel_q_reg[1]_0\,
      I5 => overflow_q_reg_1,
      O => \^inc_sel_q_reg[0]_1\
    );
overflow_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \^counter_q_reg[3]_0\
    );
overflow_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => prescaler_q_reg(3),
      I1 => prescaler_q_reg(0),
      I2 => prescaler_q_reg(1),
      I3 => prescaler_q_reg(2),
      I4 => prescaler_q_reg(4),
      I5 => \^inc_sel_q_reg[1]_0\,
      O => overflow_q_i_5_n_0
    );
overflow_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => overflow_q_reg_0,
      CLR => \inc_sel_q_reg[0]_2\,
      D => overflow_q1_out,
      Q => tim_of_s
    );
\prescaler_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => prescaler_q_reg(0),
      I1 => tim_start_t_s,
      O => \p_0_in__0\(0)
    );
\prescaler_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => prescaler_q_reg(1),
      I1 => prescaler_q_reg(0),
      I2 => tim_start_t_s,
      O => \p_0_in__0\(1)
    );
\prescaler_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => prescaler_q_reg(0),
      I1 => prescaler_q_reg(1),
      I2 => prescaler_q_reg(2),
      I3 => tim_start_t_s,
      O => \p_0_in__0\(2)
    );
\prescaler_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => prescaler_q_reg(2),
      I1 => prescaler_q_reg(1),
      I2 => prescaler_q_reg(0),
      I3 => prescaler_q_reg(3),
      I4 => tim_start_t_s,
      O => \p_0_in__0\(3)
    );
\prescaler_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => prescaler_q_reg(3),
      I1 => prescaler_q_reg(0),
      I2 => prescaler_q_reg(1),
      I3 => prescaler_q_reg(2),
      I4 => prescaler_q_reg(4),
      I5 => tim_start_t_s,
      O => \p_0_in__0\(4)
    );
\prescaler_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__0\(0),
      Q => prescaler_q_reg(0)
    );
\prescaler_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__0\(1),
      Q => prescaler_q_reg(1)
    );
\prescaler_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__0\(2),
      Q => prescaler_q_reg(2)
    );
\prescaler_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__0\(3),
      Q => prescaler_q_reg(3)
    );
\prescaler_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => \inc_sel_q_reg[0]_2\,
      D => \p_0_in__0\(4),
      Q => prescaler_q_reg(4)
    );
t1_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => \inc_sel_q_reg[0]_2\,
      D => t1_q_reg_1,
      Q => \^t1_q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_tv80_reg is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_3_in108_in : out STD_LOGIC;
    p_0_in0 : out STD_LOGIC;
    Auto_Wait_t1_reg : out STD_LOGIC;
    \ISet_reg[1]\ : out STD_LOGIC;
    \ISet_reg[1]_0\ : out STD_LOGIC;
    \mcycle_reg[0]\ : out STD_LOGIC;
    \mcycle_reg[1]_rep\ : out STD_LOGIC;
    \IR_reg[0]_rep\ : out STD_LOGIC;
    \mcycle_reg[3]\ : out STD_LOGIC;
    \F_reg[7]\ : out STD_LOGIC;
    \IR_reg[5]\ : out STD_LOGIC;
    \IR_reg[5]_0\ : out STD_LOGIC;
    \IR_reg[4]\ : out STD_LOGIC;
    \IR_reg[3]\ : out STD_LOGIC;
    \IR_reg[5]_1\ : out STD_LOGIC;
    ALU_Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_t : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusB_reg[7]\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \BusA_reg[4]\ : out STD_LOGIC;
    \BusB_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DAA_Q11_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Carry_In : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    \BusA_reg[6]\ : out STD_LOGIC;
    \F_reg[1]\ : out STD_LOGIC;
    \IR_reg[4]_0\ : out STD_LOGIC;
    DAA_Q13_out : out STD_LOGIC;
    \F_reg[0]\ : out STD_LOGIC;
    \BusA_reg[7]\ : out STD_LOGIC;
    \F_reg[1]_0\ : out STD_LOGIC;
    \F_reg[1]_1\ : out STD_LOGIC;
    \BusB_reg[4]\ : out STD_LOGIC;
    \F_reg[1]_2\ : out STD_LOGIC;
    \IR_reg[5]_2\ : out STD_LOGIC;
    \BusA_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusA_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusA_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ISet_reg[1]_1\ : out STD_LOGIC;
    IncDecZ_reg : out STD_LOGIC;
    \htiming_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusB_reg[7]_0\ : out STD_LOGIC;
    \BusB_reg[6]\ : out STD_LOGIC;
    \BusB_reg[5]_0\ : out STD_LOGIC;
    \htiming_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusB_reg[4]_0\ : out STD_LOGIC;
    \BusB_reg[3]\ : out STD_LOGIC;
    \BusB_reg[2]\ : out STD_LOGIC;
    \BusB_reg[1]\ : out STD_LOGIC;
    \BusB_reg[0]\ : out STD_LOGIC;
    \htiming_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \htiming_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \di_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SP_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SP_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusB_reg[7]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SP16 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BTR_r_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tstate_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tstate_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tstate_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RegBusA_r_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout[7]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RegBusA_r_reg[15]_0\ : in STD_LOGIC;
    RegsH_reg_0_7_0_1_i_8_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RegsH_reg_0_7_0_1_i_1_0 : in STD_LOGIC;
    \A_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A_reg[3]\ : in STD_LOGIC;
    \PC_reg[3]\ : in STD_LOGIC;
    \A_reg[3]_0\ : in STD_LOGIC;
    \A_reg[6]\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \F[7]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ACC_reg[3]_i_13_0\ : in STD_LOGIC;
    \dout[7]_i_3_0\ : in STD_LOGIC;
    \SP_reg[3]\ : in STD_LOGIC;
    \ACC[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \A_reg[0]\ : in STD_LOGIC;
    \A_reg[0]_0\ : in STD_LOGIC;
    Jump : in STD_LOGIC;
    JumpXY : in STD_LOGIC;
    \PC_reg[15]\ : in STD_LOGIC;
    Set_BusA_To : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BusA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusA_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusA_reg[7]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A_reg[1]\ : in STD_LOGIC;
    \RegBusA_r_reg[1]\ : in STD_LOGIC;
    \ACC[3]_i_2_1\ : in STD_LOGIC;
    RegsH_reg_0_7_0_1_i_41_0 : in STD_LOGIC;
    \SP[15]_i_20_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RegsH_reg_0_7_0_1_i_41_1 : in STD_LOGIC;
    \ACC[3]_i_2_2\ : in STD_LOGIC;
    \F[5]_i_8\ : in STD_LOGIC;
    \mcycles[1]_i_8\ : in STD_LOGIC;
    \mcycles[1]_i_8_0\ : in STD_LOGIC;
    \mcycles[2]_i_9_0\ : in STD_LOGIC;
    \ACC[7]_i_21_0\ : in STD_LOGIC;
    \RegAddrB_r[2]_i_32\ : in STD_LOGIC;
    \ACC[7]_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SP_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \F[2]_i_31\ : in STD_LOGIC;
    \F[7]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IncDecZ_i_22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \F[2]_i_31_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ACC[1]_i_5_0\ : in STD_LOGIC;
    \ACC[2]_i_5_0\ : in STD_LOGIC;
    RegAddrA_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RegBusA_r_reg[1]_0\ : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    IncDecZ_reg_0 : in STD_LOGIC;
    IncDecZ_reg_1 : in STD_LOGIC;
    IncDecZ_reg_2 : in STD_LOGIC;
    IncDecZ22_out : in STD_LOGIC;
    \RegBusA_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RegAddrB_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \A_reg[15]_0\ : in STD_LOGIC;
    \A_reg[15]_1\ : in STD_LOGIC;
    \A_reg[15]_2\ : in STD_LOGIC;
    \PC_reg[15]_0\ : in STD_LOGIC;
    \PC_reg[15]_1\ : in STD_LOGIC;
    \PC_reg[15]_2\ : in STD_LOGIC;
    PC16 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \A_reg[15]_3\ : in STD_LOGIC;
    \A_reg[14]\ : in STD_LOGIC;
    \A_reg[13]\ : in STD_LOGIC;
    \A_reg[12]\ : in STD_LOGIC;
    \A_reg[11]\ : in STD_LOGIC;
    \A_reg[10]\ : in STD_LOGIC;
    \A_reg[9]\ : in STD_LOGIC;
    \A_reg[8]\ : in STD_LOGIC;
    \A_reg[7]\ : in STD_LOGIC;
    \PC[0]_i_12_0\ : in STD_LOGIC;
    \A_reg[4]\ : in STD_LOGIC;
    \A_reg[3]_1\ : in STD_LOGIC;
    \A_reg[0]_1\ : in STD_LOGIC;
    \A_reg[6]_0\ : in STD_LOGIC;
    \A_reg[6]_1\ : in STD_LOGIC;
    \A_reg[5]\ : in STD_LOGIC;
    \A_reg[5]_0\ : in STD_LOGIC;
    \A_reg[2]\ : in STD_LOGIC;
    \A_reg[2]_0\ : in STD_LOGIC;
    \A_reg[1]_0\ : in STD_LOGIC;
    \A_reg[1]_1\ : in STD_LOGIC;
    \BusB_reg[0]_0\ : in STD_LOGIC;
    \BusB_reg[0]_1\ : in STD_LOGIC;
    Set_BusB_To : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \BusB_reg[0]_2\ : in STD_LOGIC;
    \BusB_reg[0]_3\ : in STD_LOGIC;
    \BusB_reg[1]_0\ : in STD_LOGIC;
    \BusB_reg[1]_1\ : in STD_LOGIC;
    \BusB_reg[1]_2\ : in STD_LOGIC;
    \BusB_reg[2]_0\ : in STD_LOGIC;
    \BusB_reg[2]_1\ : in STD_LOGIC;
    \BusB_reg[2]_2\ : in STD_LOGIC;
    \BusB_reg[3]_0\ : in STD_LOGIC;
    \BusB_reg[3]_1\ : in STD_LOGIC;
    \BusB_reg[3]_2\ : in STD_LOGIC;
    \BusB_reg[4]_1\ : in STD_LOGIC;
    \BusB_reg[4]_2\ : in STD_LOGIC;
    \BusB_reg[4]_3\ : in STD_LOGIC;
    \BusB_reg[5]_1\ : in STD_LOGIC;
    \BusB_reg[5]_2\ : in STD_LOGIC;
    \BusB_reg[5]_3\ : in STD_LOGIC;
    \BusB_reg[6]_0\ : in STD_LOGIC;
    \BusB_reg[6]_1\ : in STD_LOGIC;
    \BusB_reg[6]_2\ : in STD_LOGIC;
    \BusB_reg[7]_2\ : in STD_LOGIC;
    \BusB_reg[7]_3\ : in STD_LOGIC;
    \BusB_reg[7]_4\ : in STD_LOGIC;
    \BusA_reg[0]\ : in STD_LOGIC;
    \BusA_reg[0]_0\ : in STD_LOGIC;
    \PC_reg[3]_0\ : in STD_LOGIC;
    \PC_reg[7]\ : in STD_LOGIC;
    \PC_reg[7]_0\ : in STD_LOGIC;
    Set_Addr_To : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SP_reg[3]_0\ : in STD_LOGIC;
    LDSPHL : in STD_LOGIC;
    \SP_reg[11]\ : in STD_LOGIC;
    IncDecZ_reg_3 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PC_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \PC_reg[7]_1\ : in STD_LOGIC;
    \PC_reg[7]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \PC_reg[15]_3\ : in STD_LOGIC;
    \PC_reg[15]_4\ : in STD_LOGIC;
    \PC_reg[15]_5\ : in STD_LOGIC;
    \PC_reg[15]_6\ : in STD_LOGIC;
    \PC_reg[15]_7\ : in STD_LOGIC;
    \PC_reg[15]_8\ : in STD_LOGIC;
    \PC_reg[15]_9\ : in STD_LOGIC;
    \PC_reg[15]_10\ : in STD_LOGIC;
    \PC_reg[15]_11\ : in STD_LOGIC;
    \PC_reg[11]\ : in STD_LOGIC;
    \PC_reg[11]_0\ : in STD_LOGIC;
    \PC_reg[11]_1\ : in STD_LOGIC;
    \PC_reg[11]_2\ : in STD_LOGIC;
    \PC_reg[11]_3\ : in STD_LOGIC;
    \PC_reg[11]_4\ : in STD_LOGIC;
    \PC_reg[11]_5\ : in STD_LOGIC;
    \PC_reg[11]_6\ : in STD_LOGIC;
    \PC_reg[11]_7\ : in STD_LOGIC;
    \PC_reg[11]_8\ : in STD_LOGIC;
    \PC_reg[11]_9\ : in STD_LOGIC;
    \PC_reg[11]_10\ : in STD_LOGIC;
    JumpE : in STD_LOGIC;
    \PC_reg[7]_3\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \PC_reg[3]_2\ : in STD_LOGIC;
    \PC_reg[3]_3\ : in STD_LOGIC;
    \PC_reg[3]_4\ : in STD_LOGIC;
    \PC_reg[7]_4\ : in STD_LOGIC;
    \PC_reg[7]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_tv80_reg : entity is "tv80_reg";
end dkong_dkong_system_wrapper_0_0_tv80_reg;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_tv80_reg is
  signal \ACC[0]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_12_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_9_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_8_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_14_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_15_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_11_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_14_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_15_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_16_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_17_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_18_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_19_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_20_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_21_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_22_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_23_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_24_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_25_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_9_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_11_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_8_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_9_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_11_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_13_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_14_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_15_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_17_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_20_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_25_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_31_n_0\ : STD_LOGIC;
  signal \ACC_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \ACC_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \ACC_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \ACC_reg[4]_i_12_n_1\ : STD_LOGIC;
  signal \ACC_reg[4]_i_12_n_2\ : STD_LOGIC;
  signal \ACC_reg[4]_i_12_n_3\ : STD_LOGIC;
  signal \ACC_reg[4]_i_13_n_1\ : STD_LOGIC;
  signal \ACC_reg[4]_i_13_n_2\ : STD_LOGIC;
  signal \ACC_reg[4]_i_13_n_3\ : STD_LOGIC;
  signal \^alu_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \A[0]_i_2_n_0\ : STD_LOGIC;
  signal \A[0]_i_3_n_0\ : STD_LOGIC;
  signal \A[0]_i_4_n_0\ : STD_LOGIC;
  signal \A[0]_i_6_n_0\ : STD_LOGIC;
  signal \A[10]_i_2_n_0\ : STD_LOGIC;
  signal \A[10]_i_3_n_0\ : STD_LOGIC;
  signal \A[10]_i_5_n_0\ : STD_LOGIC;
  signal \A[10]_i_6_n_0\ : STD_LOGIC;
  signal \A[11]_i_2_n_0\ : STD_LOGIC;
  signal \A[11]_i_3_n_0\ : STD_LOGIC;
  signal \A[11]_i_5_n_0\ : STD_LOGIC;
  signal \A[11]_i_6_n_0\ : STD_LOGIC;
  signal \A[12]_i_2_n_0\ : STD_LOGIC;
  signal \A[12]_i_3_n_0\ : STD_LOGIC;
  signal \A[12]_i_5_n_0\ : STD_LOGIC;
  signal \A[12]_i_6_n_0\ : STD_LOGIC;
  signal \A[13]_i_2_n_0\ : STD_LOGIC;
  signal \A[13]_i_3_n_0\ : STD_LOGIC;
  signal \A[13]_i_5_n_0\ : STD_LOGIC;
  signal \A[13]_i_6_n_0\ : STD_LOGIC;
  signal \A[14]_i_2_n_0\ : STD_LOGIC;
  signal \A[14]_i_3_n_0\ : STD_LOGIC;
  signal \A[14]_i_4_n_0\ : STD_LOGIC;
  signal \A[14]_i_6_n_0\ : STD_LOGIC;
  signal \A[15]_i_13_n_0\ : STD_LOGIC;
  signal \A[15]_i_3_n_0\ : STD_LOGIC;
  signal \A[15]_i_5_n_0\ : STD_LOGIC;
  signal \A[15]_i_7_n_0\ : STD_LOGIC;
  signal \A[1]_i_2_n_0\ : STD_LOGIC;
  signal \A[1]_i_4_n_0\ : STD_LOGIC;
  signal \A[1]_i_5_n_0\ : STD_LOGIC;
  signal \A[1]_i_6_n_0\ : STD_LOGIC;
  signal \A[2]_i_2_n_0\ : STD_LOGIC;
  signal \A[2]_i_3_n_0\ : STD_LOGIC;
  signal \A[2]_i_5_n_0\ : STD_LOGIC;
  signal \A[2]_i_6_n_0\ : STD_LOGIC;
  signal \A[3]_i_2_n_0\ : STD_LOGIC;
  signal \A[3]_i_3_n_0\ : STD_LOGIC;
  signal \A[3]_i_5_n_0\ : STD_LOGIC;
  signal \A[3]_i_6_n_0\ : STD_LOGIC;
  signal \A[4]_i_2_n_0\ : STD_LOGIC;
  signal \A[4]_i_3_n_0\ : STD_LOGIC;
  signal \A[4]_i_5_n_0\ : STD_LOGIC;
  signal \A[4]_i_6_n_0\ : STD_LOGIC;
  signal \A[5]_i_2_n_0\ : STD_LOGIC;
  signal \A[5]_i_3_n_0\ : STD_LOGIC;
  signal \A[5]_i_5_n_0\ : STD_LOGIC;
  signal \A[5]_i_6_n_0\ : STD_LOGIC;
  signal \A[6]_i_2_n_0\ : STD_LOGIC;
  signal \A[6]_i_3_n_0\ : STD_LOGIC;
  signal \A[6]_i_6_n_0\ : STD_LOGIC;
  signal \A[6]_i_7_n_0\ : STD_LOGIC;
  signal \A[7]_i_2_n_0\ : STD_LOGIC;
  signal \A[7]_i_3_n_0\ : STD_LOGIC;
  signal \A[7]_i_5_n_0\ : STD_LOGIC;
  signal \A[7]_i_6_n_0\ : STD_LOGIC;
  signal \A[8]_i_2_n_0\ : STD_LOGIC;
  signal \A[8]_i_3_n_0\ : STD_LOGIC;
  signal \A[8]_i_5_n_0\ : STD_LOGIC;
  signal \A[8]_i_6_n_0\ : STD_LOGIC;
  signal \A[9]_i_2_n_0\ : STD_LOGIC;
  signal \A[9]_i_3_n_0\ : STD_LOGIC;
  signal \A[9]_i_4_n_0\ : STD_LOGIC;
  signal \A[9]_i_6_n_0\ : STD_LOGIC;
  signal AddrA : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^auto_wait_t1_reg\ : STD_LOGIC;
  signal \BusA[0]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[0]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[1]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[1]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[2]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[2]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[3]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[3]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[4]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[4]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[5]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[5]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[6]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[6]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[7]_i_4_n_0\ : STD_LOGIC;
  signal \BusA[7]_i_5_n_0\ : STD_LOGIC;
  signal \^busa_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^busa_reg[3]\ : STD_LOGIC;
  signal \^busa_reg[4]\ : STD_LOGIC;
  signal \^busa_reg[6]\ : STD_LOGIC;
  signal \^busa_reg[7]\ : STD_LOGIC;
  signal \BusB[0]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_7_n_0\ : STD_LOGIC;
  signal \^busb_reg[0]\ : STD_LOGIC;
  signal \^busb_reg[1]\ : STD_LOGIC;
  signal \^busb_reg[2]\ : STD_LOGIC;
  signal \^busb_reg[3]\ : STD_LOGIC;
  signal \^busb_reg[4]\ : STD_LOGIC;
  signal \^busb_reg[4]_0\ : STD_LOGIC;
  signal \^busb_reg[5]\ : STD_LOGIC;
  signal \^busb_reg[5]_0\ : STD_LOGIC;
  signal \^busb_reg[6]\ : STD_LOGIC;
  signal \^busb_reg[7]\ : STD_LOGIC;
  signal \^busb_reg[7]_0\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^daa_q11_out\ : STD_LOGIC;
  signal \^daa_q13_out\ : STD_LOGIC;
  signal DIH : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DIL : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DOBH : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DOBL : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ExchangeDH : STD_LOGIC;
  signal ExchangeRp : STD_LOGIC;
  signal \^f_reg[0]\ : STD_LOGIC;
  signal \^f_reg[1]\ : STD_LOGIC;
  signal \^f_reg[1]_0\ : STD_LOGIC;
  signal \^f_reg[1]_1\ : STD_LOGIC;
  signal \^f_reg[1]_2\ : STD_LOGIC;
  signal \^f_reg[7]\ : STD_LOGIC;
  signal \^ir_reg[0]_rep\ : STD_LOGIC;
  signal \^ir_reg[3]\ : STD_LOGIC;
  signal \^ir_reg[4]\ : STD_LOGIC;
  signal \^ir_reg[4]_0\ : STD_LOGIC;
  signal \^ir_reg[5]\ : STD_LOGIC;
  signal \^ir_reg[5]_0\ : STD_LOGIC;
  signal \^ir_reg[5]_1\ : STD_LOGIC;
  signal \^ir_reg[5]_2\ : STD_LOGIC;
  signal \^iset_reg[1]\ : STD_LOGIC;
  signal \^iset_reg[1]_0\ : STD_LOGIC;
  signal \^iset_reg[1]_1\ : STD_LOGIC;
  signal IncDecZ_i_15_n_0 : STD_LOGIC;
  signal IncDecZ_i_4_n_0 : STD_LOGIC;
  signal IncDecZ_i_9_n_0 : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PC[0]_i_10_n_0\ : STD_LOGIC;
  signal \PC[0]_i_11_n_0\ : STD_LOGIC;
  signal \PC[0]_i_12_n_0\ : STD_LOGIC;
  signal \PC[0]_i_16_n_0\ : STD_LOGIC;
  signal \PC[0]_i_18_n_0\ : STD_LOGIC;
  signal \PC[0]_i_22_n_0\ : STD_LOGIC;
  signal \PC[0]_i_24_n_0\ : STD_LOGIC;
  signal \PC[0]_i_31_n_0\ : STD_LOGIC;
  signal \PC[0]_i_32_n_0\ : STD_LOGIC;
  signal \PC[0]_i_9_n_0\ : STD_LOGIC;
  signal \PC[12]_i_2_n_0\ : STD_LOGIC;
  signal \PC[12]_i_3_n_0\ : STD_LOGIC;
  signal \PC[12]_i_4_n_0\ : STD_LOGIC;
  signal \PC[12]_i_5_n_0\ : STD_LOGIC;
  signal \PC[4]_i_11_n_0\ : STD_LOGIC;
  signal \PC[4]_i_14_n_0\ : STD_LOGIC;
  signal \PC[4]_i_17_n_0\ : STD_LOGIC;
  signal \PC[4]_i_19_n_0\ : STD_LOGIC;
  signal \PC[4]_i_24_n_0\ : STD_LOGIC;
  signal \PC[4]_i_6_n_0\ : STD_LOGIC;
  signal \PC[4]_i_7_n_0\ : STD_LOGIC;
  signal \PC[4]_i_8_n_0\ : STD_LOGIC;
  signal \PC[4]_i_9_n_0\ : STD_LOGIC;
  signal \PC[8]_i_2_n_0\ : STD_LOGIC;
  signal \PC[8]_i_3_n_0\ : STD_LOGIC;
  signal \PC[8]_i_4_n_0\ : STD_LOGIC;
  signal \PC[8]_i_5_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \PC_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^q_t\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RegAddrB : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RegsH_reg_0_7_0_1_i_10_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_11_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_12_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_13_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_14_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_15_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_16_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_17_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_18_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_1_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_20_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_22_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_1 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_2 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_3 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_5 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_6 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_7 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_1 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_2 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_3 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_4 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_5 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_6 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_28_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_29_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_30_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_31_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_32_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_33_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_35_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_36_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_37_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_38_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_39_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_40_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_41_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_42_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_43_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_44_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_46_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_47_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_48_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_49_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_51_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_52_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_53_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_54_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_55_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_2_3_i_3_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_2_3_i_4_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_3_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_4_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_2 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_3 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_6 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_7 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_6_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_7_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_8_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_6_7_i_3_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_6_7_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_10_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_11_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_1_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_5_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_1 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_2 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_3 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_4 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_5 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_7 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_7_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_8_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_9_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_2_3_i_3_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_2_3_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_4_5_i_3_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_4_5_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_6_7_i_3_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_6_7_i_4_n_0 : STD_LOGIC;
  signal \^sp16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SP16_A : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \SP[11]_i_3_n_0\ : STD_LOGIC;
  signal \SP[11]_i_4_n_0\ : STD_LOGIC;
  signal \SP[11]_i_5_n_0\ : STD_LOGIC;
  signal \SP[11]_i_6_n_0\ : STD_LOGIC;
  signal \SP[15]_i_10_n_0\ : STD_LOGIC;
  signal \SP[15]_i_11_n_0\ : STD_LOGIC;
  signal \SP[15]_i_12_n_0\ : STD_LOGIC;
  signal \SP[15]_i_13_n_0\ : STD_LOGIC;
  signal \SP[15]_i_16_n_0\ : STD_LOGIC;
  signal \SP[15]_i_17_n_0\ : STD_LOGIC;
  signal \SP[15]_i_18_n_0\ : STD_LOGIC;
  signal \SP[15]_i_19_n_0\ : STD_LOGIC;
  signal \SP[15]_i_20_n_0\ : STD_LOGIC;
  signal \SP[15]_i_21_n_0\ : STD_LOGIC;
  signal \SP[3]_i_10_n_0\ : STD_LOGIC;
  signal \SP[3]_i_7_n_0\ : STD_LOGIC;
  signal \SP[3]_i_8_n_0\ : STD_LOGIC;
  signal \SP[3]_i_9_n_0\ : STD_LOGIC;
  signal \SP[7]_i_10_n_0\ : STD_LOGIC;
  signal \SP[7]_i_11_n_0\ : STD_LOGIC;
  signal \SP[7]_i_8_n_0\ : STD_LOGIC;
  signal \SP[7]_i_9_n_0\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \SP_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \SP_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \SP_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \SP_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^htiming_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^htiming_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^htiming_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^htiming_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_alu/BitMask\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \i_alu/DAA_Q\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \i_alu/DAA_Q0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \i_alu/DAA_Q1\ : STD_LOGIC;
  signal \i_alu/DAA_Q__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \i_alu/DAA_Q__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mcycle_reg[0]\ : STD_LOGIC;
  signal \^mcycle_reg[1]_rep\ : STD_LOGIC;
  signal \^mcycle_reg[3]\ : STD_LOGIC;
  signal \mcycles[2]_i_10_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in0\ : STD_LOGIC;
  signal \^p_10_in\ : STD_LOGIC;
  signal \^p_3_in108_in\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  signal \NLW_ACC_reg[4]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_PC_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SP_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC[0]_i_10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ACC[0]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ACC[0]_i_8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ACC[1]_i_12\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ACC[1]_i_13\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ACC[1]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ACC[1]_i_8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ACC[2]_i_11\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ACC[2]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ACC[2]_i_8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ACC[3]_i_11\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ACC[3]_i_12\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ACC[3]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ACC[3]_i_8\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ACC[4]_i_10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ACC[4]_i_11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ACC[4]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ACC[5]_i_10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ACC[5]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ACC[6]_i_10\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ACC[6]_i_11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ACC[6]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ACC[7]_i_20\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ACC[7]_i_25\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ACC[7]_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \A[0]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \A[10]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \A[11]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \A[12]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \A[13]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \A[14]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \A[15]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \A[3]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \A[4]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \A[7]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \A[8]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \A[9]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \BusA[0]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \BusA[2]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \BusA[3]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \BusA[4]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \BusA[5]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \BusA[6]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \BusA[7]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \BusB[0]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \BusB[1]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \BusB[2]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \BusB[3]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \BusB[4]_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \BusB[5]_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \BusB[6]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \BusB[7]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[0]_i_10\ : label is "soft_lutpair27";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_0_1 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RegsH_reg_0_7_0_1 : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_0_1 : label is "i_reg/RegsH";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RegsH_reg_0_7_0_1 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RegsH_reg_0_7_0_1 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of RegsH_reg_0_7_0_1 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RegsH_reg_0_7_0_1 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RegsH_reg_0_7_0_1 : label is 1;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_12 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_14 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_20 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_21 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_22 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_34 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_45 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_50 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_51 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_55 : label is "soft_lutpair26";
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_2_3 : label is "";
  attribute RTL_RAM_BITS of RegsH_reg_0_7_2_3 : label is 64;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_2_3 : label is "i_reg/RegsH";
  attribute ram_addr_begin of RegsH_reg_0_7_2_3 : label is 0;
  attribute ram_addr_end of RegsH_reg_0_7_2_3 : label is 7;
  attribute ram_offset of RegsH_reg_0_7_2_3 : label is 0;
  attribute ram_slice_begin of RegsH_reg_0_7_2_3 : label is 2;
  attribute ram_slice_end of RegsH_reg_0_7_2_3 : label is 3;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_2_3_i_3 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_2_3_i_4 : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_4_5 : label is "";
  attribute RTL_RAM_BITS of RegsH_reg_0_7_4_5 : label is 64;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_4_5 : label is "i_reg/RegsH";
  attribute ram_addr_begin of RegsH_reg_0_7_4_5 : label is 0;
  attribute ram_addr_end of RegsH_reg_0_7_4_5 : label is 7;
  attribute ram_offset of RegsH_reg_0_7_4_5 : label is 0;
  attribute ram_slice_begin of RegsH_reg_0_7_4_5 : label is 4;
  attribute ram_slice_end of RegsH_reg_0_7_4_5 : label is 5;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_4_5_i_3 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_4_5_i_4 : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_6_7 : label is "";
  attribute RTL_RAM_BITS of RegsH_reg_0_7_6_7 : label is 64;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_6_7 : label is "i_reg/RegsH";
  attribute ram_addr_begin of RegsH_reg_0_7_6_7 : label is 0;
  attribute ram_addr_end of RegsH_reg_0_7_6_7 : label is 7;
  attribute ram_offset of RegsH_reg_0_7_6_7 : label is 0;
  attribute ram_slice_begin of RegsH_reg_0_7_6_7 : label is 6;
  attribute ram_slice_end of RegsH_reg_0_7_6_7 : label is 7;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_6_7_i_3 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_6_7_i_4 : label is "soft_lutpair50";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_0_1 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_0_1 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_0_1 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_0_1 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_0_1 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_0_1 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_0_1 : label is 0;
  attribute ram_slice_end of RegsL_reg_0_7_0_1 : label is 1;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_0_1_i_4 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_0_1_i_5 : label is "soft_lutpair35";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_2_3 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_2_3 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_2_3 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_2_3 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_2_3 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_2_3 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_2_3 : label is 2;
  attribute ram_slice_end of RegsL_reg_0_7_2_3 : label is 3;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_2_3_i_3 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_2_3_i_4 : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_4_5 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_4_5 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_4_5 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_4_5 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_4_5 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_4_5 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_4_5 : label is 4;
  attribute ram_slice_end of RegsL_reg_0_7_4_5 : label is 5;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_4_5_i_3 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_4_5_i_4 : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_6_7 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_6_7 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_6_7 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_6_7 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_6_7 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_6_7 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_6_7 : label is 6;
  attribute ram_slice_end of RegsL_reg_0_7_6_7 : label is 7;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_6_7_i_3 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_6_7_i_4 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout[7]_i_9\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mcycles[1]_i_14\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mcycles[2]_i_10\ : label is "soft_lutpair28";
begin
  ALU_Q(1 downto 0) <= \^alu_q\(1 downto 0);
  Auto_Wait_t1_reg <= \^auto_wait_t1_reg\;
  \BusA_reg[2]\(0) <= \^busa_reg[2]\(0);
  \BusA_reg[3]\ <= \^busa_reg[3]\;
  \BusA_reg[4]\ <= \^busa_reg[4]\;
  \BusA_reg[6]\ <= \^busa_reg[6]\;
  \BusA_reg[7]\ <= \^busa_reg[7]\;
  \BusB_reg[0]\ <= \^busb_reg[0]\;
  \BusB_reg[1]\ <= \^busb_reg[1]\;
  \BusB_reg[2]\ <= \^busb_reg[2]\;
  \BusB_reg[3]\ <= \^busb_reg[3]\;
  \BusB_reg[4]\ <= \^busb_reg[4]\;
  \BusB_reg[4]_0\ <= \^busb_reg[4]_0\;
  \BusB_reg[5]\ <= \^busb_reg[5]\;
  \BusB_reg[5]_0\ <= \^busb_reg[5]_0\;
  \BusB_reg[6]\ <= \^busb_reg[6]\;
  \BusB_reg[7]\ <= \^busb_reg[7]\;
  \BusB_reg[7]_0\ <= \^busb_reg[7]_0\;
  Carry_In <= \^carry_in\;
  D(15 downto 0) <= \^d\(15 downto 0);
  DAA_Q11_out <= \^daa_q11_out\;
  DAA_Q13_out <= \^daa_q13_out\;
  \F_reg[0]\ <= \^f_reg[0]\;
  \F_reg[1]\ <= \^f_reg[1]\;
  \F_reg[1]_0\ <= \^f_reg[1]_0\;
  \F_reg[1]_1\ <= \^f_reg[1]_1\;
  \F_reg[1]_2\ <= \^f_reg[1]_2\;
  \F_reg[7]\ <= \^f_reg[7]\;
  \IR_reg[0]_rep\ <= \^ir_reg[0]_rep\;
  \IR_reg[3]\ <= \^ir_reg[3]\;
  \IR_reg[4]\ <= \^ir_reg[4]\;
  \IR_reg[4]_0\ <= \^ir_reg[4]_0\;
  \IR_reg[5]\ <= \^ir_reg[5]\;
  \IR_reg[5]_0\ <= \^ir_reg[5]_0\;
  \IR_reg[5]_1\ <= \^ir_reg[5]_1\;
  \IR_reg[5]_2\ <= \^ir_reg[5]_2\;
  \ISet_reg[1]\ <= \^iset_reg[1]\;
  \ISet_reg[1]_0\ <= \^iset_reg[1]_0\;
  \ISet_reg[1]_1\ <= \^iset_reg[1]_1\;
  O(0) <= \^o\(0);
  Q_t(7 downto 0) <= \^q_t\(7 downto 0);
  SP16(15 downto 0) <= \^sp16\(15 downto 0);
  \htiming_reg[1]\(0) <= \^htiming_reg[1]\(0);
  \htiming_reg[1]_0\(0) <= \^htiming_reg[1]_0\(0);
  \htiming_reg[1]_1\(0) <= \^htiming_reg[1]_1\(0);
  \htiming_reg[1]_2\(0) <= \^htiming_reg[1]_2\(0);
  \mcycle_reg[0]\ <= \^mcycle_reg[0]\;
  \mcycle_reg[1]_rep\ <= \^mcycle_reg[1]_rep\;
  \mcycle_reg[3]\ <= \^mcycle_reg[3]\;
  p_0_in <= \^p_0_in\;
  p_0_in0 <= \^p_0_in0\;
  p_10_in <= \^p_10_in\;
  p_3_in108_in <= \^p_3_in108_in\;
  p_9_in <= \^p_9_in\;
\ACC[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(4),
      O => \ACC[0]_i_10_n_0\
    );
\ACC[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E5E5FF00E0E0"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[7]_i_21_0\,
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \F[7]_i_11\(1),
      I4 => \ACC[3]_i_2_0\(2),
      I5 => \F[7]_i_11\(7),
      O => \^ir_reg[5]_2\
    );
\ACC[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(0),
      I1 => ExchangeRp,
      I2 => \ACC[0]_i_4_n_0\,
      O => \^busb_reg[0]\
    );
\ACC[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[0]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(0),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(0),
      O => \ACC[0]_i_4_n_0\
    );
\ACC[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[0]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \^busb_reg[4]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]_2\,
      O => \ACC[0]_i_5_n_0\
    );
\ACC[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63BB63999CCC9C44"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(2),
      I1 => \SP_reg[15]_0\(0),
      I2 => \ACC[7]_i_21_0\,
      I3 => \ACC[7]_i_9_0\(0),
      I4 => \ACC[7]_i_9_0\(1),
      I5 => \F[7]_i_11\(0),
      O => \^q_t\(0)
    );
\ACC[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(0),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[0]_i_10_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^ir_reg[5]_2\,
      O => \ACC[0]_i_7_n_0\
    );
\ACC[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(4),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(0),
      O => \^busb_reg[4]\
    );
\ACC[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(0),
      I1 => \F[2]_i_31\,
      I2 => \F[7]_i_11\(0),
      O => \^f_reg[1]_2\
    );
\ACC[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0040AAEAAA2A"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \ACC[7]_i_21_0\,
      I3 => \ACC[7]_i_9_0\(2),
      I4 => \F[7]_i_11\(0),
      I5 => \SP_reg[15]_0\(0),
      O => \ACC[1]_i_10_n_0\
    );
\ACC[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(2),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(0),
      O => \ACC[1]_i_12_n_0\
    );
\ACC[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(2),
      I2 => \F[7]_i_11\(3),
      I3 => \ACC_reg[3]_i_13_0\,
      O => \i_alu/DAA_Q1\
    );
\ACC[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SP_reg[15]_0\(1),
      I1 => ExchangeRp,
      I2 => \^alu_q\(0),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(1),
      O => \^busb_reg[1]\
    );
\ACC[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ACC[1]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(1),
      O => \^alu_q\(0)
    );
\ACC[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[1]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \^busb_reg[5]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[1]_i_9_n_0\,
      O => \ACC[1]_i_5_n_0\
    );
\ACC[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[1]_i_10_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(1),
      I5 => \F[7]_i_11\(1),
      O => \^q_t\(1)
    );
\ACC[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(1),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[1]_i_5_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[1]_i_12_n_0\,
      O => \ACC[1]_i_7_n_0\
    );
\ACC[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(5),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(1),
      O => \^busb_reg[5]\
    );
\ACC[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \^o\(0),
      I1 => \F[2]_i_31\,
      I2 => \^busa_reg[2]\(0),
      I3 => \^daa_q11_out\,
      I4 => \F[7]_i_11\(1),
      I5 => \i_alu/DAA_Q1\,
      O => \ACC[1]_i_9_n_0\
    );
\ACC[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \SP_reg[15]_0\(1),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(1),
      I3 => \ACC[1]_i_10_n_0\,
      O => \ACC[2]_i_10_n_0\
    );
\ACC[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(3),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(1),
      O => \^busa_reg[3]\
    );
\ACC[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(2),
      I1 => ExchangeRp,
      I2 => \ACC[2]_i_4_n_0\,
      O => \^busb_reg[2]\
    );
\ACC[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[2]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(2),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(2),
      O => \ACC[2]_i_4_n_0\
    );
\ACC[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[2]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \ACC[2]_i_8_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]_0\,
      O => \ACC[2]_i_5_n_0\
    );
\ACC[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[2]_i_10_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(2),
      I5 => \F[7]_i_11\(2),
      O => \^q_t\(2)
    );
\ACC[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48FD48A8"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(2),
      I2 => \ACC[2]_i_5_0\,
      I3 => \ACC[7]_i_9_0\(0),
      I4 => \^busa_reg[3]\,
      O => \ACC[2]_i_7_n_0\
    );
\ACC[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(6),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(2),
      O => \ACC[2]_i_8_n_0\
    );
\ACC[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(2),
      I1 => \F[2]_i_31\,
      I2 => \i_alu/DAA_Q0\(2),
      I3 => \^daa_q11_out\,
      I4 => \i_alu/DAA_Q__0\(2),
      O => \^f_reg[1]_0\
    );
\ACC[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6727260F6E4E460"
    )
        port map (
      I0 => \SP_reg[15]_0\(2),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(2),
      I3 => \ACC[1]_i_10_n_0\,
      I4 => \F[7]_i_11\(1),
      I5 => \SP_reg[15]_0\(1),
      O => \ACC[3]_i_10_n_0\
    );
\ACC[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(3),
      O => \^ir_reg[3]\
    );
\ACC[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(4),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(2),
      O => \^busa_reg[4]\
    );
\ACC[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01AA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(2),
      I2 => \F[7]_i_11\(1),
      I3 => \F[7]_i_11\(3),
      O => \ACC[3]_i_14_n_0\
    );
\ACC[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[3]_i_15_n_0\
    );
\ACC[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SP_reg[15]_0\(3),
      I1 => ExchangeRp,
      I2 => \^alu_q\(1),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(3),
      O => \^busb_reg[3]\
    );
\ACC[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ACC[3]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(3),
      O => \^alu_q\(1)
    );
\ACC[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[3]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \^busb_reg[7]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^p_9_in\,
      O => \ACC[3]_i_5_n_0\
    );
\ACC[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[3]_i_10_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(3),
      I5 => \F[7]_i_11\(3),
      O => \^q_t\(3)
    );
\ACC[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(3),
      I2 => \ACC[3]_i_2_0\(4),
      I3 => \^ir_reg[3]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^busa_reg[4]\,
      O => \ACC[3]_i_7_n_0\
    );
\ACC[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(7),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(3),
      O => \^busb_reg[7]\
    );
\ACC[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(3),
      I1 => \F[2]_i_31\,
      I2 => \i_alu/DAA_Q0\(3),
      I3 => \^daa_q11_out\,
      I4 => \i_alu/DAA_Q__0\(3),
      O => \^p_9_in\
    );
\ACC[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(2),
      O => \ACC[4]_i_10_n_0\
    );
\ACC[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(5),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(3),
      O => \ACC[4]_i_11_n_0\
    );
\ACC[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      O => \ACC[4]_i_14_n_0\
    );
\ACC[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_15_n_0\
    );
\ACC[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \F[7]_i_11\(3),
      I1 => \ACC_reg[3]_i_13_0\,
      I2 => \F[7]_i_11\(4),
      O => \ACC[4]_i_16_n_0\
    );
\ACC[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30CB"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_17_n_0\
    );
\ACC[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB50"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_18_n_0\
    );
\ACC[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_19_n_0\
    );
\ACC[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(4),
      I1 => ExchangeRp,
      I2 => \ACC[4]_i_4_n_0\,
      O => \^busb_reg[4]_0\
    );
\ACC[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      O => \ACC[4]_i_20_n_0\
    );
\ACC[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_21_n_0\
    );
\ACC[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \F[7]_i_11\(3),
      I1 => \ACC_reg[3]_i_13_0\,
      I2 => \F[7]_i_11\(4),
      O => \ACC[4]_i_22_n_0\
    );
\ACC[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30CB"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_23_n_0\
    );
\ACC[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB50"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_24_n_0\
    );
\ACC[4]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_25_n_0\
    );
\ACC[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[4]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(4),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(4),
      O => \ACC[4]_i_4_n_0\
    );
\ACC[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[4]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(4),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]_1\,
      O => \ACC[4]_i_5_n_0\
    );
\ACC[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F78F44BF0834BB0"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \SP_reg[15]_0\(4),
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \^p_0_in\,
      I5 => \F[7]_i_11\(4),
      O => \^q_t\(4)
    );
\ACC[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(4),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[4]_i_10_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[4]_i_11_n_0\,
      O => \ACC[4]_i_7_n_0\
    );
\ACC[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F[7]_i_12\(0),
      I1 => \F[2]_i_31\,
      I2 => \i_alu/DAA_Q0\(4),
      I3 => \^daa_q11_out\,
      I4 => \i_alu/DAA_Q\(4),
      O => \^f_reg[1]_1\
    );
\ACC[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \SP_reg[15]_0\(3),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(3),
      I3 => \ACC[3]_i_10_n_0\,
      O => \^p_0_in\
    );
\ACC[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(6),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(4),
      O => \^busa_reg[6]\
    );
\ACC[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(5),
      I1 => ExchangeRp,
      I2 => \ACC[5]_i_4_n_0\,
      O => \^busb_reg[5]_0\
    );
\ACC[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[5]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(5),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(5),
      O => \ACC[5]_i_4_n_0\
    );
\ACC[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[5]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(5),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^p_10_in\,
      O => \ACC[5]_i_5_n_0\
    );
\ACC[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[5]_i_9_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(5),
      I5 => \F[7]_i_11\(5),
      O => \^q_t\(5)
    );
\ACC[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884DDDF8884888A"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(5),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[7]_i_20_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^busa_reg[6]\,
      O => \ACC[5]_i_7_n_0\
    );
\ACC[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \F[7]_i_12\(1),
      I1 => \^daa_q13_out\,
      I2 => \F[2]_i_31\,
      I3 => IncDecZ_i_22(0),
      I4 => \^daa_q11_out\,
      I5 => \F[2]_i_31_0\(0),
      O => \^p_10_in\
    );
\ACC[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FEF0E08FEF880E0"
    )
        port map (
      I0 => \ACC[3]_i_10_n_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \ACC[7]_i_9_0\(1),
      I3 => \SP_reg[15]_0\(3),
      I4 => \F[7]_i_11\(4),
      I5 => \SP_reg[15]_0\(4),
      O => \ACC[5]_i_9_n_0\
    );
\ACC[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \ACC[3]_i_2_0\(4),
      I2 => \ACC[3]_i_2_0\(2),
      O => \i_alu/BitMask\(6)
    );
\ACC[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(7),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(5),
      O => \ACC[6]_i_11_n_0\
    );
\ACC[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^daa_q13_out\,
      I1 => \F[7]_i_12\(1),
      O => \^busa_reg[7]\
    );
\ACC[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFA8"
    )
        port map (
      I0 => \F[2]_i_31_0\(2),
      I1 => \F[2]_i_31_0\(1),
      I2 => \F[2]_i_31_0\(0),
      I3 => \F[2]_i_31_0\(3),
      I4 => \ACC[7]_i_21_0\,
      O => \^daa_q11_out\
    );
\ACC[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(6),
      I1 => ExchangeRp,
      I2 => \ACC[6]_i_4_n_0\,
      O => \^busb_reg[6]\
    );
\ACC[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[6]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(6),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(6),
      O => \ACC[6]_i_4_n_0\
    );
\ACC[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[6]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(6),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[6]_i_8_n_0\,
      O => \ACC[6]_i_5_n_0\
    );
\ACC[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[6]_i_9_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(6),
      I5 => \F[7]_i_11\(6),
      O => \^q_t\(6)
    );
\ACC[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48FD48A8"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(6),
      I2 => \i_alu/BitMask\(6),
      I3 => \ACC[7]_i_9_0\(0),
      I4 => \ACC[6]_i_11_n_0\,
      O => \ACC[6]_i_7_n_0\
    );
\ACC[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \^busa_reg[7]\,
      I1 => \F[7]_i_12\(2),
      I2 => \F[2]_i_31\,
      I3 => IncDecZ_i_22(1),
      I4 => \^daa_q11_out\,
      I5 => \F[2]_i_31_0\(1),
      O => \ACC[6]_i_8_n_0\
    );
\ACC[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F672E472E46060"
    )
        port map (
      I0 => \SP_reg[15]_0\(5),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(5),
      I3 => \SP_reg[15]_0\(4),
      I4 => \F[7]_i_11\(4),
      I5 => \^p_0_in\,
      O => \ACC[6]_i_9_n_0\
    );
\ACC[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \ACC[3]_i_2_2\,
      I1 => \ACC[3]_i_2_0\(6),
      I2 => \ACC[7]_i_14_n_0\,
      I3 => \ACC[3]_i_2_0\(5),
      I4 => \ACC[3]_i_2_1\,
      O => ExchangeRp
    );
\ACC[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[7]_i_15_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(7),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(7),
      O => \ACC[7]_i_11_n_0\
    );
\ACC[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \ACC[7]_i_9_0\(0),
      O => \ACC[7]_i_13_n_0\
    );
\ACC[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF00BFBFBFBFBF"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(3),
      I4 => \ACC[3]_i_2_0\(2),
      I5 => \ACC[3]_i_2_0\(4),
      O => \ACC[7]_i_14_n_0\
    );
\ACC[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[7]_i_17_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(7),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]\,
      O => \ACC[7]_i_15_n_0\
    );
\ACC[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F78F083F44B4BB0"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \F[7]_i_11\(7),
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(7),
      I5 => \^carry_in\,
      O => \^q_t\(7)
    );
\ACC[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(7),
      I2 => \ACC[7]_i_20_n_0\,
      I3 => \ACC[3]_i_2_0\(3),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^ir_reg[4]_0\,
      O => \ACC[7]_i_17_n_0\
    );
\ACC[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F70FFFF8F700000"
    )
        port map (
      I0 => \F[7]_i_12\(1),
      I1 => \F[7]_i_12\(2),
      I2 => \^daa_q13_out\,
      I3 => \F[7]_i_12\(3),
      I4 => \F[2]_i_31\,
      I5 => \^f_reg[0]\,
      O => \^f_reg[1]\
    );
\ACC[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6727260F6E4E460"
    )
        port map (
      I0 => \SP_reg[15]_0\(6),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(6),
      I3 => \ACC[5]_i_9_n_0\,
      I4 => \F[7]_i_11\(5),
      I5 => \SP_reg[15]_0\(5),
      O => \^carry_in\
    );
\ACC[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(4),
      O => \ACC[7]_i_20_n_0\
    );
\ACC[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40FFFF4F400000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \F[7]_i_11\(7),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \F[7]_i_11\(6),
      I4 => \ACC[3]_i_2_0\(4),
      I5 => \ACC[7]_i_25_n_0\,
      O => \^ir_reg[4]_0\
    );
\ACC[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ACC[7]_i_31_n_0\,
      I1 => \F[7]_i_11\(7),
      I2 => \ACC[7]_i_21_0\,
      O => \^daa_q13_out\
    );
\ACC[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA888C"
    )
        port map (
      I0 => IncDecZ_i_22(2),
      I1 => \F[2]_i_31_0\(2),
      I2 => \F[2]_i_31_0\(1),
      I3 => \F[2]_i_31_0\(0),
      I4 => \F[2]_i_31_0\(3),
      I5 => \ACC[7]_i_21_0\,
      O => \^f_reg[0]\
    );
\ACC[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[7]_i_21_0\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \F[7]_i_11\(0),
      I3 => \ACC[3]_i_2_0\(2),
      I4 => \F[7]_i_11\(6),
      O => \ACC[7]_i_25_n_0\
    );
\ACC[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAAA"
    )
        port map (
      I0 => \F[7]_i_11\(5),
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(1),
      I3 => \F[7]_i_11\(2),
      I4 => \F[7]_i_11\(4),
      I5 => \F[7]_i_11\(6),
      O => \ACC[7]_i_31_n_0\
    );
\ACC[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(7),
      I1 => ExchangeRp,
      I2 => \ACC[7]_i_11_n_0\,
      O => \^busb_reg[7]_0\
    );
\ACC[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040000"
    )
        port map (
      I0 => \dout[7]_i_3_0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(0),
      I2 => \SP_reg[3]\,
      I3 => \ACC[7]_i_13_n_0\,
      I4 => \dout[7]_i_3\(4),
      O => \^auto_wait_t1_reg\
    );
\ACC_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BusA_reg[3]_0\(0),
      CO(2) => \ACC_reg[3]_i_13_n_1\,
      CO(1) => \ACC_reg[3]_i_13_n_2\,
      CO(0) => \ACC_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \F[7]_i_11\(3),
      DI(2) => '0',
      DI(1) => \F[7]_i_11\(1),
      DI(0) => '0',
      O(3 downto 2) => \i_alu/DAA_Q__1\(3 downto 2),
      O(1) => \^o\(0),
      O(0) => \i_alu/DAA_Q__1\(0),
      S(3) => \ACC[3]_i_14_n_0\,
      S(2) => \F[7]_i_11\(2),
      S(1) => \ACC[3]_i_15_n_0\,
      S(0) => \F[7]_i_11\(0)
    );
\ACC_reg[4]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BusA_reg[2]_0\(0),
      CO(2) => \ACC_reg[4]_i_12_n_1\,
      CO(1) => \ACC_reg[4]_i_12_n_2\,
      CO(0) => \ACC_reg[4]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \ACC[4]_i_14_n_0\,
      DI(2) => \F[7]_i_11\(2),
      DI(1) => \ACC[4]_i_15_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \i_alu/DAA_Q0\(4 downto 2),
      O(0) => \NLW_ACC_reg[4]_i_12_O_UNCONNECTED\(0),
      S(3) => \ACC[4]_i_16_n_0\,
      S(2) => \ACC[4]_i_17_n_0\,
      S(1) => \ACC[4]_i_18_n_0\,
      S(0) => \ACC[4]_i_19_n_0\
    );
\ACC_reg[4]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \ACC_reg[4]_i_13_n_1\,
      CO(1) => \ACC_reg[4]_i_13_n_2\,
      CO(0) => \ACC_reg[4]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \ACC[4]_i_20_n_0\,
      DI(2) => \F[7]_i_11\(2),
      DI(1) => \ACC[4]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \i_alu/DAA_Q\(4),
      O(2 downto 1) => \i_alu/DAA_Q__0\(3 downto 2),
      O(0) => \^busa_reg[2]\(0),
      S(3) => \ACC[4]_i_22_n_0\,
      S(2) => \ACC[4]_i_23_n_0\,
      S(1) => \ACC[4]_i_24_n_0\,
      S(0) => \ACC[4]_i_25_n_0\
    );
\A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[0]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[0]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[0]_i_4_n_0\,
      I5 => \A_reg[0]_1\,
      O => \di_reg_reg[7]\(0)
    );
\A[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(0),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(0),
      O => \A[0]_i_2_n_0\
    );
\A[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[0]_i_6_n_0\,
      I1 => \PC_reg[3]\,
      I2 => Set_Addr_To(1),
      O => \A[0]_i_3_n_0\
    );
\A[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(0),
      I1 => \A_reg[3]\,
      I2 => \PC_reg[3]\,
      I3 => \A_reg[3]_0\,
      I4 => data1(0),
      I5 => \A_reg[6]\,
      O => \A[0]_i_4_n_0\
    );
\A[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE4E4FF00"
    )
        port map (
      I0 => Set_Addr_To(0),
      I1 => \BusA_reg[7]_0\(0),
      I2 => \BusA_reg[7]_2\(0),
      I3 => data1(0),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[0]_i_6_n_0\
    );
\A[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[10]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[10]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[10]\,
      I5 => \A[10]_i_5_n_0\,
      O => \di_reg_reg[7]\(10)
    );
\A[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(10),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(2),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(10),
      O => \A[10]_i_2_n_0\
    );
\A[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(2),
      I1 => \A_reg[6]\,
      I2 => \A[10]_i_6_n_0\,
      O => \A[10]_i_3_n_0\
    );
\A[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(2),
      I1 => data1(10),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(10),
      O => \A[10]_i_5_n_0\
    );
\A[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(10),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(2),
      I3 => Set_Addr_To(2),
      I4 => data1(10),
      O => \A[10]_i_6_n_0\
    );
\A[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[11]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[11]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[11]\,
      I5 => \A[11]_i_5_n_0\,
      O => \di_reg_reg[7]\(11)
    );
\A[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(11),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(3),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(11),
      O => \A[11]_i_2_n_0\
    );
\A[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(3),
      I1 => \A_reg[6]\,
      I2 => \A[11]_i_6_n_0\,
      O => \A[11]_i_3_n_0\
    );
\A[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(3),
      I1 => data1(11),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(11),
      O => \A[11]_i_5_n_0\
    );
\A[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(11),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(3),
      I3 => Set_Addr_To(2),
      I4 => data1(11),
      O => \A[11]_i_6_n_0\
    );
\A[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[12]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[12]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[12]\,
      I5 => \A[12]_i_5_n_0\,
      O => \di_reg_reg[7]\(12)
    );
\A[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(12),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(4),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(12),
      O => \A[12]_i_2_n_0\
    );
\A[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(4),
      I1 => \A_reg[6]\,
      I2 => \A[12]_i_6_n_0\,
      O => \A[12]_i_3_n_0\
    );
\A[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(4),
      I1 => data1(12),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(12),
      O => \A[12]_i_5_n_0\
    );
\A[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(12),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(4),
      I3 => Set_Addr_To(2),
      I4 => data1(12),
      O => \A[12]_i_6_n_0\
    );
\A[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[13]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[13]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[13]\,
      I5 => \A[13]_i_5_n_0\,
      O => \di_reg_reg[7]\(13)
    );
\A[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(13),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(5),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(13),
      O => \A[13]_i_2_n_0\
    );
\A[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(5),
      I1 => \A_reg[6]\,
      I2 => \A[13]_i_6_n_0\,
      O => \A[13]_i_3_n_0\
    );
\A[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(5),
      I1 => data1(13),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(13),
      O => \A[13]_i_5_n_0\
    );
\A[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(13),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(5),
      I3 => Set_Addr_To(2),
      I4 => data1(13),
      O => \A[13]_i_6_n_0\
    );
\A[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[14]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[14]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[14]_i_4_n_0\,
      I5 => \A_reg[14]\,
      O => \di_reg_reg[7]\(14)
    );
\A[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(14),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(6),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(14),
      O => \A[14]_i_2_n_0\
    );
\A[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[14]_i_6_n_0\,
      I1 => data7(6),
      I2 => Set_Addr_To(1),
      O => \A[14]_i_3_n_0\
    );
\A[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(14),
      I1 => \A_reg[3]\,
      I2 => data7(6),
      I3 => \A_reg[3]_0\,
      I4 => data1(14),
      I5 => \A_reg[6]\,
      O => \A[14]_i_4_n_0\
    );
\A[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2FF00"
    )
        port map (
      I0 => \BusA_reg[7]_1\(6),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_2\(14),
      I3 => data1(14),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[14]_i_6_n_0\
    );
\A[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2FF00"
    )
        port map (
      I0 => \BusA_reg[7]_1\(7),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_2\(15),
      I3 => data1(15),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[15]_i_13_n_0\
    );
\A[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[15]_i_3_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[15]_i_5_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[15]_i_7_n_0\,
      I5 => \A_reg[15]_2\,
      O => \di_reg_reg[7]\(15)
    );
\A[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(15),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(7),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(15),
      O => \A[15]_i_3_n_0\
    );
\A[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[15]_i_13_n_0\,
      I1 => data7(7),
      I2 => Set_Addr_To(1),
      O => \A[15]_i_5_n_0\
    );
\A[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(15),
      I1 => \A_reg[3]\,
      I2 => data7(7),
      I3 => \A_reg[3]_0\,
      I4 => data1(15),
      I5 => \A_reg[6]\,
      O => \A[15]_i_7_n_0\
    );
\A[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \A[1]_i_2_n_0\,
      I1 => \A_reg[1]_0\,
      I2 => \A_reg[6]\,
      I3 => \A[1]_i_4_n_0\,
      I4 => \A_reg[15]_1\,
      I5 => \A[1]_i_5_n_0\,
      O => \di_reg_reg[7]\(1)
    );
\A[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[1]_1\,
      I3 => \A_reg[6]\,
      I4 => \A[1]_i_6_n_0\,
      O => \A[1]_i_2_n_0\
    );
\A[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(1),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[1]_1\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(1),
      O => \A[1]_i_4_n_0\
    );
\A[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004404BB0BFF0F"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(1),
      I5 => \A_reg[15]\(1),
      O => \A[1]_i_5_n_0\
    );
\A[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(1),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(1),
      I3 => Set_Addr_To(2),
      I4 => data1(1),
      O => \A[1]_i_6_n_0\
    );
\A[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \A[2]_i_2_n_0\,
      I1 => \A[2]_i_3_n_0\,
      I2 => \A_reg[15]_1\,
      I3 => \A_reg[2]\,
      I4 => \A_reg[6]\,
      I5 => \A[2]_i_5_n_0\,
      O => \di_reg_reg[7]\(2)
    );
\A[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFB44F400F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(2),
      I5 => \A_reg[15]\(2),
      O => \A[2]_i_2_n_0\
    );
\A[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[2]_0\,
      I3 => \A_reg[6]\,
      I4 => \A[2]_i_6_n_0\,
      O => \A[2]_i_3_n_0\
    );
\A[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(2),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[2]_0\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(2),
      O => \A[2]_i_5_n_0\
    );
\A[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(2),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(2),
      I3 => Set_Addr_To(2),
      I4 => data1(2),
      O => \A[2]_i_6_n_0\
    );
\A[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[3]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[3]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[3]_1\,
      I5 => \A[3]_i_5_n_0\,
      O => \di_reg_reg[7]\(3)
    );
\A[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(3),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(3),
      O => \A[3]_i_2_n_0\
    );
\A[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_reg[3]_0\,
      I1 => \A_reg[6]\,
      I2 => \A[3]_i_6_n_0\,
      O => \A[3]_i_3_n_0\
    );
\A[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => \PC_reg[3]_0\,
      I1 => data1(3),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(3),
      O => \A[3]_i_5_n_0\
    );
\A[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(3),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(3),
      I3 => Set_Addr_To(2),
      I4 => data1(3),
      O => \A[3]_i_6_n_0\
    );
\A[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[4]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[4]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[4]\,
      I5 => \A[4]_i_5_n_0\,
      O => \di_reg_reg[7]\(4)
    );
\A[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(4),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(4),
      O => \A[4]_i_2_n_0\
    );
\A[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_reg[7]\,
      I1 => \A_reg[6]\,
      I2 => \A[4]_i_6_n_0\,
      O => \A[4]_i_3_n_0\
    );
\A[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => \PC_reg[7]\,
      I1 => data1(4),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(4),
      O => \A[4]_i_5_n_0\
    );
\A[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(4),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(4),
      I3 => Set_Addr_To(2),
      I4 => data1(4),
      O => \A[4]_i_6_n_0\
    );
\A[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \A[5]_i_2_n_0\,
      I1 => \A[5]_i_3_n_0\,
      I2 => \A_reg[15]_1\,
      I3 => \A_reg[5]\,
      I4 => \A_reg[6]\,
      I5 => \A[5]_i_5_n_0\,
      O => \di_reg_reg[7]\(5)
    );
\A[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFB44F400F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(5),
      I5 => \A_reg[15]\(5),
      O => \A[5]_i_2_n_0\
    );
\A[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[5]_0\,
      I3 => \A_reg[6]\,
      I4 => \A[5]_i_6_n_0\,
      O => \A[5]_i_3_n_0\
    );
\A[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(5),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[5]_0\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(5),
      O => \A[5]_i_5_n_0\
    );
\A[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(5),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(5),
      I3 => Set_Addr_To(2),
      I4 => data1(5),
      O => \A[5]_i_6_n_0\
    );
\A[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \A[6]_i_2_n_0\,
      I1 => \A[6]_i_3_n_0\,
      I2 => \A_reg[15]_1\,
      I3 => \A_reg[6]_0\,
      I4 => \A_reg[6]\,
      I5 => \A[6]_i_6_n_0\,
      O => \di_reg_reg[7]\(6)
    );
\A[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFB44F400F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(6),
      I5 => \A_reg[15]\(6),
      O => \A[6]_i_2_n_0\
    );
\A[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[6]_1\,
      I3 => \A_reg[6]\,
      I4 => \A[6]_i_7_n_0\,
      O => \A[6]_i_3_n_0\
    );
\A[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(6),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[6]_1\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(6),
      O => \A[6]_i_6_n_0\
    );
\A[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(6),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(6),
      I3 => Set_Addr_To(2),
      I4 => data1(6),
      O => \A[6]_i_7_n_0\
    );
\A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[7]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[7]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[7]\,
      I5 => \A[7]_i_5_n_0\,
      O => \di_reg_reg[7]\(7)
    );
\A[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(7),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(7),
      O => \A[7]_i_2_n_0\
    );
\A[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_reg[7]_0\,
      I1 => \A_reg[6]\,
      I2 => \A[7]_i_6_n_0\,
      O => \A[7]_i_3_n_0\
    );
\A[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => \PC_reg[7]_0\,
      I1 => data1(7),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(7),
      O => \A[7]_i_5_n_0\
    );
\A[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(7),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(7),
      I3 => Set_Addr_To(2),
      I4 => data1(7),
      O => \A[7]_i_6_n_0\
    );
\A[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[8]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[8]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[8]\,
      I5 => \A[8]_i_5_n_0\,
      O => \di_reg_reg[7]\(8)
    );
\A[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(8),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(0),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(8),
      O => \A[8]_i_2_n_0\
    );
\A[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(0),
      I1 => \A_reg[6]\,
      I2 => \A[8]_i_6_n_0\,
      O => \A[8]_i_3_n_0\
    );
\A[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(0),
      I1 => data1(8),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(8),
      O => \A[8]_i_5_n_0\
    );
\A[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(8),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(0),
      I3 => Set_Addr_To(2),
      I4 => data1(8),
      O => \A[8]_i_6_n_0\
    );
\A[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[9]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[9]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[9]_i_4_n_0\,
      I5 => \A_reg[9]\,
      O => \di_reg_reg[7]\(9)
    );
\A[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(9),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(1),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(9),
      O => \A[9]_i_2_n_0\
    );
\A[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[9]_i_6_n_0\,
      I1 => data7(1),
      I2 => Set_Addr_To(1),
      O => \A[9]_i_3_n_0\
    );
\A[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(9),
      I1 => \A_reg[3]\,
      I2 => data7(1),
      I3 => \A_reg[3]_0\,
      I4 => data1(9),
      I5 => \A_reg[6]\,
      O => \A[9]_i_4_n_0\
    );
\A[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2FF00"
    )
        port map (
      I0 => \BusA_reg[7]_1\(1),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_2\(9),
      I3 => data1(9),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[9]_i_6_n_0\
    );
BTR_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(0),
      I2 => \ACC[3]_i_2_0\(4),
      I3 => \SP[15]_i_20_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_41_0,
      O => \^mcycle_reg[1]_rep\
    );
\BusA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(8),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(0),
      I4 => Set_BusA_To(3),
      I5 => \BusA[0]_i_2_n_0\,
      O => \SP_reg[15]\(0)
    );
\BusA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[0]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(0),
      I5 => \BusA_reg[7]_1\(0),
      O => \BusA[0]_i_2_n_0\
    );
\BusA[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => Set_BusA_To(0),
      I2 => \^d\(8),
      O => \BusA[0]_i_3_n_0\
    );
\BusA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(9),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(1),
      I4 => Set_BusA_To(3),
      I5 => \BusA[1]_i_2_n_0\,
      O => \SP_reg[15]\(1)
    );
\BusA[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[1]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(1),
      I5 => \BusA_reg[7]_1\(1),
      O => \BusA[1]_i_2_n_0\
    );
\BusA[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => Set_BusA_To(0),
      I2 => \^d\(9),
      O => \BusA[1]_i_3_n_0\
    );
\BusA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(10),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(2),
      I4 => Set_BusA_To(3),
      I5 => \BusA[2]_i_2_n_0\,
      O => \SP_reg[15]\(2)
    );
\BusA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[2]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(2),
      I5 => \BusA_reg[7]_1\(2),
      O => \BusA[2]_i_2_n_0\
    );
\BusA[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => Set_BusA_To(0),
      I2 => \^d\(10),
      O => \BusA[2]_i_3_n_0\
    );
\BusA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(11),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(3),
      I4 => Set_BusA_To(3),
      I5 => \BusA[3]_i_2_n_0\,
      O => \SP_reg[15]\(3)
    );
\BusA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[3]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(3),
      I5 => \BusA_reg[7]_1\(3),
      O => \BusA[3]_i_2_n_0\
    );
\BusA[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => Set_BusA_To(0),
      I2 => \^d\(11),
      O => \BusA[3]_i_3_n_0\
    );
\BusA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(12),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(4),
      I4 => Set_BusA_To(3),
      I5 => \BusA[4]_i_2_n_0\,
      O => \SP_reg[15]\(4)
    );
\BusA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[4]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(4),
      I5 => \BusA_reg[7]_1\(4),
      O => \BusA[4]_i_2_n_0\
    );
\BusA[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => Set_BusA_To(0),
      I2 => \^d\(12),
      O => \BusA[4]_i_3_n_0\
    );
\BusA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(13),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(5),
      I4 => Set_BusA_To(3),
      I5 => \BusA[5]_i_2_n_0\,
      O => \SP_reg[15]\(5)
    );
\BusA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[5]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(5),
      I5 => \BusA_reg[7]_1\(5),
      O => \BusA[5]_i_2_n_0\
    );
\BusA[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => Set_BusA_To(0),
      I2 => \^d\(13),
      O => \BusA[5]_i_3_n_0\
    );
\BusA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(14),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(6),
      I4 => Set_BusA_To(3),
      I5 => \BusA[6]_i_2_n_0\,
      O => \SP_reg[15]\(6)
    );
\BusA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[6]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(6),
      I5 => \BusA_reg[7]_1\(6),
      O => \BusA[6]_i_2_n_0\
    );
\BusA[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => Set_BusA_To(0),
      I2 => \^d\(14),
      O => \BusA[6]_i_3_n_0\
    );
\BusA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \BusA_reg[7]_2\(15),
      I1 => \BusA_reg[0]_0\,
      I2 => \BusA_reg[7]_2\(7),
      I3 => \BusA_reg[0]\,
      I4 => Set_BusA_To(3),
      I5 => \BusA[7]_i_4_n_0\,
      O => \SP_reg[15]\(7)
    );
\BusA[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[7]_i_5_n_0\,
      I4 => \BusA_reg[7]_0\(7),
      I5 => \BusA_reg[7]_1\(7),
      O => \BusA[7]_i_4_n_0\
    );
\BusA[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => Set_BusA_To(0),
      I2 => \^d\(15),
      O => \BusA[7]_i_5_n_0\
    );
\BusB[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[0]_0\,
      I1 => \BusB_reg[0]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[0]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[0]_i_5_n_0\,
      O => \SP_reg[7]\(0)
    );
\BusB[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(0),
      I1 => Set_BusB_To(0),
      I2 => DOBH(0),
      O => \BusB[0]_i_5_n_0\
    );
\BusB[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[1]_0\,
      I1 => \BusB_reg[1]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[1]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[1]_i_5_n_0\,
      O => \SP_reg[7]\(1)
    );
\BusB[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(1),
      I1 => Set_BusB_To(0),
      I2 => DOBH(1),
      O => \BusB[1]_i_5_n_0\
    );
\BusB[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[2]_0\,
      I1 => \BusB_reg[2]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[2]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[2]_i_5_n_0\,
      O => \SP_reg[7]\(2)
    );
\BusB[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(2),
      I1 => Set_BusB_To(0),
      I2 => DOBH(2),
      O => \BusB[2]_i_5_n_0\
    );
\BusB[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[3]_0\,
      I1 => \BusB_reg[3]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[3]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[3]_i_5_n_0\,
      O => \SP_reg[7]\(3)
    );
\BusB[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(3),
      I1 => Set_BusB_To(0),
      I2 => DOBH(3),
      O => \BusB[3]_i_5_n_0\
    );
\BusB[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[4]_1\,
      I1 => \BusB_reg[4]_2\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[4]_3\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[4]_i_5_n_0\,
      O => \SP_reg[7]\(4)
    );
\BusB[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(4),
      I1 => Set_BusB_To(0),
      I2 => DOBH(4),
      O => \BusB[4]_i_5_n_0\
    );
\BusB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[5]_1\,
      I1 => \BusB_reg[5]_2\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[5]_3\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[5]_i_5_n_0\,
      O => \SP_reg[7]\(5)
    );
\BusB[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(5),
      I1 => Set_BusB_To(0),
      I2 => DOBH(5),
      O => \BusB[5]_i_5_n_0\
    );
\BusB[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[6]_0\,
      I1 => \BusB_reg[6]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[6]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[6]_i_5_n_0\,
      O => \SP_reg[7]\(6)
    );
\BusB[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(6),
      I1 => Set_BusB_To(0),
      I2 => DOBH(6),
      O => \BusB[6]_i_5_n_0\
    );
\BusB[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[7]_2\,
      I1 => \BusB_reg[7]_3\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[7]_4\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[7]_i_7_n_0\,
      O => \SP_reg[7]\(7)
    );
\BusB[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \SP[15]_i_20_0\(2),
      I1 => \SP[15]_i_20_0\(1),
      I2 => \^f_reg[7]\,
      I3 => RegsH_reg_0_7_0_1_i_41_1,
      O => \^mcycle_reg[3]\
    );
\BusB[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(7),
      I1 => Set_BusB_To(0),
      I2 => DOBH(7),
      O => \BusB[7]_i_7_n_0\
    );
IncDecZ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => IncDecZ_reg_0,
      I1 => IncDecZ_reg_1,
      I2 => IncDecZ_reg_2,
      I3 => IncDecZ_i_4_n_0,
      I4 => IncDecZ22_out,
      O => IncDecZ_reg
    );
IncDecZ_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^d\(0),
      I1 => RegsL_reg_0_7_0_1_i_6_n_5,
      I2 => RegsH_reg_0_7_0_1_i_23_n_6,
      I3 => RegsH_reg_0_7_0_1_i_25_n_4,
      O => IncDecZ_i_15_n_0
    );
IncDecZ_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => IncDecZ_reg_3,
      I1 => RegsH_reg_0_7_0_1_i_23_n_5,
      I2 => RegsH_reg_0_7_0_1_i_25_n_6,
      I3 => RegsH_reg_0_7_4_5_i_5_n_7,
      I4 => RegsH_reg_0_7_0_1_i_23_n_7,
      I5 => IncDecZ_i_9_n_0,
      O => IncDecZ_i_4_n_0
    );
IncDecZ_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_5,
      I1 => RegsH_reg_0_7_4_5_i_5_n_6,
      I2 => RegsL_reg_0_7_0_1_i_6_n_7,
      I3 => RegsL_reg_0_7_0_1_i_6_n_4,
      I4 => IncDecZ_i_15_n_0,
      O => IncDecZ_i_9_n_0
    );
\PC[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(1),
      I1 => \PC[0]_i_18_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[3]_4\,
      I4 => \A_reg[2]_0\,
      I5 => \PC_reg[15]_1\,
      O => \PC[0]_i_10_n_0\
    );
\PC[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(0),
      I1 => \PC[0]_i_22_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[3]_3\,
      I4 => \A_reg[1]_1\,
      I5 => \PC_reg[15]_1\,
      O => \PC[0]_i_11_n_0\
    );
\PC[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2EFF00D1D1FF00"
    )
        port map (
      I0 => \PC_reg[7]_3\,
      I1 => JumpE,
      I2 => \BusA_reg[7]_0\(0),
      I3 => \PC[0]_i_24_n_0\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[3]\,
      O => \PC[0]_i_12_n_0\
    );
\PC[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA00C0"
    )
        port map (
      I0 => PC16(1),
      I1 => \PC[0]_i_12_0\,
      I2 => \A_reg[15]\(3),
      I3 => \A_reg[0]_0\,
      I4 => \PC_reg[15]\,
      I5 => \PC[0]_i_31_n_0\,
      O => \PC[0]_i_16_n_0\
    );
\PC[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(2),
      I4 => \A_reg[15]\(2),
      O => \PC[0]_i_18_n_0\
    );
\PC[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(1),
      I4 => \A_reg[15]\(1),
      O => \PC[0]_i_22_n_0\
    );
\PC[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA00C0"
    )
        port map (
      I0 => PC16(0),
      I1 => \PC[0]_i_12_0\,
      I2 => \A_reg[15]\(0),
      I3 => \A_reg[0]_0\,
      I4 => \PC_reg[15]\,
      I5 => \PC[0]_i_32_n_0\,
      O => \PC[0]_i_24_n_0\
    );
\PC[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \A_reg[15]\(3),
      I1 => Jump,
      I2 => JumpXY,
      I3 => data1(3),
      O => \PC[0]_i_31_n_0\
    );
\PC[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \A_reg[15]\(0),
      I1 => Jump,
      I2 => JumpXY,
      I3 => data1(0),
      O => \PC[0]_i_32_n_0\
    );
\PC[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF00B8B8FF00"
    )
        port map (
      I0 => \BusA_reg[7]_0\(3),
      I1 => JumpE,
      I2 => \PC_reg[7]_3\,
      I3 => \PC[0]_i_16_n_0\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[3]_0\,
      O => \PC[0]_i_9_n_0\
    );
\PC[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BBB8BBB8"
    )
        port map (
      I0 => \PC_reg[15]_0\,
      I1 => \PC_reg[15]_1\,
      I2 => \A[15]_i_3_n_0\,
      I3 => \PC_reg[15]_2\,
      I4 => PC16(4),
      I5 => \PC_reg[15]\,
      O => \PC[12]_i_2_n_0\
    );
\PC[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[14]_i_2_n_0\,
      I3 => \PC_reg[15]_3\,
      I4 => \PC_reg[15]_4\,
      I5 => \PC_reg[15]_5\,
      O => \PC[12]_i_3_n_0\
    );
\PC[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[13]_i_2_n_0\,
      I3 => \PC_reg[15]_6\,
      I4 => \PC_reg[15]_7\,
      I5 => \PC_reg[15]_8\,
      O => \PC[12]_i_4_n_0\
    );
\PC[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[12]_i_2_n_0\,
      I3 => \PC_reg[15]_9\,
      I4 => \PC_reg[15]_10\,
      I5 => \PC_reg[15]_11\,
      O => \PC[12]_i_5_n_0\
    );
\PC[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100313301033133"
    )
        port map (
      I0 => data1(7),
      I1 => \PC_reg[15]\,
      I2 => Jump,
      I3 => JumpXY,
      I4 => \A_reg[15]\(7),
      I5 => \PC[0]_i_12_0\,
      O => \PC[4]_i_11_n_0\
    );
\PC[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(6),
      I4 => \A_reg[15]\(6),
      O => \PC[4]_i_14_n_0\
    );
\PC[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(5),
      I4 => \A_reg[15]\(5),
      O => \PC[4]_i_17_n_0\
    );
\PC[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA00C0"
    )
        port map (
      I0 => PC16(2),
      I1 => \PC[0]_i_12_0\,
      I2 => \A_reg[15]\(4),
      I3 => \A_reg[0]_0\,
      I4 => \PC_reg[15]\,
      I5 => \PC[4]_i_24_n_0\,
      O => \PC[4]_i_19_n_0\
    );
\PC[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \A_reg[15]\(4),
      I1 => Jump,
      I2 => JumpXY,
      I3 => data1(4),
      O => \PC[4]_i_24_n_0\
    );
\PC[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559A99AAAA9A99"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC[4]_i_11_n_0\,
      I2 => PC16(3),
      I3 => \PC_reg[15]\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[7]_0\,
      O => \PC[4]_i_6_n_0\
    );
\PC[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(3),
      I1 => \PC[4]_i_14_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[7]_5\,
      I4 => \A_reg[6]_1\,
      I5 => \PC_reg[15]_1\,
      O => \PC[4]_i_7_n_0\
    );
\PC[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(2),
      I1 => \PC[4]_i_17_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[7]_4\,
      I4 => \A_reg[5]_0\,
      I5 => \PC_reg[15]_1\,
      O => \PC[4]_i_8_n_0\
    );
\PC[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF00B8B8FF00"
    )
        port map (
      I0 => \BusA_reg[7]_0\(4),
      I1 => JumpE,
      I2 => \PC_reg[7]_3\,
      I3 => \PC[4]_i_19_n_0\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[7]\,
      O => \PC[4]_i_9_n_0\
    );
\PC[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[11]_i_2_n_0\,
      I3 => \PC_reg[11]\,
      I4 => \PC_reg[11]_0\,
      I5 => \PC_reg[11]_1\,
      O => \PC[8]_i_2_n_0\
    );
\PC[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[10]_i_2_n_0\,
      I3 => \PC_reg[11]_2\,
      I4 => \PC_reg[11]_3\,
      I5 => \PC_reg[11]_4\,
      O => \PC[8]_i_3_n_0\
    );
\PC[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[9]_i_2_n_0\,
      I3 => \PC_reg[11]_5\,
      I4 => \PC_reg[11]_6\,
      I5 => \PC_reg[11]_7\,
      O => \PC[8]_i_4_n_0\
    );
\PC[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[8]_i_2_n_0\,
      I3 => \PC_reg[11]_8\,
      I4 => \PC_reg[11]_9\,
      I5 => \PC_reg[11]_10\,
      O => \PC[8]_i_5_n_0\
    );
\PC_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PC_reg[0]_i_2_n_0\,
      CO(2) => \PC_reg[0]_i_2_n_1\,
      CO(1) => \PC_reg[0]_i_2_n_2\,
      CO(0) => \PC_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PC_reg[3]_1\(3 downto 0),
      O(3 downto 0) => BTR_r_reg(3 downto 0),
      S(3) => \PC[0]_i_9_n_0\,
      S(2) => \PC[0]_i_10_n_0\,
      S(1) => \PC[0]_i_11_n_0\,
      S(0) => \PC[0]_i_12_n_0\
    );
\PC_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[8]_i_1_n_0\,
      CO(3) => \NLW_PC_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \PC_reg[12]_i_1_n_1\,
      CO(1) => \PC_reg[12]_i_1_n_2\,
      CO(0) => \PC_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \PC_reg[7]_1\,
      DI(1) => \PC_reg[7]_1\,
      DI(0) => \PC_reg[7]_1\,
      O(3 downto 0) => \tstate_reg[2]_1\(3 downto 0),
      S(3) => \PC[12]_i_2_n_0\,
      S(2) => \PC[12]_i_3_n_0\,
      S(1) => \PC[12]_i_4_n_0\,
      S(0) => \PC[12]_i_5_n_0\
    );
\PC_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[0]_i_2_n_0\,
      CO(3) => \PC_reg[4]_i_1_n_0\,
      CO(2) => \PC_reg[4]_i_1_n_1\,
      CO(1) => \PC_reg[4]_i_1_n_2\,
      CO(0) => \PC_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg[7]_1\,
      DI(2 downto 0) => \PC_reg[7]_2\(2 downto 0),
      O(3 downto 0) => \tstate_reg[2]\(3 downto 0),
      S(3) => \PC[4]_i_6_n_0\,
      S(2) => \PC[4]_i_7_n_0\,
      S(1) => \PC[4]_i_8_n_0\,
      S(0) => \PC[4]_i_9_n_0\
    );
\PC_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[4]_i_1_n_0\,
      CO(3) => \PC_reg[8]_i_1_n_0\,
      CO(2) => \PC_reg[8]_i_1_n_1\,
      CO(1) => \PC_reg[8]_i_1_n_2\,
      CO(0) => \PC_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg[7]_1\,
      DI(2) => \PC_reg[7]_1\,
      DI(1) => \PC_reg[7]_1\,
      DI(0) => \PC_reg[7]_1\,
      O(3 downto 0) => \tstate_reg[2]_0\(3 downto 0),
      S(3) => \PC[8]_i_2_n_0\,
      S(2) => \PC[8]_i_3_n_0\,
      S(1) => \PC[8]_i_4_n_0\,
      S(0) => \PC[8]_i_5_n_0\
    );
\Read_To_Reg_r[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \SP[15]_i_20_0\(0),
      O => \^ir_reg[5]_0\
    );
RegsH_reg_0_7_0_1: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(1 downto 0),
      DIB(1 downto 0) => DIH(1 downto 0),
      DIC(1 downto 0) => DIH(1 downto 0),
      DID(1 downto 0) => DIH(1 downto 0),
      DOA(1 downto 0) => data1(9 downto 8),
      DOB(1 downto 0) => DOBH(1 downto 0),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(9 downto 8),
      WCLK => Q(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \dout[7]_i_3\(0),
      I1 => RegsH_reg_0_7_0_1_i_10_n_0,
      I2 => RegsH_reg_0_7_0_1_i_11_n_0,
      I3 => \RegBusA_r_reg[15]_0\,
      O => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_0_1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD5"
    )
        port map (
      I0 => \^auto_wait_t1_reg\,
      I1 => \dout[7]_i_3\(1),
      I2 => \dout[7]_i_3\(2),
      I3 => \dout[7]_i_3\(3),
      O => RegsH_reg_0_7_0_1_i_10_n_0
    );
RegsH_reg_0_7_0_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAAAAAAAAAA"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_16_n_0,
      I1 => \^iset_reg[1]_1\,
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => RegsH_reg_0_7_0_1_i_8_0(2),
      I4 => cpu_wait,
      I5 => RegsH_reg_0_7_0_1_i_22_n_0,
      O => RegsH_reg_0_7_0_1_i_11_n_0
    );
RegsH_reg_0_7_0_1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_23_n_7,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[1]\,
      O => RegsH_reg_0_7_0_1_i_12_n_0
    );
RegsH_reg_0_7_0_1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ExchangeDH,
      I1 => RegsH_reg_0_7_0_1_i_8_0(3),
      O => RegsH_reg_0_7_0_1_i_13_n_0
    );
RegsH_reg_0_7_0_1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(2),
      I1 => ExchangeDH,
      O => RegsH_reg_0_7_0_1_i_14_n_0
    );
RegsH_reg_0_7_0_1_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_4,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[0]\,
      O => RegsH_reg_0_7_0_1_i_15_n_0
    );
RegsH_reg_0_7_0_1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_14_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      O => RegsH_reg_0_7_0_1_i_16_n_0
    );
RegsH_reg_0_7_0_1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1555"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(1),
      I1 => \^p_3_in108_in\,
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => RegsH_reg_0_7_0_1_i_8_0(2),
      I4 => \A_reg[1]\,
      I5 => \RegBusA_r_reg[1]\,
      O => RegsH_reg_0_7_0_1_i_17_n_0
    );
RegsH_reg_0_7_0_1_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAAA00000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(1),
      I1 => \^p_3_in108_in\,
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => RegsH_reg_0_7_0_1_i_8_0(2),
      I4 => \^iset_reg[1]\,
      I5 => \^iset_reg[1]_0\,
      O => RegsH_reg_0_7_0_1_i_18_n_0
    );
RegsH_reg_0_7_0_1_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => RegsH_reg_0_7_0_1_i_28_n_0,
      I1 => RegsH_reg_0_7_0_1_i_29_n_0,
      O => \^iset_reg[1]_0\,
      S => \ACC[3]_i_2_1\
    );
RegsH_reg_0_7_0_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_12_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(9),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(1),
      O => DIH(1)
    );
RegsH_reg_0_7_0_1_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^iset_reg[1]\,
      I1 => \A_reg[1]\,
      I2 => \RegBusA_r_reg[1]\,
      O => RegsH_reg_0_7_0_1_i_20_n_0
    );
RegsH_reg_0_7_0_1_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^iset_reg[1]\,
      I1 => \^iset_reg[1]_0\,
      O => \^iset_reg[1]_1\
    );
RegsH_reg_0_7_0_1_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(1),
      I1 => RegsH_reg_0_7_0_1_i_1_0,
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \^p_3_in108_in\,
      O => RegsH_reg_0_7_0_1_i_22_n_0
    );
RegsH_reg_0_7_0_1_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => RegsH_reg_0_7_0_1_i_25_n_0,
      CO(3) => RegsH_reg_0_7_0_1_i_23_n_0,
      CO(2) => RegsH_reg_0_7_0_1_i_23_n_1,
      CO(1) => RegsH_reg_0_7_0_1_i_23_n_2,
      CO(0) => RegsH_reg_0_7_0_1_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(11 downto 8),
      O(3) => \^htiming_reg[1]_0\(0),
      O(2) => RegsH_reg_0_7_0_1_i_23_n_5,
      O(1) => RegsH_reg_0_7_0_1_i_23_n_6,
      O(0) => RegsH_reg_0_7_0_1_i_23_n_7,
      S(3) => RegsH_reg_0_7_0_1_i_30_n_0,
      S(2) => RegsH_reg_0_7_0_1_i_31_n_0,
      S(1) => RegsH_reg_0_7_0_1_i_32_n_0,
      S(0) => RegsH_reg_0_7_0_1_i_33_n_0
    );
RegsH_reg_0_7_0_1_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \ACC[3]_i_2_2\,
      I1 => \ACC[3]_i_2_0\(6),
      I2 => \^ir_reg[0]_rep\,
      I3 => \ACC[3]_i_2_0\(1),
      I4 => \ACC[3]_i_2_0\(5),
      I5 => \ACC[3]_i_2_1\,
      O => ExchangeDH
    );
RegsH_reg_0_7_0_1_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => RegsL_reg_0_7_0_1_i_6_n_0,
      CO(3) => RegsH_reg_0_7_0_1_i_25_n_0,
      CO(2) => RegsH_reg_0_7_0_1_i_25_n_1,
      CO(1) => RegsH_reg_0_7_0_1_i_25_n_2,
      CO(0) => RegsH_reg_0_7_0_1_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(7 downto 4),
      O(3) => RegsH_reg_0_7_0_1_i_25_n_4,
      O(2) => RegsH_reg_0_7_0_1_i_25_n_5,
      O(1) => RegsH_reg_0_7_0_1_i_25_n_6,
      O(0) => \^htiming_reg[1]_1\(0),
      S(3) => RegsH_reg_0_7_0_1_i_35_n_0,
      S(2) => RegsH_reg_0_7_0_1_i_36_n_0,
      S(1) => RegsH_reg_0_7_0_1_i_37_n_0,
      S(0) => RegsH_reg_0_7_0_1_i_38_n_0
    );
RegsH_reg_0_7_0_1_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => RegsH_reg_0_7_0_1_i_39_n_0,
      I1 => RegsH_reg_0_7_0_1_i_40_n_0,
      O => \^p_3_in108_in\,
      S => \ACC[3]_i_2_1\
    );
RegsH_reg_0_7_0_1_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => RegsH_reg_0_7_0_1_i_41_n_0,
      I1 => RegsH_reg_0_7_0_1_i_42_n_0,
      O => \^iset_reg[1]\,
      S => \ACC[3]_i_2_1\
    );
RegsH_reg_0_7_0_1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => RegsH_reg_0_7_0_1_i_43_n_0,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => RegsH_reg_0_7_0_1_i_44_n_0,
      I5 => \ACC[3]_i_2_2\,
      O => RegsH_reg_0_7_0_1_i_28_n_0
    );
RegsH_reg_0_7_0_1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000020002000"
    )
        port map (
      I0 => \^mcycle_reg[0]\,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => \ACC[3]_i_2_0\(5),
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_46_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_29_n_0
    );
RegsH_reg_0_7_0_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_15_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(8),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(0),
      O => DIH(0)
    );
RegsH_reg_0_7_0_1_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(12),
      O => RegsH_reg_0_7_0_1_i_30_n_0
    );
RegsH_reg_0_7_0_1_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(11),
      O => RegsH_reg_0_7_0_1_i_31_n_0
    );
RegsH_reg_0_7_0_1_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(10),
      O => RegsH_reg_0_7_0_1_i_32_n_0
    );
RegsH_reg_0_7_0_1_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(9),
      O => RegsH_reg_0_7_0_1_i_33_n_0
    );
RegsH_reg_0_7_0_1_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \F[5]_i_8\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \ACC[3]_i_2_0\(4),
      I4 => \ACC[3]_i_2_0\(0),
      O => \^ir_reg[0]_rep\
    );
RegsH_reg_0_7_0_1_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(8),
      O => RegsH_reg_0_7_0_1_i_35_n_0
    );
RegsH_reg_0_7_0_1_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^d\(7),
      O => RegsH_reg_0_7_0_1_i_36_n_0
    );
RegsH_reg_0_7_0_1_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(6),
      O => RegsH_reg_0_7_0_1_i_37_n_0
    );
RegsH_reg_0_7_0_1_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(5),
      O => RegsH_reg_0_7_0_1_i_38_n_0
    );
RegsH_reg_0_7_0_1_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => RegsH_reg_0_7_0_1_i_47_n_0,
      I2 => \ACC[3]_i_2_0\(5),
      I3 => RegsH_reg_0_7_0_1_i_44_n_0,
      I4 => \ACC[3]_i_2_2\,
      O => RegsH_reg_0_7_0_1_i_39_n_0
    );
RegsH_reg_0_7_0_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RegBusA_r_reg[1]_0\,
      I1 => RegsH_reg_0_7_0_1_i_14_n_0,
      I2 => RegAddrB_r(2),
      O => RegAddrB(2)
    );
RegsH_reg_0_7_0_1_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000020002000"
    )
        port map (
      I0 => \^mcycle_reg[0]\,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => \ACC[3]_i_2_0\(5),
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_48_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_40_n_0
    );
RegsH_reg_0_7_0_1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => RegsH_reg_0_7_0_1_i_49_n_0,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => RegsH_reg_0_7_0_1_i_44_n_0,
      I5 => \ACC[3]_i_2_2\,
      O => RegsH_reg_0_7_0_1_i_41_n_0
    );
RegsH_reg_0_7_0_1_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030000008080"
    )
        port map (
      I0 => \^mcycle_reg[0]\,
      I1 => \ACC[3]_i_2_0\(5),
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \^mcycle_reg[1]_rep\,
      I4 => \ACC[3]_i_2_0\(0),
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_42_n_0
    );
RegsH_reg_0_7_0_1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888833003000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => \^ir_reg[5]_1\,
      I4 => RegsH_reg_0_7_0_1_i_41_1,
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => RegsH_reg_0_7_0_1_i_43_n_0
    );
RegsH_reg_0_7_0_1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_51_n_0,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_52_n_0,
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_53_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_44_n_0
    );
RegsH_reg_0_7_0_1_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \SP[15]_i_20_0\(0),
      I1 => \SP[15]_i_20_0\(1),
      I2 => RegsH_reg_0_7_0_1_i_41_1,
      I3 => RegsH_reg_0_7_0_1_i_41_0,
      O => \^mcycle_reg[0]\
    );
RegsH_reg_0_7_0_1_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF000000C00000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => \SP[15]_i_20_0\(1),
      I2 => \ACC[3]_i_2_0\(0),
      I3 => \SP[15]_i_20_0\(0),
      I4 => \ACC[3]_i_2_0\(4),
      I5 => RegsH_reg_0_7_0_1_i_41_1,
      O => RegsH_reg_0_7_0_1_i_46_n_0
    );
RegsH_reg_0_7_0_1_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA5040"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => RegsH_reg_0_7_0_1_i_41_1,
      I2 => \^ir_reg[5]_1\,
      I3 => RegsH_reg_0_7_0_1_i_1_0,
      I4 => \ACC[3]_i_2_0\(0),
      I5 => \ACC[3]_i_2_0\(1),
      O => RegsH_reg_0_7_0_1_i_47_n_0
    );
RegsH_reg_0_7_0_1_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D3D000000000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(0),
      I1 => RegsH_reg_0_7_0_1_i_41_0,
      I2 => RegsH_reg_0_7_0_1_i_41_1,
      I3 => \SP[15]_i_20_0\(1),
      I4 => \SP[15]_i_20_0\(0),
      I5 => \ACC[3]_i_2_0\(4),
      O => RegsH_reg_0_7_0_1_i_48_n_0
    );
RegsH_reg_0_7_0_1_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888833003000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => \^ir_reg[5]_1\,
      I4 => RegsH_reg_0_7_0_1_i_41_1,
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => RegsH_reg_0_7_0_1_i_49_n_0
    );
RegsH_reg_0_7_0_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RegAddrB_r(1),
      I1 => RegsH_reg_0_7_0_1_i_14_n_0,
      O => RegAddrB(1)
    );
RegsH_reg_0_7_0_1_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \RegAddrB_r[2]_i_32\,
      O => \^ir_reg[5]_1\
    );
RegsH_reg_0_7_0_1_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBB0"
    )
        port map (
      I0 => \^ir_reg[5]\,
      I1 => RegsH_reg_0_7_0_1_i_41_0,
      I2 => RegsH_reg_0_7_0_1_i_41_1,
      I3 => \SP[15]_i_20_0\(1),
      I4 => \SP[15]_i_20_0\(0),
      O => RegsH_reg_0_7_0_1_i_51_n_0
    );
RegsH_reg_0_7_0_1_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(1),
      I2 => \SP[15]_i_20_0\(2),
      I3 => \^ir_reg[5]_0\,
      I4 => \SP[15]_i_20_0\(3),
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => RegsH_reg_0_7_0_1_i_52_n_0
    );
RegsH_reg_0_7_0_1_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE00F0FEFE00000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(0),
      I2 => \ACC[3]_i_2_0\(0),
      I3 => RegsH_reg_0_7_0_1_i_54_n_0,
      I4 => RegsH_reg_0_7_0_1_i_41_0,
      I5 => \^mcycle_reg[3]\,
      O => RegsH_reg_0_7_0_1_i_53_n_0
    );
RegsH_reg_0_7_0_1_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50405040FAFBFAEA"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(1),
      I2 => RegsH_reg_0_7_0_1_i_55_n_0,
      I3 => \SP[15]_i_20_0\(2),
      I4 => \SP[15]_i_20_0\(0),
      I5 => \ACC[3]_i_2_0\(2),
      O => RegsH_reg_0_7_0_1_i_54_n_0
    );
RegsH_reg_0_7_0_1_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
        port map (
      I0 => \SP[15]_i_20_0\(0),
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \ACC[3]_i_2_0\(4),
      O => RegsH_reg_0_7_0_1_i_55_n_0
    );
RegsH_reg_0_7_0_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RegAddrB_r(0),
      I1 => RegsH_reg_0_7_0_1_i_14_n_0,
      O => RegAddrB(0)
    );
RegsH_reg_0_7_0_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F0E4F0E4F0"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_16_n_0,
      I1 => RegAddrA_r(2),
      I2 => \RegBusA_r_reg[1]_0\,
      I3 => RegsH_reg_0_7_0_1_i_17_n_0,
      I4 => \RegBusA_r_reg[1]\,
      I5 => RegsH_reg_0_7_0_1_i_18_n_0,
      O => AddrA(2)
    );
RegsH_reg_0_7_0_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAFF00"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_14_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => RegAddrA_r(1),
      I3 => \^iset_reg[1]_0\,
      I4 => RegsH_reg_0_7_0_1_i_17_n_0,
      I5 => RegsH_reg_0_7_0_1_i_18_n_0,
      O => AddrA(1)
    );
RegsH_reg_0_7_0_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF54FF00005400"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_14_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => RegAddrA_r(0),
      I3 => RegsH_reg_0_7_0_1_i_17_n_0,
      I4 => RegsH_reg_0_7_0_1_i_18_n_0,
      I5 => RegsH_reg_0_7_0_1_i_20_n_0,
      O => AddrA(0)
    );
RegsH_reg_0_7_2_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(3 downto 2),
      DIB(1 downto 0) => DIH(3 downto 2),
      DIC(1 downto 0) => DIH(3 downto 2),
      DID(1 downto 0) => DIH(3 downto 2),
      DOA(1 downto 0) => data1(11 downto 10),
      DOB(1 downto 0) => DOBH(3 downto 2),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(11 downto 10),
      WCLK => Q(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_2_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_2_3_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(11),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(3),
      O => DIH(3)
    );
RegsH_reg_0_7_2_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_2_3_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(10),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(2),
      O => DIH(2)
    );
RegsH_reg_0_7_2_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_23_n_5,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[3]\,
      O => RegsH_reg_0_7_2_3_i_3_n_0
    );
RegsH_reg_0_7_2_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_23_n_6,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[2]\,
      O => RegsH_reg_0_7_2_3_i_4_n_0
    );
RegsH_reg_0_7_4_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(5 downto 4),
      DIB(1 downto 0) => DIH(5 downto 4),
      DIC(1 downto 0) => DIH(5 downto 4),
      DID(1 downto 0) => DIH(5 downto 4),
      DOA(1 downto 0) => data1(13 downto 12),
      DOB(1 downto 0) => DOBH(5 downto 4),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(13 downto 12),
      WCLK => Q(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_4_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(13),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(5),
      O => DIH(5)
    );
RegsH_reg_0_7_4_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(12),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(4),
      O => DIH(4)
    );
RegsH_reg_0_7_4_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_5_n_7,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[5]_0\,
      O => RegsH_reg_0_7_4_5_i_3_n_0
    );
RegsH_reg_0_7_4_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]_0\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[4]_0\,
      O => RegsH_reg_0_7_4_5_i_4_n_0
    );
RegsH_reg_0_7_4_5_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => RegsH_reg_0_7_0_1_i_23_n_0,
      CO(3 downto 2) => NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => RegsH_reg_0_7_4_5_i_5_n_2,
      CO(0) => RegsH_reg_0_7_4_5_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^d\(13 downto 12),
      O(3) => NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED(3),
      O(2) => \^htiming_reg[1]\(0),
      O(1) => RegsH_reg_0_7_4_5_i_5_n_6,
      O(0) => RegsH_reg_0_7_4_5_i_5_n_7,
      S(3) => '0',
      S(2) => RegsH_reg_0_7_4_5_i_6_n_0,
      S(1) => RegsH_reg_0_7_4_5_i_7_n_0,
      S(0) => RegsH_reg_0_7_4_5_i_8_n_0
    );
RegsH_reg_0_7_4_5_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^d\(15),
      O => RegsH_reg_0_7_4_5_i_6_n_0
    );
RegsH_reg_0_7_4_5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^d\(14),
      O => RegsH_reg_0_7_4_5_i_7_n_0
    );
RegsH_reg_0_7_4_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^d\(13),
      O => RegsH_reg_0_7_4_5_i_8_n_0
    );
RegsH_reg_0_7_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(7 downto 6),
      DIB(1 downto 0) => DIH(7 downto 6),
      DIC(1 downto 0) => DIH(7 downto 6),
      DID(1 downto 0) => DIH(7 downto 6),
      DOA(1 downto 0) => data1(15 downto 14),
      DOB(1 downto 0) => DOBH(7 downto 6),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(15 downto 14),
      WCLK => Q(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_6_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_6_7_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(15),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(7),
      O => DIH(7)
    );
RegsH_reg_0_7_6_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_6_7_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(14),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(6),
      O => DIH(6)
    );
RegsH_reg_0_7_6_7_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[7]_0\,
      O => RegsH_reg_0_7_6_7_i_3_n_0
    );
RegsH_reg_0_7_6_7_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_5_n_6,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[6]\,
      O => RegsH_reg_0_7_6_7_i_4_n_0
    );
RegsL_reg_0_7_0_1: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(1 downto 0),
      DIB(1 downto 0) => DIL(1 downto 0),
      DIC(1 downto 0) => DIL(1 downto 0),
      DID(1 downto 0) => DIL(1 downto 0),
      DOA(1 downto 0) => data1(1 downto 0),
      DOB(1 downto 0) => DOBL(1 downto 0),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(1 downto 0),
      WCLK => Q(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \RegBusA_r_reg[15]_0\,
      I1 => RegsH_reg_0_7_0_1_i_11_n_0,
      I2 => RegsH_reg_0_7_0_1_i_10_n_0,
      I3 => \dout[7]_i_3\(0),
      O => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_0_1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \^d\(2),
      O => RegsL_reg_0_7_0_1_i_10_n_0
    );
RegsL_reg_0_7_0_1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \^d\(1),
      O => RegsL_reg_0_7_0_1_i_11_n_0
    );
RegsL_reg_0_7_0_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(1),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(1),
      O => DIL(1)
    );
RegsL_reg_0_7_0_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_5_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(0),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(0),
      O => DIL(0)
    );
RegsL_reg_0_7_0_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_6_n_7,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[1]\,
      O => RegsL_reg_0_7_0_1_i_4_n_0
    );
RegsL_reg_0_7_0_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^busb_reg[0]\,
      I1 => \^d\(0),
      I2 => RegsH_reg_0_7_0_1_i_22_n_0,
      O => RegsL_reg_0_7_0_1_i_5_n_0
    );
RegsL_reg_0_7_0_1_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => RegsL_reg_0_7_0_1_i_6_n_0,
      CO(2) => RegsL_reg_0_7_0_1_i_6_n_1,
      CO(1) => RegsL_reg_0_7_0_1_i_6_n_2,
      CO(0) => RegsL_reg_0_7_0_1_i_6_n_3,
      CYINIT => \^d\(0),
      DI(3 downto 2) => \^d\(3 downto 2),
      DI(1) => RegsL_reg_0_7_0_1_i_7_n_0,
      DI(0) => \^p_0_in0\,
      O(3) => RegsL_reg_0_7_0_1_i_6_n_4,
      O(2) => RegsL_reg_0_7_0_1_i_6_n_5,
      O(1) => \^htiming_reg[1]_2\(0),
      O(0) => RegsL_reg_0_7_0_1_i_6_n_7,
      S(3) => RegsL_reg_0_7_0_1_i_8_n_0,
      S(2) => RegsL_reg_0_7_0_1_i_9_n_0,
      S(1) => RegsL_reg_0_7_0_1_i_10_n_0,
      S(0) => RegsL_reg_0_7_0_1_i_11_n_0
    );
RegsL_reg_0_7_0_1_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_0_in0\,
      O => RegsL_reg_0_7_0_1_i_7_n_0
    );
RegsL_reg_0_7_0_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(4),
      O => RegsL_reg_0_7_0_1_i_8_n_0
    );
RegsL_reg_0_7_0_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      O => RegsL_reg_0_7_0_1_i_9_n_0
    );
RegsL_reg_0_7_2_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(3 downto 2),
      DIB(1 downto 0) => DIL(3 downto 2),
      DIC(1 downto 0) => DIL(3 downto 2),
      DID(1 downto 0) => DIL(3 downto 2),
      DOA(1 downto 0) => data1(3 downto 2),
      DOB(1 downto 0) => DOBL(3 downto 2),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(3 downto 2),
      WCLK => Q(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_2_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_2_3_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(3),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(3),
      O => DIL(3)
    );
RegsL_reg_0_7_2_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_2_3_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(2),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(2),
      O => DIL(2)
    );
RegsL_reg_0_7_2_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_6_n_5,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[3]\,
      O => RegsL_reg_0_7_2_3_i_3_n_0
    );
RegsL_reg_0_7_2_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]_2\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[2]\,
      O => RegsL_reg_0_7_2_3_i_4_n_0
    );
RegsL_reg_0_7_4_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(5 downto 4),
      DIB(1 downto 0) => DIL(5 downto 4),
      DIC(1 downto 0) => DIL(5 downto 4),
      DID(1 downto 0) => DIL(5 downto 4),
      DOA(1 downto 0) => data1(5 downto 4),
      DOB(1 downto 0) => DOBL(5 downto 4),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(5 downto 4),
      WCLK => Q(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_4_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_4_5_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(5),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(5),
      O => DIL(5)
    );
RegsL_reg_0_7_4_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_4_5_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(4),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(4),
      O => DIL(4)
    );
RegsL_reg_0_7_4_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]_1\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[5]_0\,
      O => RegsL_reg_0_7_4_5_i_3_n_0
    );
RegsL_reg_0_7_4_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_6_n_4,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[4]_0\,
      O => RegsL_reg_0_7_4_5_i_4_n_0
    );
RegsL_reg_0_7_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \RegBusA_r_reg[15]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(7 downto 6),
      DIB(1 downto 0) => DIL(7 downto 6),
      DIC(1 downto 0) => DIL(7 downto 6),
      DID(1 downto 0) => DIL(7 downto 6),
      DOA(1 downto 0) => data1(7 downto 6),
      DOB(1 downto 0) => DOBL(7 downto 6),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(7 downto 6),
      WCLK => Q(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_6_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_6_7_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(7),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(7),
      O => DIL(7)
    );
RegsL_reg_0_7_6_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_6_7_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(6),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(6),
      O => DIL(6)
    );
RegsL_reg_0_7_6_7_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_5,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[7]_0\,
      O => RegsL_reg_0_7_6_7_i_3_n_0
    );
RegsL_reg_0_7_6_7_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_6,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[6]\,
      O => RegsL_reg_0_7_6_7_i_4_n_0
    );
\SP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[0]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(0),
      I3 => LDSPHL,
      I4 => \^sp16\(0),
      O => \BusB_reg[7]_1\(0)
    );
\SP[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[2]\,
      I1 => \SP_reg[11]\,
      I2 => data1(10),
      I3 => LDSPHL,
      I4 => \^sp16\(10),
      O => \BusB_reg[7]_1\(10)
    );
\SP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[3]\,
      I1 => \SP_reg[11]\,
      I2 => data1(11),
      I3 => LDSPHL,
      I4 => \^sp16\(11),
      O => \BusB_reg[7]_1\(11)
    );
\SP[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(11),
      I4 => data1(11),
      O => \SP[11]_i_3_n_0\
    );
\SP[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(10),
      I4 => data1(10),
      O => \SP[11]_i_4_n_0\
    );
\SP[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(9),
      I4 => data1(9),
      O => \SP[11]_i_5_n_0\
    );
\SP[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(8),
      I4 => data1(8),
      O => \SP[11]_i_6_n_0\
    );
\SP[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[4]_0\,
      I1 => \SP_reg[11]\,
      I2 => data1(12),
      I3 => LDSPHL,
      I4 => \^sp16\(12),
      O => \BusB_reg[7]_1\(12)
    );
\SP[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[5]_0\,
      I1 => \SP_reg[11]\,
      I2 => data1(13),
      I3 => LDSPHL,
      I4 => \^sp16\(13),
      O => \BusB_reg[7]_1\(13)
    );
\SP[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[6]\,
      I1 => \SP_reg[11]\,
      I2 => data1(14),
      I3 => LDSPHL,
      I4 => \^sp16\(14),
      O => \BusB_reg[7]_1\(14)
    );
\SP[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(15),
      I4 => data1(15),
      O => \SP[15]_i_10_n_0\
    );
\SP[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(14),
      I4 => data1(14),
      O => \SP[15]_i_11_n_0\
    );
\SP[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(13),
      I4 => data1(13),
      O => \SP[15]_i_12_n_0\
    );
\SP[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(12),
      I4 => data1(12),
      O => \SP[15]_i_13_n_0\
    );
\SP[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => \SP_reg[15]_i_15_n_0\,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => \ACC[3]_i_2_1\,
      I5 => \SP[15]_i_16_n_0\,
      O => \^p_0_in0\
    );
\SP[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => \SP[15]_i_19_n_0\,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => \SP[15]_i_20_n_0\,
      I5 => \ACC[3]_i_2_2\,
      O => \SP[15]_i_16_n_0\
    );
\SP[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0C000000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => RegsH_reg_0_7_0_1_i_41_1,
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \SP[15]_i_20_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_1_0,
      I5 => \ACC[3]_i_2_0\(4),
      O => \SP[15]_i_17_n_0\
    );
\SP[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => \SP[15]_i_20_0\(1),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \ACC[3]_i_2_0\(4),
      I4 => RegsH_reg_0_7_0_1_i_1_0,
      I5 => RegsH_reg_0_7_0_1_i_41_1,
      O => \SP[15]_i_18_n_0\
    );
\SP[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888833003000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => \^ir_reg[5]_1\,
      I4 => RegsH_reg_0_7_0_1_i_41_1,
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => \SP[15]_i_19_n_0\
    );
\SP[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[7]_0\,
      I1 => \SP_reg[11]\,
      I2 => data1(15),
      I3 => LDSPHL,
      I4 => \^sp16\(15),
      O => \BusB_reg[7]_1\(15)
    );
\SP[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(0),
      I1 => \SP[15]_i_21_n_0\,
      I2 => RegsH_reg_0_7_0_1_i_41_0,
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_53_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => \SP[15]_i_20_n_0\
    );
\SP[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \SP[15]_i_20_0\(1),
      I1 => \SP[15]_i_20_0\(2),
      I2 => \^ir_reg[4]\,
      I3 => \SP[15]_i_20_0\(0),
      I4 => \SP[15]_i_20_0\(3),
      I5 => RegsH_reg_0_7_0_1_i_41_1,
      O => \SP[15]_i_21_n_0\
    );
\SP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[1]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(1),
      I3 => LDSPHL,
      I4 => \^sp16\(1),
      O => \BusB_reg[7]_1\(1)
    );
\SP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[2]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(2),
      I3 => LDSPHL,
      I4 => \^sp16\(2),
      O => \BusB_reg[7]_1\(2)
    );
\SP[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[3]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(3),
      I3 => LDSPHL,
      I4 => \^sp16\(3),
      O => \BusB_reg[7]_1\(3)
    );
\SP[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => \BusA_reg[7]_2\(0),
      I1 => data1(0),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_0\(0),
      O => \SP[3]_i_10_n_0\
    );
\SP[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(3),
      O => SP16_A(3)
    );
\SP[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(2),
      O => SP16_A(2)
    );
\SP[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(1),
      O => SP16_A(1)
    );
\SP[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(0),
      O => SP16_A(0)
    );
\SP[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(3),
      I3 => data1(3),
      I4 => \BusA_reg[7]_0\(3),
      O => \SP[3]_i_7_n_0\
    );
\SP[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(2),
      I3 => data1(2),
      I4 => \BusA_reg[7]_0\(2),
      O => \SP[3]_i_8_n_0\
    );
\SP[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(1),
      I3 => data1(1),
      I4 => \BusA_reg[7]_0\(1),
      O => \SP[3]_i_9_n_0\
    );
\SP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[4]_0\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(4),
      I3 => LDSPHL,
      I4 => \^sp16\(4),
      O => \BusB_reg[7]_1\(4)
    );
\SP[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[5]_0\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(5),
      I3 => LDSPHL,
      I4 => \^sp16\(5),
      O => \BusB_reg[7]_1\(5)
    );
\SP[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[6]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(6),
      I3 => LDSPHL,
      I4 => \^sp16\(6),
      O => \BusB_reg[7]_1\(6)
    );
\SP[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(5),
      I3 => data1(5),
      I4 => \BusA_reg[7]_0\(5),
      O => \SP[7]_i_10_n_0\
    );
\SP[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(4),
      I3 => data1(4),
      I4 => \BusA_reg[7]_0\(4),
      O => \SP[7]_i_11_n_0\
    );
\SP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[7]_0\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(7),
      I3 => LDSPHL,
      I4 => \^sp16\(7),
      O => \BusB_reg[7]_1\(7)
    );
\SP[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(6),
      O => SP16_A(6)
    );
\SP[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(5),
      O => SP16_A(5)
    );
\SP[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(4),
      O => SP16_A(4)
    );
\SP[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(7),
      I4 => data1(7),
      O => \SP[7]_i_8_n_0\
    );
\SP[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(6),
      I3 => data1(6),
      I4 => \BusA_reg[7]_0\(6),
      O => \SP[7]_i_9_n_0\
    );
\SP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[0]\,
      I1 => \SP_reg[11]\,
      I2 => data1(8),
      I3 => LDSPHL,
      I4 => \^sp16\(8),
      O => \BusB_reg[7]_1\(8)
    );
\SP[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[1]\,
      I1 => \SP_reg[11]\,
      I2 => data1(9),
      I3 => LDSPHL,
      I4 => \^sp16\(9),
      O => \BusB_reg[7]_1\(9)
    );
\SP_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SP_reg[7]_i_4_n_0\,
      CO(3) => \SP_reg[11]_i_2_n_0\,
      CO(2) => \SP_reg[11]_i_2_n_1\,
      CO(1) => \SP_reg[11]_i_2_n_2\,
      CO(0) => \SP_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => DI(0),
      DI(1) => DI(0),
      DI(0) => DI(0),
      O(3 downto 0) => \^sp16\(11 downto 8),
      S(3) => \SP[11]_i_3_n_0\,
      S(2) => \SP[11]_i_4_n_0\,
      S(1) => \SP[11]_i_5_n_0\,
      S(0) => \SP[11]_i_6_n_0\
    );
\SP_reg[15]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SP[15]_i_17_n_0\,
      I1 => \SP[15]_i_18_n_0\,
      O => \SP_reg[15]_i_15_n_0\,
      S => \ACC[3]_i_2_0\(0)
    );
\SP_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \SP_reg[11]_i_2_n_0\,
      CO(3) => \NLW_SP_reg[15]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \SP_reg[15]_i_6_n_1\,
      CO(1) => \SP_reg[15]_i_6_n_2\,
      CO(0) => \SP_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DI(0),
      DI(1) => DI(0),
      DI(0) => DI(0),
      O(3 downto 0) => \^sp16\(15 downto 12),
      S(3) => \SP[15]_i_10_n_0\,
      S(2) => \SP[15]_i_11_n_0\,
      S(1) => \SP[15]_i_12_n_0\,
      S(0) => \SP[15]_i_13_n_0\
    );
\SP_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SP_reg[3]_i_2_n_0\,
      CO(2) => \SP_reg[3]_i_2_n_1\,
      CO(1) => \SP_reg[3]_i_2_n_2\,
      CO(0) => \SP_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => SP16_A(3 downto 0),
      O(3 downto 0) => \^sp16\(3 downto 0),
      S(3) => \SP[3]_i_7_n_0\,
      S(2) => \SP[3]_i_8_n_0\,
      S(1) => \SP[3]_i_9_n_0\,
      S(0) => \SP[3]_i_10_n_0\
    );
\SP_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SP_reg[3]_i_2_n_0\,
      CO(3) => \SP_reg[7]_i_4_n_0\,
      CO(2) => \SP_reg[7]_i_4_n_1\,
      CO(1) => \SP_reg[7]_i_4_n_2\,
      CO(0) => \SP_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => SP16_A(6 downto 4),
      O(3 downto 0) => \^sp16\(7 downto 4),
      S(3) => \SP[7]_i_8_n_0\,
      S(2) => \SP[7]_i_9_n_0\,
      S(1) => \SP[7]_i_10_n_0\,
      S(0) => \SP[7]_i_11_n_0\
    );
\dout[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \ACC[3]_i_2_0\(4),
      O => \^ir_reg[4]\
    );
\mcycles[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[3]_i_2_0\(2),
      O => \^ir_reg[5]\
    );
\mcycles[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \mcycles[2]_i_9_0\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[7]_i_21_0\,
      I3 => \ACC[3]_i_2_0\(2),
      O => \mcycles[2]_i_10_n_0\
    );
\mcycles[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847FFFFB8470000"
    )
        port map (
      I0 => \mcycles[1]_i_8\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \mcycles[1]_i_8_0\,
      I3 => \ACC[3]_i_2_0\(2),
      I4 => \ACC[3]_i_2_0\(4),
      I5 => \mcycles[2]_i_10_n_0\,
      O => \^f_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized0\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_0\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_0\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_0\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_11\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_11\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_11\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_11\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_9\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_9\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_9\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized0_9\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized1\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_3\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_3\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_3\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_5\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_5\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_5\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_5\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_7\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_7\ : entity is "bindec";
end \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_7\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_bindec__parameterized1_7\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[0]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[1]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[1]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[2]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[2]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[3]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[3]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[4]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[4]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[5]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[5]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[6]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[6]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[7]_INST_0_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debug_dslave[7]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTA(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[0]_INST_0_i_1\(0),
      O => \^douta\(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_dslave[1]_INST_0_i_1\(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[1]_INST_0_i_1_0\(0),
      O => \^douta\(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_dslave[2]_INST_0_i_1\(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[2]_INST_0_i_1_0\(0),
      O => \^douta\(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_dslave[3]_INST_0_i_1\(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[3]_INST_0_i_1_0\(0),
      O => \^douta\(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_dslave[4]_INST_0_i_1\(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[4]_INST_0_i_1_0\(0),
      O => \^douta\(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_dslave[5]_INST_0_i_1\(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[5]_INST_0_i_1_0\(0),
      O => \^douta\(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_dslave[6]_INST_0_i_1\(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[6]_INST_0_i_1_0\(0),
      O => \^douta\(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_dslave[7]_INST_0_i_2\(0),
      I1 => sel_pipe(2),
      I2 => \debug_dslave[7]_INST_0_i_2_0\(0),
      O => \^douta\(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(2),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\,
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(16),
      I1 => douta_array(24),
      I2 => douta_array(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(8),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(17),
      I1 => douta_array(25),
      I2 => douta_array(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(9),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(18),
      I1 => douta_array(26),
      I2 => douta_array(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(10),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(19),
      I1 => douta_array(27),
      I2 => douta_array(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(11),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(20),
      I1 => douta_array(28),
      I2 => douta_array(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(12),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(21),
      I1 => douta_array(29),
      I2 => douta_array(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(13),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(22),
      I1 => douta_array(30),
      I2 => douta_array(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(14),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(23),
      I1 => douta_array(31),
      I2 => douta_array(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(15),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_1\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_1\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(16),
      I1 => douta_array(24),
      I2 => douta_array(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(8),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(17),
      I1 => douta_array(25),
      I2 => douta_array(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(9),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(18),
      I1 => douta_array(26),
      I2 => douta_array(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(10),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(19),
      I1 => douta_array(27),
      I2 => douta_array(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(11),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(20),
      I1 => douta_array(28),
      I2 => douta_array(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(12),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(21),
      I1 => douta_array(29),
      I2 => douta_array(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(13),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(22),
      I1 => douta_array(30),
      I2 => douta_array(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(14),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(23),
      I1 => douta_array(31),
      I2 => douta_array(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(15),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_10\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_10\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_10\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(16),
      I1 => douta_array(24),
      I2 => douta_array(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(8),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(17),
      I1 => douta_array(25),
      I2 => douta_array(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(9),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(18),
      I1 => douta_array(26),
      I2 => douta_array(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(10),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(19),
      I1 => douta_array(27),
      I2 => douta_array(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(11),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(20),
      I1 => douta_array(28),
      I2 => douta_array(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(12),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(21),
      I1 => douta_array(29),
      I2 => douta_array(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(13),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(22),
      I1 => douta_array(30),
      I2 => douta_array(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(14),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(23),
      I1 => douta_array(31),
      I2 => douta_array(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(15),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_12\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_12\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_12\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(16),
      I1 => douta_array(24),
      I2 => douta_array(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(8),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(17),
      I1 => douta_array(25),
      I2 => douta_array(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(9),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(18),
      I1 => douta_array(26),
      I2 => douta_array(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(10),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(19),
      I1 => douta_array(27),
      I2 => douta_array(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(11),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(20),
      I1 => douta_array(28),
      I2 => douta_array(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(12),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(21),
      I1 => douta_array(29),
      I2 => douta_array(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(13),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(22),
      I1 => douta_array(30),
      I2 => douta_array(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(14),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(23),
      I1 => douta_array(31),
      I2 => douta_array(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => douta_array(15),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair287";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(8),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(9),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(10),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(11),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(12),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(13),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(14),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(15),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_4\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_4\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_4\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair283";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(8),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(9),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(10),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(11),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(12),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(13),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(14),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(15),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_6\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_6\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_6\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair279";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(8),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(9),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(10),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(11),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(12),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(13),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(14),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(15),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_8\ : entity is "blk_mem_gen_mux";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_8\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_8\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair275";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(8),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(9),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(10),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(11),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(12),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(13),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(14),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(15),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"689B249D2620D6E4482F337D1BE8C797F2467FC000000003530000001A4EBD19",
      INIT_01 => X"184656C04EEA72B8A62B8B5A7A5A7A5F349F2283CE941636F08A0CD26C459986",
      INIT_02 => X"A44B744E94448E9219248CFBA5C96DFF7D1355072470EE48E6C3E47180830E65",
      INIT_03 => X"94E8CFB6B2BAA37FA6158C2A2ADA5AD5643EC7269B1039980201447050D523F1",
      INIT_04 => X"0000000000000000000000000000000000000000000000005AEF39E5CA7029D3",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4E1542A9E5FC2EA4F7230BC56842042AF4527FE0C4537539A1D427C9EBE8EA30",
      INIT_01 => X"65D629499094B3480ACA0F052ABA55B3E77494842948421B15880026CC6243EE",
      INIT_02 => X"EE80A2317E0E779512A634D403835C205E42F929BF567778D25E5FED0B7E8E59",
      INIT_03 => X"1452D1582293415931A84B3B222F25D29150FD306A6A96CDBC95F06F5500F76B",
      INIT_04 => X"AD7C4D8D5C85BBEB3A2DED68B960473CA5248EF3388A11F3C50E01742076A7AA",
      INIT_05 => X"DAA9B737A70F4CA7F7F9C3D3D776F7F5B73CFDA8D38F9C11FACD2CFFFDE6846D",
      INIT_06 => X"28A2AA8433DBD453D3335AA5EDD900400A57F62FD6E333C2218317CF5F9570C4",
      INIT_07 => X"A2E8CC72A282244CB8C0FE9C9328FB3E4A42549CC07CCFA5100343BE084856BA",
      INIT_08 => X"83A1F5002516F8BAA42261855E601AB320189C2A98061C951D99D9E553DDD824",
      INIT_09 => X"601004DBBA76921748124E646D055A6CE9C32B22EA17574048AFAE80FF48C3F8",
      INIT_0A => X"D0B093BD8CCB7949DD11C2B048EF279913A4499E1290B2CB2EC55B7F4C084092",
      INIT_0B => X"9E84D5C076B6F89ED08DD0FF9FE228FAFE6488C746803D14219E54D27F992231",
      INIT_0C => X"3D1CA8D7941B05DAABC54552BF27237D7F37E5AD6999FF33B2BB696108142810",
      INIT_0D => X"8D2236DC9373975936F5465F2E932E760934946EE84D8F5E95DA77F7226DD41C",
      INIT_0E => X"1A76D63AA3778B8A332E646B985F02646B80C2FB63037C220AB71181092AD1C6",
      INIT_0F => X"4D36987536EB9C041A274074018C420FE926931219B9CFD8D3DB1A82B7C669DA",
      INIT_10 => X"AA2B2692792992CD2C886E032269AED492694D29A534DBC36C9E69AE848C9EE9",
      INIT_11 => X"4F7849B52D6F90CC992CD2C7C96C9F547C9664C97697524D26BBEFEF4FAAB3B2",
      INIT_12 => X"52374505E87D3E0B2EB5189A24FA780F7B63AA042BE69B465DF10EDEBA34E9D2",
      INIT_13 => X"CFEA85CEF7CBD7002D71838B1242C49168CB75FAED4948D8DA891BA6ED469A52",
      INIT_14 => X"188212609B40F0541A28A492436826604A52CE2882213A956A51A80677FDB28C",
      INIT_15 => X"FEE976BB51A634EF35E0BE91EA95A6FCB139146EC744B0BDA569460B76DB4A60",
      INIT_16 => X"930258C5DE225A270D7A4D2952604F3C541BCF9504D056CF72E2DC062A7E93AE",
      INIT_17 => X"65F64F65F64DF59286A472EA07A464449A53BAA3F5D4E65248CF63436E690DAA",
      INIT_18 => X"52C62071D7869AEA243E4F64892381B7A88BD5129394FCF44B59C1F1608BCA4F",
      INIT_19 => X"74E05030CA463503B6CFB4D6D9E4B6EB3EC00C8E0BA681E911054D1D8A084B18",
      INIT_1A => X"962B50E44A15A243FD0A4A72562D5A458AA904AD1155555294A5A327E1A0A662",
      INIT_1B => X"D655D1E5C8751975AE8F3090202124CD9208A8C3413C3B0A18053CA181EBE512",
      INIT_1C => X"152ADAFA2A8EA36E0E815120E815588A22AEA5060C40518D16C14A4B5200A1B5",
      INIT_1D => X"1104454F4464301B994255722A516C70522A547C21E7550671C59C2308662257",
      INIT_1E => X"81C0000300688F5878DA28B4F3B2CC0869E014828D60BF3D4245136406666C6E",
      INIT_1F => X"4B7DDB779EBB6B8FBB2DB7BB246EC3486DAA120082080AB8C4F9C86D9C7A1B81",
      INIT_20 => X"2E28B6B35B7E775CF52856B6B012A24DEF6F894155DD16DB59599578229BE3FD",
      INIT_21 => X"C0EBC1268009F52D6E746363A5128B014CF1B7B6D6DFD6FCABF2FFC585BDE053",
      INIT_22 => X"EE1CAAB5787165D7DD907886031556A604E1D06C438942145A262280AE286258",
      INIT_23 => X"F3BD9DEB65DDDDD199BA79AE9D76FFCE29E76C39AD3C924BCA57BFD2AAF955C5",
      INIT_24 => X"9A5FF2C4CC7BA8681453DBEB4F6FAD342276D7AF46B1B20B0412A10AD3677CF8",
      INIT_25 => X"DB33FBD8617F4DA0DF48585B8C37CE257668EACD8595147BC76466BF9DB52D6C",
      INIT_26 => X"5384A1207044C158AA6285274423252B5060FE3B4239B2062109CEA866C81222",
      INIT_27 => X"5D9DC3304E8C3ACD761F73C332726160F2E952750D41219368D3A4BFE7254158",
      INIT_28 => X"F661CCE5F332F661CCE5F332E665ECE1300D4D56111F763459B761CC915BA3C5",
      INIT_29 => X"14203CC84425FE01268E6E141704CF321A3EF74962EFBFD2E3AD864EB87F99CB",
      INIT_2A => X"4C2CBA000155544825482037164A215B9ACE8C7010048224372EF9938F288824",
      INIT_2B => X"D0EACDD19FB9D7D8C62618B0DF44472CA30AFE43E5979587BF2AD5FF3BCCB712",
      INIT_2C => X"6753D0242DFD0DE011D8A90DB3773A58A6124512044B2426A5C44860E282A777",
      INIT_2D => X"902710BA66727BF4CFBEFB22BB347A2C553DA7564621B15BCCFFF65EE17A3BB1",
      INIT_2E => X"1D4A265699E35D9E4F564635522A0F6D99F5D12A8A2B5FB154DA0BEAA0A4BBCC",
      INIT_2F => X"F96FC974FC5265A6275CACA9547EAEF9558726AEB607CB68EC547777226D12A3",
      INIT_30 => X"12FD3A1029898204B80144C1CD3719E7D3A1D3DE9A49962ABA5F48B1CA8B87CF",
      INIT_31 => X"1431C6AA99443293259F734B728CEC296E316D924ECD026D3EA1D43A8750EBAC",
      INIT_32 => X"759CA97550666C024E4CFF62ACBE67C66FF694CF228006557A2F5AA1C1414466",
      INIT_33 => X"E2A515D3CBFED2937EBABD5D5B5297A2A94B52D5DACCBE18B56F65642CC0F8A8",
      INIT_34 => X"954936FFF5F620AD24F9557555746884E9A8FAEBEFF5F815484E9FF2AAD51BB7",
      INIT_35 => X"0080C04000501090001C0C2400020101000141C000000020820821F3A7470180",
      INIT_36 => X"F48E29E9B999A82BEE638E1870A9E73D5557FD5A80222AAAAAAAAAAAAAAA8900",
      INIT_37 => X"244B838538D6579DC7A1C5CAAA39C4A2223C8888F22223C01FB8B4F3AB349702",
      INIT_38 => X"2FA420842FD2FF9E07F00B3103120BD00202703336082DAD294AB0AC2B085BA1",
      INIT_39 => X"9880100A8189FA2786961C0000D4C4400C4C5C0CCC0000D4C441248424842484",
      INIT_3A => X"C2B4842451505042A9CA23EAB035660036EB55A1861861801012819980081281",
      INIT_3B => X"94A529410C4210C631294A5294B5A94A5294A1084DAD5E5296A529EAF7BC290A",
      INIT_3C => X"9EAC0C6318C6A5294A5294A5294A5042108421084210842108421084A5294A52",
      INIT_3D => X"145B7CCCC0000AB7A03FE143426DFFEFD3B6DB087E49B6DB6DBED21124DF6DBD",
      INIT_3E => X"6C00A8AB4112AC1E524339D906609A3434335552313313313111011551174E33",
      INIT_3F => X"3CC638F8FCC63C970313293D637F0F3704C90E802BE2039C3B6C9ABEBB9497B4",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"07020B8122BCBFBE556C106C622DD4715C527FFFFFFFFFFF99FEA7CAEBE8EA99",
      INIT_01 => X"6AA101EABD5B40511832793CB2A28181286E91541151541141DB2265A6C201C4",
      INIT_02 => X"54A85528460A5000BE4F35FECF6FB34B2D801E1E35F74D92C001FFE35F7ED8AC",
      INIT_03 => X"7F70491C17ACF5FFB6AF8B75F7E7ED46CE367047AB34B1FDE5B4826DE48F837A",
      INIT_04 => X"8208208001206068AD59346ADE122283997B7ACCA7C8FA2ED54D92BF4EB52317",
      INIT_05 => X"A6D249A14E18B4392124CE249E0001F13C984A4005CB4259F404000000104800",
      INIT_06 => X"5234485F90921A21044124DA93524E93A34C2CDD39A4921040058529B7AA5E14",
      INIT_07 => X"7F7142A80016DA739BA56C0852694DA93776397491FFFFD67929044490EBE2E1",
      INIT_08 => X"0E88E8A604E905354DE75F2A000008B2CDAA1484642D282D0240330A8D04889D",
      INIT_09 => X"ABB0881484D29B526EECE447A088A089B526A49E89C7676146406EB6930984C8",
      INIT_0A => X"CC010008C1988E4530445F291277D67D64444200006D2DD3D9BC01068E9D97FF",
      INIT_0B => X"01008335A8D5948425030CD722D4C26250858643D1846E869B8605044E53C41B",
      INIT_0C => X"A344DA37212C11287C72972850F34D019E3363C61A2400D6C43A27783B354585",
      INIT_0D => X"C9C343A8A91B18E63F39FF4CE5CE143CE9019E3B4E38DE85CAF7AD224E9DFBEF",
      INIT_0E => X"A42245EB3870C17B4AA45A90A51446A14428844480B045694491045047423622",
      INIT_0F => X"1A95959595FCFC1DB1B05B3EFB227B2F4F0288A827B986180FE608602C3A4FBD",
      INIT_10 => X"CFA79778E3C98EF00B5313454AB3B54C4C42001010211FFFC89B68BC59AA8369",
      INIT_11 => X"5F65B7DB8E515A40E9E696754795EFB8AA7C18551136984FA67B1A173151158F",
      INIT_12 => X"7CC7D9F79778D3C9AEE7EB9E5D9D8A636A061440A54D07AE352A362AADAACA97",
      INIT_13 => X"FBEC7A273B22B1D1CA85EDB303EED8DCA37231A4CB37EFDFBB1BCFD0492287C8",
      INIT_14 => X"CBE69684CE8941343FC9009AFBBCF2EC187935DC5F0CED531B10CDE48A074236",
      INIT_15 => X"5B238FEEDAB8DABE04EA5BEEB6FF61CE3B4C1D2974B1A3D9109551BC9A2552A0",
      INIT_16 => X"1FA9370051014120071650B8060D1873BB90F2FBEC8EAB06B8939718C15159A0",
      INIT_17 => X"4B562BE59F59CFEC876CE1BD71F3A6F5B8C78FEB2CE3D9CD2CFC564920C01DA5",
      INIT_18 => X"965C2B62C0A63AB223403D428AC003185468E4DCB4565545558EE8BEFBEFB6CF",
      INIT_19 => X"2AAEA7A2F533DA5B4F8E489F89D37EBD9A7D2060CB7D8D3C8183844A4C807109",
      INIT_1A => X"4030748111E7328CC8A7D763593D35408808A809D07101FA2654A780FD1F4F87",
      INIT_1B => X"A74BC53679FF59EAAACD7B942758C5477133DCDAAB57A6EBC4F6B1651C914EF2",
      INIT_1C => X"2A2C9AE44F6D191777544F58BA0BB46D98E8AC4E5A23A6CA2650F5D4B6418A45",
      INIT_1D => X"D0E5B96586186053C7612E6A6B7E6B3B24CC3C2A3D75DBC4F2FC0B29A6C4CD7A",
      INIT_1E => X"42AB822054AA050302108EB8A218AA88351D2AA288840033E25CE4DAF0228183",
      INIT_1F => X"492492264C0BA601CC98617326640388B3529236242006717C89A466F940CB55",
      INIT_20 => X"D665C0C5119EFAE8008C36D00025EA28A2EA2CA2EA2CA2EA2CA2117288519446",
      INIT_21 => X"9CE7E7F42FAC8EEA733E6EE890D532D1B0E3C4C00EF1878E3C618780E2F65EE2",
      INIT_22 => X"00F6FB08109466A0F05164F94DB8B3BBC280F2FF695BF472A28D140208185C33",
      INIT_23 => X"28A4924309EFFB65199FD50B9F8F97AE534F02524A6DB532E303FA7D1FDAF830",
      INIT_24 => X"E91AA9524DCA139046E8646909CA4794209245209860C4188213609F40F0541A",
      INIT_25 => X"5374909B004A524630442362AD8A3501FFB4891235EFC924D76A349427735A0B",
      INIT_26 => X"28BB3931CF2F3912E2A013ED09AA457008600054E246A85748CA8C413D0FD305",
      INIT_27 => X"AB67D435380F6CCABD49A4EEB34FFCCF4886622A8043AB5683A48220FE0C59AE",
      INIT_28 => X"C28A902925912AD509E2464400D6086B42BA15083A042A4A5180745EDA3C089A",
      INIT_29 => X"A459DF20648CCF6032770E366CDA32CDA312853AAA8AD4A41A68B8A1B50E8E89",
      INIT_2A => X"01172455000A219101D500C005A7036F00A439100063909D0891044A004F5921",
      INIT_2B => X"000000000000000000000000000000000005A24D0022A28A8A8A080801022113",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"2323888888888888000000000000444444444444000000444444444444300002",
      INIT_31 => X"3870F0F0F8780000000000000000000022222222222211111111111123232323",
      INIT_32 => X"9D6AD4B6AA5555554AAB552B49364CC863870006E76D275554F82A49999CE38E",
      INIT_33 => X"55555B6C924B6DA4B4B4B4A52B52AD54AA9556AB5A9B64C71FF1A8548A14D2EA",
      INIT_34 => X"FE2EC67319CCE663333999999B333664D9B649B6DA4B4A52A55554AD91E77E55",
      INIT_35 => X"524A56275475B2FFFFF83E0CF0E1E0E00399953F9538003E0FC00FC6D9D05383",
      INIT_36 => X"44444440B7AAAAD501911BB6E2B6D8C1AA968A5568E26ADA8B4B2254A0AB0C9A",
      INIT_37 => X"A2B422EAE2EA4A233512000101808000A0212000381848000402020002838464",
      INIT_38 => X"91A604D918604591B60699196241C001A9A00FBEFDCA9D79C719A0D4B7A3866B",
      INIT_39 => X"F412ADDAADF07D04AB76AB7C1F412ADDAADF07D04AB76AB7C1F412ADDAADF049",
      INIT_3A => X"FFFF07FFC07F803E001C78F1C6333338C999A5999925A552D96AAA4AAAB55AAA",
      INIT_3B => X"555555555555555552AAD8A496AA59B5324934E649998CC78D8E3838F81C3E03",
      INIT_3C => X"7EBFEAFEAEEE111FFF000075488447777777BABBBBB44444444888888BBBBBBB",
      INIT_3D => X"7DCC71C30E153C00A00002C0E001C1C10CD001C0C1559999995555555BAAAAAB",
      INIT_3E => X"223C8888F22223FFFFB8B4F3AB349702F48E29EAAAAAABD5555556AAAAAAAF05",
      INIT_3F => X"555555555731D27CEBCB556F322488E0068B838538D6579DC7BC05CAA839C4A2",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4E1552A9E5FC2EA4F7230BC56842042AF5527FE0C4537539A7D427C9EBE8EA30",
      INIT_01 => X"65D629499094B3480ACA0F052ABA55B3E77494842948421B15B81026CB6243EE",
      INIT_02 => X"EE80A2317E0E779512A634D403835C205E42F929BF567778D25E5FEC037E8E59",
      INIT_03 => X"2C52D1582293415931A84B3B221F25D29150FD306A6A96CDBC95F06F5500F76B",
      INIT_04 => X"B33E818A156C51B34381F81C98F1D09BD64C9E9359371B18949A9B72398BCCEE",
      INIT_05 => X"DAA9B737A70F4CA7F7F9C3D3D776F7F5B73CFDA8D38F9C11FACD2CFFFDE24F6E",
      INIT_06 => X"2002AA8433D8D450D3335AA5EDD988400A57F6AFD6E333C2218317CF5F9B70C4",
      INIT_07 => X"1168CC72A282244CB8C0FE9C9328FB3E4A50249CC07CDFA51C0B43BE091456BA",
      INIT_08 => X"83A1F5002516F8BAA42261855E601AB364389C2A98063C951D99C0985AEDBC27",
      INIT_09 => X"601004DBBA76921748124E646D055A6CE9C32B22EA17574048AFAE80FF48C3F8",
      INIT_0A => X"4A4046FCA6A4201A945031865B3E4E7443BC499E1290B2CB2EC55B7F4C084092",
      INIT_0B => X"BD7897B542B1983330A3AC1F618E0ECCEB1C16B8FEB7AC6F4398CA7F6C80440B",
      INIT_0C => X"35009AA8B45A25CAAA054552BF272335C74E0D39F0A4A8694BC2110E52A14408",
      INIT_0D => X"8D20B6DC9373975936F57E5F2E932E764937946EE84D8F5820175301A0D632C5",
      INIT_0E => X"E3C543486B1A7700CD3DA0223411F18C1A7B069CE080D23E8B7284D00080D376",
      INIT_0F => X"8A40187C6DEB9E6B80034074018C420FE926931219A1C414145B6BA8420758E0",
      INIT_10 => X"AA3326124D362F25B279A7932269AEDFFD924D29A53481C36C9E69AE878C9EE9",
      INIT_11 => X"0B7849B52D69FEBDEB2CDAEFC96C9E547C9664EA497FA091048EC52E87EAA332",
      INIT_12 => X"523F4505E8703C478EB51890A21EF80F7B67AAA56BE69DC02DF10C006452A20A",
      INIT_13 => X"CFEA85CEF7CBD7002D71838B1242C49168CB75FAED4948D8DA891BA6ED469A52",
      INIT_14 => X"188212609B40F0541A28A49A436826604A52CE2882213A956A51A80677FDB28C",
      INIT_15 => X"FEE976BB51B634EF35E0BE91EA95A6FCB139146EC744B0BDA569460B76DB4A60",
      INIT_16 => X"930558C9DE225A075D7B01280000000440B150A8A10056CF5AE002856A5E93AE",
      INIT_17 => X"248926C72FB1A492858C72EA07A464449A53B9A3F5D4E65248CF53436E0005AA",
      INIT_18 => X"590540941FC9C36A2A3E480481810D67A880D5006794ECF64B59C1F1608D0649",
      INIT_19 => X"74E05032A25E352FB6CFB4D619E4F6EB3EC009D40BA601E904AB502D8A0F8C51",
      INIT_1A => X"962B50E4AA15A2780C58A59D6CB5555666F4A326605B7D642A25A327E1A0A662",
      INIT_1B => X"D655D1E5C8751975AE8F3090202124CD920BA8C7413C270A18053CA181EBE51A",
      INIT_1C => X"072AD803AA8EAB6E0E815120E8155888029EA566AC4DB18D14C2CA4B5200A1B5",
      INIT_1D => X"D34C42804421061B791002600A536C70522A547C20E7550671C4DC2308660E5F",
      INIT_1E => X"81C0000200688F5878DA28B4F3B2CC08200494AE8958BE0D4245130300085718",
      INIT_1F => X"4B7DDB7796BB516409127BBB2C6EC349ED8E120082080AB8C4F9C86D9C7A1B02",
      INIT_20 => X"3628B6B35B7E775CF4E856B6B012A24FEF6F894157DD16DB595995702297E3FD",
      INIT_21 => X"C0EBC82A9A71F52D6F346363A5128B014CF5B4B7B89B366220390CA4A5BDE053",
      INIT_22 => X"EE1CAAB5787165D7DD907886031556E604E1D06C438942145A262280AE286258",
      INIT_23 => X"F3BD9DFF65BDDDD199BA79AE9D76FFCE29E76CF9AD3C924BC657BFD2AAF955C5",
      INIT_24 => X"9B5FFAC4C83BA8680053DBEB4F6FAD501061568D5A31B28F0410E14AD3677CF8",
      INIT_25 => X"EDBBFBD8617F4DA0DB485FBB8E37CE257668EACD86EB187BC76666BFBDB52D6C",
      INIT_26 => X"AF9C8F204FB636D8D92492495A25F9D899149396929444220E0646A866CA1236",
      INIT_27 => X"5D9011223333FFFFF80F6440A8C61B6D086D669507D94B3C9E380E6C0B4F7103",
      INIT_28 => X"B661CCE5F3321661CCE5F332E665ECE1000D4D56112E763359B761C2B15DA3C5",
      INIT_29 => X"142039C44425FE01268F6C409704CF321A3EF74962E007FE2D58563D5A5F99CB",
      INIT_2A => X"4C2CBA00015D450825468237164BA17B9ACE8C7010048224372EFAB38F288824",
      INIT_2B => X"D0EACDD19FB9D7D8C6260CB0DF44472CA30AFE43E5979587BF2AD5FF3BCCB652",
      INIT_2C => X"65D3D0242DFD0DE771D8A93DB3763A58A6124512044B2426A5C44860E282A763",
      INIT_2D => X"902710BA76727BF4CFBEFA62A3347A3C6D3DA7DDC621B15BCCFFF65EE17B23B1",
      INIT_2E => X"81C7C2AF48635D10F376463A7D8A163D9975D282B1575FB554D05BE2A0241BDD",
      INIT_2F => X"F96FC974FC51F5A6275CACA9547EAEF9558726AEB607CB68EC547777226D036D",
      INIT_30 => X"12FD3A1029898206B80144C1CD3719E7D3A1D3DE9A49962ABA5F48B1CA8B87CF",
      INIT_31 => X"1431C6AA99443293259F734B728CEC285E316D9242CD026D3EA1D43A8750EBAC",
      INIT_32 => X"759CA97550666C024E4CFF62ACBE67C66FF694CF228006557A2F5A81C1414466",
      INIT_33 => X"E2A515D3CBFED2937EBABC5D5B5296A2A94B52D5DACCBE18B56D65642CC0F8A8",
      INIT_34 => X"954936FFF5F620AD04F9557555746884E9A8FAEBEFF5F835484E9FF2AAD51BB7",
      INIT_35 => X"0080C041C0501090601C0C241C020101060141C000000020820821F3A7470180",
      INIT_36 => X"F48E29E9B999A82BEE638E1870A9E13D5557FD5A80222AAAAAAAAAAAAAAA8903",
      INIT_37 => X"AAAB838538D6579DC7BC05CAAA39C4A2223C8888F22223803FB8B4F3AB349702",
      INIT_38 => X"2FA420842FD2FF9E0017555579DEC33311157DDEC6208F25AD361096B5AD1AAA",
      INIT_39 => X"E71888BAEEF648000001CCC4455FF7B04C45D777384C455FF739248424842484",
      INIT_3A => X"4A52951DEE318EC2A9CA2000932660000355534C8076B200107EAAB20988ABFE",
      INIT_3B => X"D6A5294A5294A52B6A8C771DEE31DC6F5FFA0086318C62108421294A5294A529",
      INIT_3C => X"84C18C6210C4310C4310C4310C425AD6BDEF7B5C210842100C6118C631884252",
      INIT_3D => X"1059DCCCC0000AB5A03FE14340CBF50AF5EA15CBF40BF4E31CE31CE39EE9107C",
      INIT_3E => X"6C00A8AB4112AC1E524339D906221A2034333F9995D11DF9D000000000104E23",
      INIT_3F => X"280310D4A5294A528313293D00000000000000000000000001DB546A49FDFB0E",
      INIT_40 => X"9DED34C98592522B4CA45674C9300AA05910A1621012855385E5CC9CC44A2CCA",
      INIT_41 => X"4AEA0C1AEF32AA84DE136EAA7DE10954846AC23C4B426F8DD5CFA48ECC2AE8B2",
      INIT_42 => X"5E6DBA26A598F91D09010B894514211422BFD523580B153544B040B064AE8ADE",
      INIT_43 => X"46D892BD205ADC295282715AAE0402F52892211C50895C0B2DB6AC56208456EA",
      INIT_44 => X"2116F2F20CA233957FD81CAF90565A280FB119A2A7EF52FB16406AFADAF8A254",
      INIT_45 => X"0DE528B52CE15659A1101D2D782FA6D98CA6410412A086F8A102E960AC940B15",
      INIT_46 => X"431B7ECFDF7FC540AAD4EAFECEF9FBCAA0E9EEA55F95FD1F733D589BA0171A4B",
      INIT_47 => X"64F54095D288C5895520412C28577EA09141857E51C56AF6D502DD750A092F04",
      INIT_48 => X"739CD6142F2496EDEB7BDEB059E4F33F597629BE1B7AEA78629D76ED2D313F8B",
      INIT_49 => X"168AA182AB0097EEA286D8C5259A840F80FAF9DBC856528036EDDE73FB955755",
      INIT_4A => X"DD5AD38BB2E1FE788B3511A541C413D0A0C50CF395CD30F149C948885456504E",
      INIT_4B => X"0A07F7052EBAA0B14978F10E30439C79E5CD7F30E31C79C79E5E7F8474116D85",
      INIT_4C => X"582D223024168A200A7D732836A0B80A2D505B074E8CBBCBA2A91434BC505120",
      INIT_4D => X"A222528242B644B38A2B052854A541C701468299DD42056940EB9F0495F88B24",
      INIT_4E => X"5214A9594A85328CA8751C87050A9551418948F33742CE98B9F571E6F95428A0",
      INIT_4F => X"4002C2EB7F06EF658DDECBF6058DDE5A1BBCB7DF4EE70DDF564631A11937937B",
      INIT_50 => X"515E7B23F6958AC9207DC15105FB825D6676F198C90DADFF446A7560EFE4F510",
      INIT_51 => X"15B513F5C255442DDC2F00B005EBA8ACFCB7CBE52DAA26B562EC5AA850B465A1",
      INIT_52 => X"C7BEFFCBACF244B7C10092A3ABB3691FBD615D9902CC4DF08C375D55D3BD6676",
      INIT_53 => X"3CE0A7DCF7A53BFAA9AA53D52C528497812B4A2C2D472706FE62B3EFD4FD9B7E",
      INIT_54 => X"316C3DA66C8C52144DA119175DB2C3CF42567C757A16F8585823280032B7E73A",
      INIT_55 => X"3155151A511900C42C31070A2065DB5411D42A8143008A5A075A49B4C059686C",
      INIT_56 => X"A525485B55D8ECC920A96467971AC166A8FAEDB72BC853BB2D0318986F1A62BE",
      INIT_57 => X"10100C491D26D4800084808352F65814822DB44087098893924924900C9A2B2A",
      INIT_58 => X"26095766B14AC50534150AB0A511005742D0A01402053151CD3828C6312B85A8",
      INIT_59 => X"9FFF92EFFDFF326AD56B2DC8ABA981A736DD595545B9E1CF6CB48DB1D23EE090",
      INIT_5A => X"5742802134D51B9D76FAED9C2CE6DEF65B7F7BA11459359665BAF51EAAAE54F4",
      INIT_5B => X"5B41DCF177F93A255B2CBC8802852C164FFF59D4A1B4FD9B7E5E7C4551375DD1",
      INIT_5C => X"0C560AF796801411327138A16965B03277E152B474B683B9C28282838E0A4F3A",
      INIT_5D => X"ECF2F714F1596058AED3E5269D15575769D50AB8F0D6A059263324D374624985",
      INIT_5E => X"C25536EAAA81BFAFAA975EB510501083E0E043A1214412602A41038D5540F99F",
      INIT_5F => X"00000000064D464200451790E2502269BA21224A002191A0DA121810AA155040",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6710C0E014C0ED61B1767FF3FF9E0280080C00000000001E70000000F2F1C33",
      INIT_01 => X"8EE7FA148495A54952D690E0C0C0E0E805DE75EFD0BF7B40BDDCC5F7FA0FC230",
      INIT_02 => X"4982724E530E37B72B6E18C4EC9096E2853C7970B4B4256916224E15C4D1F87A",
      INIT_03 => X"1C38811B523FB745C2F8ADD55C81ED8BF8F18D000236271AD159A2494BDECC63",
      INIT_04 => X"0000000000000000000000000000000000000000000000005AEE2841D123B871",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EA28EAC00A036648244719D4F966CD9B00A4C006288001E4D87A6D20606D6BE5",
      INIT_01 => X"594CFCB74B5A0482E8873F614F07264AC8CAF7BDE739CE6601122C60510E0C70",
      INIT_02 => X"90593B7DB6BC121CA5019B7253D14D0A4E12784202ACD7FFF5FEA0EAFFEFC494",
      INIT_03 => X"F84BE6A76D4D8EAB8635237D595F371654AA3DF6A94D0612B257546637770A3D",
      INIT_04 => X"72165252365E508647349202DCCDE37E68283FF7539F7A529FBF2D2AEDEFCFC3",
      INIT_05 => X"CFF3DD0829E8C1E10DF878743858AAFC9802C0253BC2597A918FF910B4725E72",
      INIT_06 => X"CCD4D71AA54F7AC74FF6C13FE07A66CDA7BFBED0041857D455B76DA90057265F",
      INIT_07 => X"F476DB6537E9788246DFF0325E0E022CD4EDEDF8107E6EECA00197EEE60FFD56",
      INIT_08 => X"680E17B252B54128E06C69A8643B84430A811DC31AA0A9B9C7EFEAA844956EE7",
      INIT_09 => X"0529DAA2CDCD74A17FC103C9976AA0887422E20107740492030809242440D085",
      INIT_0A => X"0A5AFA2751FEAA1090B571EDFD419F8CBF47040AB5A928A2CA1A9459B9A5FE08",
      INIT_0B => X"3BE9A96E20AE0103F2510A453F50FA9C6AFFAB542D5B507DFAAA800415FFFAD5",
      INIT_0C => X"70E995AA32CA1E91D4998BB5216228589950296B53A07BBB23C9223FB0FFD3F6",
      INIT_0D => X"EF7FFD45FDE8DFEBBA1DDF82804142A73C0105032A855432A9558202D7A2BFA9",
      INIT_0E => X"B43FFFF7D6ABFD5D6AFFDED2B6EEF7DED2B5B777D7DFBCF6977EB6AFDFF5F5EF",
      INIT_0F => X"00886540000B9096DF97E995938F194FF41003C51CFBD7B5A1BEF5AFFBFED0B6",
      INIT_10 => X"C4CC400910C469A0DA123371D116082A09140080100224B003451608636B0C94",
      INIT_11 => X"215E70294E710E11469A0DB48603448448608834486481229821ABAA000C5DC4",
      INIT_12 => X"2960CB69454F434FF1D8B1C17A9E89DE8284C0E8B10842EBF549D1B5D6ADDBA5",
      INIT_13 => X"F41EBDFFFC62E8CD98876E9E66C799F39A16516C3F00A5837ED3428AB57326C0",
      INIT_14 => X"8679DDB9052B620AAAC30FF6F0B6718D65AA9845749690FA01AA05A392A5DD3F",
      INIT_15 => X"90B55192C60A8C8F232D01224532489D0E906DA53A1B4A4A52D329C4EE271DE7",
      INIT_16 => X"26742D7A8FD5ADCFD9308667E4CE855542A55550A84443D1FFEDFFD6FF03BFC5",
      INIT_17 => X"8B2CA28A2CB04307E80D1687FD7FC1FABDBD2217711108E49969F41030DF6027",
      INIT_18 => X"E72B4BD458B8E588FE8502CB24B852EA21D690B420A155A72821AF952A5C5082",
      INIT_19 => X"F988A80E7CCB41A36C064B69B44A04B6811ED1A2FA09FF3FEB9FFB776D519CAD",
      INIT_1A => X"DFCFA2BCD5EF7FBD41F7D65429FAC11733FDFEDDF2BAAAAFFFEB3DF33FE7DFAB",
      INIT_1B => X"8A88C29155E22E515DE18F7EFF64847CF0675FDEF4D60F2D7927E54EEF30FF69",
      INIT_1C => X"FEFDB56DB7B9FD7BE1F7FB7E1F7EBC55FD585FEF7AB7B1679982D7BAEB6B7697",
      INIT_1D => X"BB36AAE0EEFDEA65AAD6FE1947A3999DAFDDBF955BF8EB3C9A6AE788F7F9F5F9",
      INIT_1E => X"593294B9DFD150FA3DA1450FEB4CD1EDA696BE7DDFAD918A630F6A1E1F43A3A9",
      INIT_1F => X"E5A4780F39DD9EF675D607F778900396041DEFEBFDB7DB5E55C251302B94CCDA",
      INIT_20 => X"78968644F2591555234FA869ECA4CDA3CAF7502B9F436CB26E2A9256B70C8307",
      INIT_21 => X"A3F8018C6A85694E71D09EDE5F839B56BDC8CC053C952C9B3655972E6A797AE0",
      INIT_22 => X"146B555BFFD6EAAA6835860024FAEC89DB802D85003FFFEBF1DC1C075D972F8C",
      INIT_23 => X"DA87D7AD8205DDD5AE5DB2C922B553B7E0392895E57734A7EF9906DFDC8EEE89",
      INIT_24 => X"A1805DD3D6B2DCD178A3B75ACEDD6B22C7108C1831E783F81E6BCC7C2DABFD33",
      INIT_25 => X"A6DDF290361E575A4672A7FCEB007F78B88A9B3EF26E494034037BF3A0294E71",
      INIT_26 => X"B56F96DFD6ED7FAFF6ADDB9A1EFCD9D4B77BA3D06E966C696FB7341DF931E9ED",
      INIT_27 => X"2E205A8DFB975120BBA8BD7A819D76AD9D76AAFFDFF7BDA050E803D93DFBF6BD",
      INIT_28 => X"40D68052286940D68052286940D2A056000BA46336C2BEAD56480EA06A52D812",
      INIT_29 => X"7EFF5DB5BB6A60BBC36294B9736F52818D8109A8F471062510F63881434100AC",
      INIT_2A => X"FABFFD5EF6FAAAF5C2F57AD16FE6BDA52D9DFFDF7BDBDF7ED157140D5B53DDEF",
      INIT_2B => X"A7B75EAB3773BF7DAF6D75EB409EED7FF45EEFFF7BF96EAB7BDFEED48075647A",
      INIT_2C => X"A9A786FAD10ED0EDAE01BAC43CFEBFDE5BBC1E81D3F7BAF492EA6DEBFB76D7E8",
      INIT_2D => X"A8E7C7FAFAA417EFEB64AC5C47CAA342FF5BCBBCF5DAFFA591BF1FA9F4C44C7C",
      INIT_2E => X"BFECD12D44FB222CE88BEFF7AA4D54B420C963B95D7D225BFB4954B577EB00D7",
      INIT_2F => X"FB7E749E87B93D6EEEDA7DFEA6975AEEF348FC75EFF4E993759B897F6AFFFD48",
      INIT_30 => X"748042AD4160D1A3014A57C826D85208353B16A30023F09BF17C2EF4D1AFDE5F",
      INIT_31 => X"CE5C7053A6F7C7A16CF0EADA4DA5D3F6D66B212DE9AA541B06F6DED9DB2B150B",
      INIT_32 => X"02AED4BAAA8003FDF563F29D557DDEBB909A6B5CD756BABA2554F5F3BEAABAA8",
      INIT_33 => X"9468A8599C996C789BD54CEE2823384D119C236CBC35D3B55E90BABC97773115",
      INIT_34 => X"7A0384972F6B961FBE636A31AB88FE38763365B24B5253F3A387606F3F4A3480",
      INIT_35 => X"0080584000001C1000001D84000107C90000C14000000000900900F655F0CD38",
      INIT_36 => X"5C5003A89291B806DE4A905482D83D17E227DD5364FD1AAAAAAAAAAAAAAAC900",
      INIT_37 => X"4AAD8407596F25542AE023CDE200BCC2829CA0A0D82829C000C6E2A87A7C5816",
      INIT_38 => X"2FC628CE2802FC1FF805013303300D94000170133E0122A5294A18EF718C7021",
      INIT_39 => X"9920000A8091DD3FF817E1000054CC410CCCDC04CD000054CC4239C42DC42CC4",
      INIT_3A => X"F718C6355555555B31C6A94CC00CC7FFF65299114514512008028099A0080A80",
      INIT_3B => X"94A529518C6318C631A94A5294A5294A5294A18C75294AF79CAF294AF2BC398E",
      INIT_3C => X"8A8A88421084A5294A5294A5294A546318C6318C6318C6318C6318C6A5294A52",
      INIT_3D => X"4410CCDCD0000496800000404141248A256DB6FEEC590804000509EC924B248A",
      INIT_3E => X"008F5C5DBEE1D3D3794E0740CC0117BB6F78555255755755711101177B154711",
      INIT_3F => X"18EE6C0C0C661818000767DE870A1A05059001104568FD10191E6E2F14352D0A",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"931A498D088D4DA93B394FF4575E6EBA8836FA7FFFFFFFFF8BFE827D6D65658B",
      INIT_01 => X"955104157943EAFB84F5B08825FEA70016DD6AAAAAAAAAAAAAB1596B6DAFEDF4",
      INIT_02 => X"79DD2A85434C500005B4C90400000092410014022282A828E8015622282A820E",
      INIT_03 => X"4612DA74EE3BD23D555043CA8B8699B82AE1491C14A420881DAED5B69ADAAD95",
      INIT_04 => X"0000000000002314DDE36DFD4C298317B8E4ED52502C0B0F5507748C30608D4A",
      INIT_05 => X"6B7001ADC1214D50D09A0DA04000021A000BFEA02B20B5C66174024024000000",
      INIT_06 => X"A36A068000000094AF6B5C6B8971A84C7A2D280CD000016DAD6B7E9A9C5207FA",
      INIT_07 => X"C0CDAB4000BFABA6447BDAB5AE25C4F894C7EAABA1FC7D31081FA0000D561516",
      INIT_08 => X"EEDEE816347FDF212100924D40C106506D78C210D784F574A9E00B1BB7B0000A",
      INIT_09 => X"AEEEF56B5C6B8DF1298BC00015ED6FB8DF13E355DFB5115488602AE24BBD96FD",
      INIT_0A => X"285253A72BAD767DF53D5FAD7CAFBEFBEC8BABD6B4EE0BB808282A50238D8161",
      INIT_0B => X"718D00053C150005C63400143C068002E31A000A2A1A80F860187AABAE42C3A2",
      INIT_0C => X"748C06746B111BAA50AAA2AA280E5B55536029425BCBAA082A44408240054001",
      INIT_0D => X"C7397F3C3DE82000EC0810A2A8A88A039B5553615A105AF4400438E9A981023A",
      INIT_0E => X"55542DABF468D1F6ABDB6BDEF7D462BAF4FFFF4E505F0FE0605FF4BF4F431556",
      INIT_0F => X"B72A2A2A2A4848752121DA849241DC7C3D3B4D35147DDAD8D9F76B616803B080",
      INIT_10 => X"9B09A68000007ACF58240E69344480903AA9FE6AAA14A249756492AD6EA501BF",
      INIT_11 => X"28120924A0023096824A68A8892D2A04A210D42220A5A0952DC2EA0B42222208",
      INIT_12 => X"25045A69A68010006ADEF3669A3486C16248A49295B51DB2C8F7484442D11124",
      INIT_13 => X"92492444544442222508822034492000600350011251AAB52A82A84924910050",
      INIT_14 => X"52489601849A40482E0A04A28B4D34D102000D5BDB19A4360B35381894DA9BDE",
      INIT_15 => X"2054A152A521111028049502412084024E12D046935634224FA2224928874109",
      INIT_16 => X"8A8B8A5220EA78E0020AB0480C81200480029E92491112051122242232222000",
      INIT_17 => X"D5486669A69A406908332650945CB942CB0448D34D0048003E888895D7A79742",
      INIT_18 => X"2CB3766292190C3C07848E4B3360002158312B212A0999999955FF6DB6DB65A8",
      INIT_19 => X"03DBD926258221A3B5103420910D02D05DA852A43649390B1EB01934956E961A",
      INIT_1A => X"54E1D4528258E4B030F90984B2C61D937A6A7A7E6180A9024510A4149024092C",
      INIT_1B => X"41454ED4B1A89CCCCD96CC995D54088ABBF551D452EDD9110A0B6A5290541325",
      INIT_1C => X"44C8144889F522241988B5F0400598A40111119EEA44400245149B7B6182A11A",
      INIT_1D => X"62A644924924962C180225AFAF398F26C7D099D12049230928B4928809011084",
      INIT_1E => X"D8D15D7B6AB55A82A1AA9E7AA5D6B45EDACA8D5F00AE3BFEE9B7EDBE9E87E2FB",
      INIT_1F => X"14B249382D0A16855DD9697741612AB519551D5B577BB50A800480A00640027E",
      INIT_20 => X"2424CFDACA02AF2F63759654AB9D573873D7BD7BD73D73D73D7B9B4B5B9A4885",
      INIT_21 => X"0E234AEEB34D19E6DB060519BB895B89584FCBCF2BA6891408B03C0E6D241C65",
      INIT_22 => X"00142ABD739B4022D1B59D6AD4BC57FC08740C0F4724E3D566F32CF0F1A62B58",
      INIT_23 => X"6FEFF6DEEE85696008939D4B586730237150ADAE2E37D36A2F8FEFA36EB415D4",
      INIT_24 => X"5BF5D9F3E35F192F3B447BC63E34F20EC7E11C8E7CB2ED7FA6167CF8E76F2625",
      INIT_25 => X"6F7A0000B5B6A801B7DB5D352CD456D501AFCDBBC5BD0080137DFCDABA0DF9D5",
      INIT_26 => X"7D56D80A6B505AA335597436ED5577CFC01D18EA54DB3E6ABB64DFF8DEBC2EFE",
      INIT_27 => X"1A49674A06441111109010565492A80035BA98B402F7D669C36EC166CD5BB6DF",
      INIT_28 => X"05993268FFCFC60FCFB9AE2FBA4DFD6F7BDD2EF71EDF78AFDE7488A111923401",
      INIT_29 => X"C6ECCB4542CA4552A1532417283355A3354D9A23467B5AFAB8E34D7221B81998",
      INIT_2A => X"00AC116A00004D2600AC003506440034005B124D0084D360032D02B9002C2E7D",
      INIT_2B => X"000000000000000000000000000000000000C62C005104550805055F02AB55B2",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"333232222233333200000000000000000000000000000000000000000010000A",
      INIT_31 => X"00000000000000000000000000000000BBBAAABBBAAABBAAAABBBBAA32222233",
      INIT_32 => X"1C0000003FFFFFFFE0000003FFFFF800003FFFE0007FF01F80FFFC0000000000",
      INIT_33 => X"55555BFFFFFFFFFFF80000000003FFFFFFFE0000001FFFFF8000FF8013C3384F",
      INIT_34 => X"0000FFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFE00000000FFFFE0055",
      INIT_35 => X"07FFFFF0000000C00000000000000000000000003FFFFFFFFFFFFFFFFFF00000",
      INIT_36 => X"FAABFEAFA3BAEEBAFAFEEFE2FFFFFFFFFFFFC000000000003FFFFFFFF8000000",
      INIT_37 => X"B241A2A01CABA2C0CFC2000002B0800000AC2000002B48000002D2000006956F",
      INIT_38 => X"870E1C3870E1C3870E1C3870E1C3F0047C50003E3031237C40F921125666819F",
      INIT_39 => X"C3FFFFFFFFE000FFFFFFFFF8003FFFFFFFFE000FFFFFFFFF8003FFFFFFFFE077",
      INIT_3A => X"000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFC0000FFFFE0000007FF",
      INIT_3B => X"55BEBEBBEBEB14141FFFFFF8007FFFC00003C000000000000000000000000000",
      INIT_3C => X"7EA000000AAAAAAAAAD552AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"AA417A9BD4DA0200010000ABA600000000000155055AAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"AAB6AA005000017FFFC28B882BF39A44739488E0001FFFFFFFC00380007FFF08",
      INIT_3F => X"55555555576341B4A7E89A1B0A0201F806380525034E2C540DE00241A9043C0A",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7A8D63656A6D536521A2DE1E951747AD0C36FA5556B5147400D0427D6D656555",
      INIT_01 => X"82017ED42FEB8CD2E9022D1B7501B645AAEB7BDEF7BDEF76444B04B2C2C76F1C",
      INIT_02 => X"6FD5F70897DBA02FF502EDBFDBCB6CA96D4B6D1A9F0AFF80080181E8A49C7AA0",
      INIT_03 => X"122C22277F5E8224E39D795555209B5EAFEBC2EFDDEF76B6C35B55B0A2AA2068",
      INIT_04 => X"8D09BC58B3E375214FB6FB6D47D76B887EE90B89D017BEB45C4B8D7D54B59B91",
      INIT_05 => X"EAA0EB235938726463FF4F5F484A8808DA39D3370AB85047152908E40540F6DA",
      INIT_06 => X"40089F7E72CF83C7E056F402102ABE9EF508490A304EB4201DEB441DAA4515D6",
      INIT_07 => X"0AD51A96A4BA6B528BA3EBEA685B5440DA3FFFBB500145C6D5BD0150547D5113",
      INIT_08 => X"086854D09A1ED6C1697565A50F222E8B09525C285A1489B768BAA04A4706E813",
      INIT_09 => X"5FBF6B0416CD3C4BBFF1A95791B4C01066A4040195B8304F1530609E248DCA81",
      INIT_0A => X"B5F6CD49555BEAA56EBB6F65D2163CD0C345B6A2FFAEC104102AA082DAB7FF8D",
      INIT_0B => X"42A1ED6BB56D98801E56941C80481212F97B67C815AD6A28DB4230343FFEFD57",
      INIT_0C => X"1AA036D62ACC1EA55A1447B6C168B6437A1D00C020955A2B60B6AADAD6DEE1DD",
      INIT_0D => X"EE387F675D3A13BEFB1107154A812A50BF115DB02E05CA28097A2800B6AD9191",
      INIT_0E => X"742A8FC1F79CBFBA8E5FF3336D029BDF1CBFA72FFCCDA053417DE7F444C5B6FF",
      INIT_0F => X"5F002080080019BC36DEEDBF7259D5855F12EB50BD9696AC51590982AF6BBD7D",
      INIT_10 => X"554454310A313807E43343191142138EF2713A78971A8001F90D421380110855",
      INIT_11 => X"351A546B5AD0BA4A1612A1040169090441158B962500097803D1B4F5B78DCCCC",
      INIT_12 => X"3FE8F5B415D0286DDA36A56DD6F55026A410554A968AD212F469440054355D75",
      INIT_13 => X"49CEA5AD03981176DA9BBC50B0742C1A1B558201D5C4FF858B436C0B03B47571",
      INIT_14 => X"7FA2147AF4E76F06256FEFB6DEDA3A15B6A901B5BEDAA82960A2B6A802B4B004",
      INIT_15 => X"6904809BEFE6D750DF5D55BF5D5EBC15E192E3B4073853D2CE10EA7D03018455",
      INIT_16 => X"FF734082879D127BAB6BB9400000001AF3D2EEDBE7905DD402E802A5C1E6BF3D",
      INIT_17 => X"ED9AF294F32FEB51B517B707FE3F9162A97384542B37FFF6DBB8AA157A00E86F",
      INIT_18 => X"715EA9EDE8774E9B54AA800A81721AA56D4036E0259443455A4589176B75EBFF",
      INIT_19 => X"EC6FABD434E1A14A01221B08249A29100B2940347C1E3F8FE5F7EE73576B7AC4",
      INIT_1A => X"50804B100D5A3550132D5E335BD6A8A8AA95A659624A38E90638B556AB6206AE",
      INIT_1B => X"0A80424A2F8224815568DB6ADB76FC04016C55D8B5A3C8AD05F63A6DAEF01A23",
      INIT_1C => X"003568012FB55435B151B05B151A26F54B50FB054AA80B2EC14856ACAA2AD542",
      INIT_1D => X"56DBDE30FF7AD4010E84D4800FE8B5A5A355BA81DE14ABBA904015A477AA0950",
      INIT_1E => X"6F58CE3C10D1081A14AAAABD4750D6AD0043C3EC0787B40BBFCA2C017BD6CAD5",
      INIT_1F => X"B51424190902AAB294A7448883523C50AD096DBB6DBEDBD7DDF7AD6BABE35A15",
      INIT_20 => X"22418845925488A52C522BAB26353A924BA056C8A5462492AAAAEA558564BF78",
      INIT_21 => X"FA1B105145402B5AD040F1B1B6D55552ED49D908652A00346506BD2D28C9422D",
      INIT_22 => X"5577B64F57F769242F97DAFD76F8A1BB3B3FF7DD7EB66CEAE559FB875FB356B8",
      INIT_23 => X"004A422289208882A850904824716A94C0675412852EFB864229201A14B8AAA9",
      INIT_24 => X"AE74D75ED812F65001ADFF7BF6DD6BC56B05DFAF5FA9AA1E1A680C34103E8112",
      INIT_25 => X"121752CFE3F279E30079A855801CDDC888B63562737EFD0881C06CEC846B5AD4",
      INIT_26 => X"014700CE897F2DFCBB6FF7FB5D5BEA49712B9FFDFD7BBAD5B7AF8716FDE59F01",
      INIT_27 => X"AA2001010189FFFFF8000A9D9F6FB7DF5ADBFFFEB3D972140F78BEF441C52B54",
      INIT_28 => X"147929794E3C1C7929794E3C957929792ECFA1C5A282AEBA736538616B715B72",
      INIT_29 => X"2EC95A28E942921DC56E9465FA34D4A015B10B2E9750024953A5E952AE8252F2",
      INIT_2A => X"CEE79D9CE683A3B1AA31D4DB2CA435050EB877AEF79D9E5DDB1520205B1B4483",
      INIT_2B => X"21D4ED0AF3A70CB39C6469636ADA2419751CCCE64B2A69CB325D9E76A544582B",
      INIT_2C => X"88A07CEBBE0AF5002E466215162AC6E322B53655C7D6EB1059BAD6AC2E9CF2A8",
      INIT_2D => X"AB55CBCEAA515025A924A404414BD9EBC44874947BDF17B34000B2F4D5E44114",
      INIT_2E => X"7AAFDF65AD5C9720248AF2CF9045A3708049A1006324921DA92024D59B082A20",
      INIT_2F => X"37D155FF05E8AE3176EB435222945FA8BB4AD4D56F3DDA594A8888214CCA8092",
      INIT_30 => X"B5B6CA316E2E3C38AF73FD7DA71F44B29A9FB4A6EFA8B0814EA2C18B3E503020",
      INIT_31 => X"4B57DE75ACFF93A56FF9BFFA59ED78FC067BC139A1FF948FA75AEB5D6B2DFEAA",
      INIT_32 => X"42A814A2B2999A31FB93224E554D189D18810B84E54E2AA33556959B32BAB2A9",
      INIT_33 => X"452A2A449458247C4B514CAA242408451204212A90105A395888B2B291652110",
      INIT_34 => X"992CA4952D28D2EA9F14228B288B57C45211249249495408AC4522251522D444",
      INIT_35 => X"0001584080005610100015A4100001690000034024024000000001064497552F",
      INIT_36 => X"739488EA28012845520BD4DEA6D0159DD775D7D1E47F15F5F5DF5F58A0A0E105",
      INIT_37 => X"00280525034E2C540DE00241A9043C0AAAB6AA00500001003FC28B882BF39A44",
      INIT_38 => X"CFD00DB96802FC1FF8123ABABBBBB3B23ABABBBBB56DA8829BCB059405011000",
      INIT_39 => X"DD5D195D1DDD480000010C8EAEAEEEEC8EAEAEEEEC8EAEAEEEEE8F3DEA108F39",
      INIT_3A => X"8A8435A87BD4F7BFFFFFE807FFFFF00002000005DA2A6F55555D5DDD5D195D1D",
      INIT_3B => X"89EA69505401A843DAF7A94A7BDAA43EEAFAED85CA7A82E7000A29C026940552",
      INIT_3C => X"FFD15842A2116B085CE210840854F5140D41C4D415E02814DAC8B585642054A3",
      INIT_3D => X"20B01880000002AD40000080C6E7E6E6E7E7E6E7E7F7F676373737B3B33331D7",
      INIT_3E => X"83FE18E0F08B0701297CA2523E5D9F5090903390991809899AB2223000C07009",
      INIT_3F => X"EA1610A1AD435086815779460000000000000000000000000097BDA6C010A4A0",
      INIT_40 => X"4206EDDBABDCAE5BBBDCB4A95541D349E7AF56D56AEDDF28FA49AD42FABE9110",
      INIT_41 => X"E55462F55555D54AA0AEF55DC0668EAB6AD79550F6A5545EABB81B5E0ED51503",
      INIT_42 => X"A42A7F41DB450BA4DEABB656ABABDB6FD77FEED426BD2EDB6B4A218B0E555200",
      INIT_43 => X"6AFD0752C7255050A9414495012B2F2B502F668AEB46EBB6DAA9DAAADB6AEAF7",
      INIT_44 => X"D6EDBDAD1576F620191C43E862AAA85D2903B8B5492D3D212AB25415AA09562E",
      INIT_45 => X"C02A592A2C042AA956EA8AC4DC5B5D500A76FBAFEF5B6D4D5EAD162FDB7ABD2E",
      INIT_46 => X"E52F78B565929BA577AD4027E286A0554A345168AF2AF7A4C50284A0722D8551",
      INIT_47 => X"AD3AB93AA13C1836AADEAAD1DDF0F5DDC8A1288AA968B6212AAF020AF535D56A",
      INIT_48 => X"A8281C1822EDFC2B5AD6B5A80D486A8AD4B538A00FC8C5509C047772423E4845",
      INIT_49 => X"E97450E301C177A145039B2CF9AE685DAB75D49E7CBBB5FFEC92656D6D1BA98A",
      INIT_4A => X"30AD1154614844A4D54A7B52AAEAEEDBB42ADD614BBC35F7B9B9BB55ABEABDDA",
      INIT_4B => X"15B925CACA465B4EB7A51145145145145AEAA1145145145145AA0E68A97A88EA",
      INIT_4C => X"A912F824706934D3D59A295649672814F32DA5B8F59524844756FF9BD4202AA7",
      INIT_4D => X"77556D6F2B6DAA11751E23D5FB5AA2485AADD02337FF7A04BFD6A6BBCB3456FC",
      INIT_4E => X"087935AB5B7BC7BDB6DAF7FD2A55EFABAB36AD4E043A09DD4A2FEBD4E0AEDB75",
      INIT_4F => X"95D56F448D2C02B2D8054445AA780625B00E492480411224A91A94F0120620E0",
      INIT_50 => X"B9A04252412811135A8227AA5EC2DDE888A9222A1A15122A88950A9545084220",
      INIT_51 => X"7EF27C5ACF9862F6A4FC43C55FB513F1285C8402D0D4F8409412A551E358824A",
      INIT_52 => X"E9B6D4D34D35A929C434C8445545C7856B522A225910D541DCDA69A2AD5088A9",
      INIT_53 => X"46ABD1AD6B45A415D5F4213A97A508A50A441552D3A514889504455EBC351CC5",
      INIT_54 => X"56A70B76049932AEFADEBA6CB39591ECBFEDDDD7E5792CACACFDF7370510B5AC",
      INIT_55 => X"4AC4A4AEBBA2AFAA13A2C204364A24A97C28F57FA8741D47CD86254D2EC29855",
      INIT_56 => X"4EFEBDFCAB6951134BD688A14AD5ABD15548F44558B380BAF2FCE5BADE46951D",
      INIT_57 => X"7EFF85B7FF19FBFE9D53FFD0EF82A0BFA9754E9BB7F7F7B4FFFB6D79A80A3D1F",
      INIT_58 => X"E27238818B162C6F4AEED56B56AAAAEEA5DB5EAB6DB2B5AA07E17D7EAAB59F97",
      INIT_59 => X"8AC283BA529404A74AF2A4E814B680D71C13AAA88A4A4A05E8CBE7E96FDE8125",
      INIT_5A => X"AC9C6E526B60A482BA15980F3AEA39C13CE373269B424E4F549E0D07AFF4D08B",
      INIT_5B => X"643F810AAA9FE5FE77E6FE45555EF6F8BD1222BD6B5C1E2097A176EE82AAB22C",
      INIT_5C => X"5AE0B725C9647EE85912854EBFA2595ABB57F241C0C87F023AAAAAA00FC00FE0",
      INIT_5D => X"6AEDAAE0222C87217135094D7D22BA32F8000AB945FFEEA09A6C1091132E377F",
      INIT_5E => X"746F10C75F7F692EEDF6D5EFABBFFA7E951FFEF6DBBFA5DA76BF07410500E981",
      INIT_5F => X"0000000000A0A88F0012024F55AD2EF10515B5B4D34736FFB779776BD0FBBED4",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4883044A93666243014C72A3951CB387F2523FC000000003A20000001D62A738",
      INIT_01 => X"4912535656C6B1AC6B1AC2020202020185852A4438B22EB0A4A72000052120AE",
      INIT_02 => X"6E68080128E1CEE699CD4E3329C0CA9B7D172D0DBDD3677B845121B119892925",
      INIT_03 => X"000000000000000000E00000001220E16632E380018830811821B064A48B7389",
      INIT_04 => X"0000000000000000000000000000000000000000000000000955100000020000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B201A524E1FD0729B687CC125C310A1462B23FF112513CCCA0E826E494949470",
      INIT_01 => X"208712409920881B0240A99030259B0CE621294A5294A53055C904320C092430",
      INIT_02 => X"2323AA2C5E488C8E5032248929AD4481470A34288A622ADAF361816212956648",
      INIT_03 => X"66A5B11C2428C1169A50A5B30148D726148500DF0494EB409B2950F39B802874",
      INIT_04 => X"3864591864D8730C31DFC87078A58338546D14A3A13483468B946D2050A46721",
      INIT_05 => X"E5D1E56E71B1A36CCF542C292D6E1908DD244E5238A3C3845C600012FC46D879",
      INIT_06 => X"3B0C9238624A5A426370412A19B9DC5250286E375026502C12850893A32910CA",
      INIT_07 => X"504040321691651E0897275B636119100864848D005545DA4001000154054143",
      INIT_08 => X"2BA176C0D8161A110D332484292008C9004B4A2348124C1023899D34168886D1",
      INIT_09 => X"B0C62041122499C89311340A429042E442610100B08210899C04211336448CE5",
      INIT_0A => X"21E363A024424918D2596112D02220514329023E10C210410460C82246129889",
      INIT_0B => X"101010E0E62241100325214310450CBA730FD4E48424088163D34446B9C3F539",
      INIT_0C => X"6A05C0113822584408D99A02110F04209B1BD5DEF19AAA2103F24D3220990193",
      INIT_0D => X"896364BC5126D238E5F32C4C4601A7483111A28DE4048CE6404886557FE20A00",
      INIT_0E => X"B0242C723E213723E23E46C0B0B63646C0AF8DB24E3615B6216670C31905959C",
      INIT_0F => X"460D108911009C801287809415492340315049C09408623181924D6B6146C090",
      INIT_10 => X"2332328898349113111130090109116088084608C11834C12488091104908808",
      INIT_11 => X"27521CAD6B5D8208C9103102C124882C2C184648898811110445775540D33322",
      INIT_12 => X"A9060691F049B66A1CD21C0C20936886190836040AC74C719D784EE71C3870E3",
      INIT_13 => X"0D0204A502085B12460890E39098E42C450E20870646A41C8508A1044099C091",
      INIT_14 => X"CDCB55834784691A0924C0000848D87092184090884838C12300920E76B434C0",
      INIT_15 => X"1E44208BE9C042C8B8707DB91028D09CC78086351D235B0858598150E72315F0",
      INIT_16 => X"91261BDFCC307BE64538D30B9224C7244831E9120D1444C22063082E143E0934",
      INIT_17 => X"471471471471860010A09044947A70A60DE20A488DD12252458E0841880421A4",
      INIT_18 => X"98C68F949CB965290818014740290F24A418D21A35D1D1AB692481B9210268D1",
      INIT_19 => X"3390981A13108681964B6DB24B6CB25B25E31C524109253E995820A00427EB05",
      INIT_1A => X"0EC7685A1468D0A1129362510848850B66D36BB36E9985A35F23D30A61000673",
      INIT_1B => X"C648916CB4B11625C7264922C928281421240C5C928EA7947CAAD104AE585965",
      INIT_1C => X"2050A49CB4B0C0B184C693584C681240990948857232192218B263138163422C",
      INIT_1D => X"22848A1189B6342BDA5299A09498528C850C8833195861280A28C68DC66941A1",
      INIT_1E => X"019008198618B26C38D8719E03B36E1474E189DC1E745A490B0961060E222222",
      INIT_1F => X"B6CCB2258D6CCB5B46CB36CC4D9E409824D324892492453A668A10B41B842D04",
      INIT_20 => X"449B36225B66D54CB66CB84CB086C4C96C5C596AC89916DB991919639596E086",
      INIT_21 => X"289C910444546D6B5F66CE4E4A49C926166E658D96D9B6588B72D9BB7B2D9AB2",
      INIT_22 => X"971CC31802D1B59EFA0A2106B3820A6878C01A2483D1A3E61B06048027871249",
      INIT_23 => X"631118C4E5B555503972D96CBFC43F2160CB1EEF6CFB4D15D585B48632C218E5",
      INIT_24 => X"384930E1691B419DAFB65C739971CE6A45121A346916982179E51CB076FEC1D8",
      INIT_25 => X"D930DB30310B471BCB47B6B66C134484645EDCB14968E7797720A161BCAD6B59",
      INIT_26 => X"931DD9A3F9EDE7BCF6F1D627AB238D1428E7FB3CB271C698D1F24F5647182852",
      INIT_27 => X"911CBB90B18BD9E465ECDDBB90743E64743E620AF7B6529958B9C066CA4A988F",
      INIT_28 => X"32486449992432486449992432486449040E4861964F77269B6F26E41898C981",
      INIT_29 => X"62132491B32B6582232648A96F6DE9900C98C5B611CE998CB64B6499377CC893",
      INIT_2A => X"18CC32F7BE6616ADE1B952EF65965291B33D5CCBDEF6FB56EF5DCC83C40D152A",
      INIT_2B => X"9071B6197CD7AB2F7BDBED5BBE68A95313071DB4D967236AC6CC69899A9143A2",
      INIT_2C => X"446246E0D088448019C91304D0A63218CE331A411A42205746662661E3334A67",
      INIT_2D => X"85308322674698348DB6C22225062716086C5EDCF738520D18888A0B42822250",
      INIT_2E => X"82923319CCC6D817AC661A380622F648886DB840BED6DB23ED9256D6584C99CC",
      INIT_2F => X"6ED1C2984485231F1A3908411A5CC539990747C720B42868BE4447DF2E960224",
      INIT_30 => X"32C97A923323060CDC8F53E6E53459861A5A5BAA3CE19A4D49323840F9440B72",
      INIT_31 => X"2B33495D92C42DC1B686E2436D94C2C6C961258D8C88D60899592B2564AC0008",
      INIT_32 => X"3192704ADAEE65AD8C48DB215EB646C2E6CDB946159CAF4A495966585ACADAF7",
      INIT_33 => X"224CACB2D765B7612F6D73B91719AE358CD719E3261D64AD64644ACA0895C88B",
      INIT_34 => X"29A356D9B9BAC13E58C91164AE44F01C1B88B6DB6DAD9B6443C1B9B5D5912733",
      INIT_35 => X"00005B00000016C0000005A00000016C00000040249000000000006234104508",
      INIT_36 => X"4000008800003001000800400200100A17D0A800A2000755FF755FF755FF6800",
      INIT_37 => X"00F000040009000000C00000800019F000100000400001000302000020400000",
      INIT_38 => X"2FAD65BD6802FC1FFFF9A999A990111AA8A98A88956DA94A435AB5842B5900C0",
      INIT_39 => X"44D5454C5444EFD40017FEAAAA00226AA02442A226AAAA44222965A940842084",
      INIT_3A => X"42B5A88A2A2F7F77FFFFE7FFFFFFF7FFF600000E38E38E55454CD4C4D5454C54",
      INIT_3B => X"9DAD6B4B580240856443D48280E2501AD795A4210F1200D395A813DAF2BD6B58",
      INIT_3C => X"00005AC21591EA6A1A8280E2389E52D4A53DEF514A001405029EF51148401456",
      INIT_3D => X"2CA1000880000296C00002C086DB49349B4DB4DB49269249349369B4DB4DB400",
      INIT_3E => X"67332DB2D966CDDC8DB391C832081C305050DCA1AAB2BB3A3BA32BABA1C4A03A",
      INIT_3F => X"3CC6C6F8FCE63C8603483119737F1FBF01FF00007DF703BEFB7F83400000060F",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"99084C840ABC3F8899442D18F329B65856B23FFFFFFFFFFF98FF46E6949494B8",
      INIT_01 => X"5551504578A591D516425B24B1CA04805644238E38E38E38E3830321248494DA",
      INIT_02 => X"A104BD81980C4000964B6CB6CB2DB65B2C8008088AA80A28E0008A88AA8AA20E",
      INIT_03 => X"DD3001C6C8D25B7F70C843A7664A729262870E1131800149FAD94E04594A878C",
      INIT_04 => X"0000000800826178DA980290CC991716A7939D094614CD3F2E8F039A64C2982B",
      INIT_05 => X"2206C8811DAD3436E0580684120002992088430020D990440D80024900000000",
      INIT_06 => X"05204058908210D2812104688914659308E4A488490411248421238880C0448F",
      INIT_07 => X"1934851800820D9190864610822444CA932498641003FE519112044430C0F032",
      INIT_08 => X"275264D310ED8935A8225B7781451474C6CB5AD6EA3ACC1C8580798C12048888",
      INIT_09 => X"96D94C2104488995A649244450242208D11228EC8410927845A0362219249261",
      INIT_0A => X"B51A1B94E234936290A82714BA65B6DB6E460D0AD6EE199BC805FB36ED0E93E1",
      INIT_0B => X"339D9B04D24B6464DEF6EC1AD2499212673B3689E0D833434CD3660616444604",
      INIT_0C => X"C044822C8C32610BB364464466F95BAB03701B364D2606C460222441B192C909",
      INIT_0D => X"3CE0B0D0D299176092CCCC49119119BE5BAB037099B069465137582D8D820419",
      INIT_0E => X"C710A4ECC183269B0D2EA5294A48BA598602486201486261A149823823059301",
      INIT_0F => X"12191919196D6D31B5B4C996DB013490B1B90410F33369DBDCCDA56D6C67D273",
      INIT_10 => X"8B2DB6E6CDC02679099609A5BA239258260D896388529B6DD0B24990A1D48092",
      INIT_11 => X"EC592CB2EE4922CACB614E6445BB1327A05976B19CB49689A49E1C01711111B2",
      INIT_12 => X"2DD95B6DB6E6DDC02668DB36DB1C92C13B76B6DAD6FC6D176ECC072239D8CCB6",
      INIT_13 => X"DB6C923332223111B36ACBB2F76DB9B1E6C7736C8B29E4E9E7B3904514518058",
      INIT_14 => X"CB6CF20C46D9DA2C105B00BB2B6DB6DCD9B806ED1B08E5960D49821DD768E928",
      INIT_15 => X"1732ECC99DB5D861ADB2DD8925924DC9245BD9775B9AD7112E11116DB80F0781",
      INIT_16 => X"BF8CA91A96E1A7800022B048266CD9B799A268DB6C888BD9C8999781AB111900",
      INIT_17 => X"C706236DB6DB776D765C915AC932656B249B76DB6DBBC853366C444D0A9F944A",
      INIT_18 => X"16DB1BC5462562C2B652B92888E140A7C489E098B2C6444445E720B6DB6DB7B0",
      INIT_19 => X"0F6D6D94B39DBDCCCE8CB8965596C9D926731B3D4B6D8F2E7854CCB2C3624A79",
      INIT_1A => X"46A7D05AB176366CC965AC62DBB1204B01414143177286D9564D9B036CDB369B",
      INIT_1B => X"3DBE6B3A5B5574E222DB624568A5C446DC1762C75BB66C8CC6C5B171800308B3",
      INIT_1C => X"222F2724671CD9178C444E69613E30DC98888C403822244B56736DAD9249857B",
      INIT_1D => X"BBB3669A69A69A62C5B3361415BE15DB0AD87E61D96DBB6885F2885B6DC1CC62",
      INIT_1E => X"03470328A0D30802059058991F4A51CA081814EC30A4F86245908042791EA7CD",
      INIT_1F => X"58D34D35A488D204CCC92133092009906BB02F1B1B1952781C8C422486C088F8",
      INIT_20 => X"964F3F2B689268EC1ACC8740805EC0500540D40D40D40D40D40529A5CD299D2A",
      INIT_21 => X"8321E7F80B6D88B2DD2244888F296F296EC9647F365976CBB64DD3189596739D",
      INIT_22 => X"0055101C1B29240A9902C33944111156D3990C0B1194AB332148A2C045D0A72C",
      INIT_23 => X"24C00008166D6869801A0409486410B59009848222307038225C9D6423823040",
      INIT_24 => X"DB91028D18CCF808E353DA15B0858D98150ED66361CE24CDC954834784690A09",
      INIT_25 => X"A4B610119092184091090708242012419F82468D2483C884117D3848170B8703",
      INIT_26 => X"0408491965D06EB2F305043614C0921908640224C208D1A6010B4B214C500DF0",
      INIT_27 => X"5BED8F6CD9565C88CC4905C9305B0DCC08184251825041A435C12B223F084249",
      INIT_28 => X"818D1A30C939348936452CAE06C71094A538B841856EB59469C04448D820B990",
      INIT_29 => X"6A3465612206327091326C1AEC8632C8632E2BDDA165AD7604118E0B4A8C8889",
      INIT_2A => X"018324A10002261101840092037B02CB00640B2E006368DB0C96060500416094",
      INIT_2B => X"000000000000000000000000000000000001C204006026640A040CC401853287",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"111100000011111100000000000000000000000000000000000000000022222A",
      INIT_31 => X"00000000000000000000000000000FFF00000011111100000011111100000011",
      INIT_32 => X"FFFFFFFFC000000000000003FFFFFFFFFFC00000007FFFE00080000000000000",
      INIT_33 => X"55555BFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFF0000E03D0720",
      INIT_34 => X"0000C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFF000000055",
      INIT_35 => X"07FFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000",
      INIT_36 => X"555400050142FA1500550551FFFFFFFFFFFFC000000000003FFFFFFFF8000000",
      INIT_37 => X"0000C1000030000006D0000000B60000002D8000000B40000002D80000008005",
      INIT_38 => X"044811204481120448112044811200002000002000000100004400001800000C",
      INIT_39 => X"C000000000000000000000000000000000000000000000000000000000000003",
      INIT_3A => X"000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"55EABFEEABFEEABFE00000000000000000000000000000000000000000000000",
      INIT_3C => X"7EA000000AAAAAAAAAAAADAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"2001000800400200000000868300000000000000555AAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"001000004000010003020000204000004000008000000100003FFE7FFFFFFC00",
      INIT_3F => X"55555555508000800300000808001980003000040009000000C00000800019F0",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A601A524E1FD0729B687CC125C310A1460B23FF112513CCCA5E826E494949470",
      INIT_01 => X"208712409920881B0240A99030259B0CE621294A5294A5305599043209092430",
      INIT_02 => X"2323AA2C5E488C8E5026248929AD4481470A34288A622ADAF361816212956648",
      INIT_03 => X"8EA5B11C2428C1169A50A5B30158D726148500DF0494EB409B2950F39B802874",
      INIT_04 => X"247C0A342284B0A12CB24B257D392488A20408888A123231A44488A608820222",
      INIT_05 => X"E5D1E56E71B1A36CCF542C292D6E1908DD244E5238A3C3845C600012FC421229",
      INIT_06 => X"200C9018624B5A436370412A19B9985B50286CB75026502C12850893A32310CA",
      INIT_07 => X"384040321691651E0897275B636119100862448D005555DA4C91000155454143",
      INIT_08 => X"2BA176C0D8161A110D332484292008C9004B4A2348121C10238980C244448C31",
      INIT_09 => X"B0C62041122499C89311340A429042E442610100B08210899C04211336448CE5",
      INIT_0A => X"90923C6D7319A05C60B9071DCA13D0444309023E10C210410460C82246129889",
      INIT_0B => X"2665E7009324C81C580000180000028649A004D82739CE36090C46063492340E",
      INIT_0C => X"620182413802185408199A02110F9165091C0890B019C36183925846634205C4",
      INIT_0D => X"896364BC5126D238E5F30C4C4621A6483112A28DE4048CE024636101D2641616",
      INIT_0E => X"C988D24742302642D8190220005A511930320C08C888094A03608C9888080024",
      INIT_0F => X"C400109CFEA09C91C009809415492340315049C094144C8C55590A288CA630C0",
      INIT_10 => X"22323211219023049224624901091148EF110148C11800C12488091106908808",
      INIT_11 => X"F3521CAD6B58416107103102C1A488EC2C18464A22FEA461230412CC12B33323",
      INIT_12 => X"A91E0692F24034468CD21C244253E886190A36040AC74DC8CD784C0030B0C0B0",
      INIT_13 => X"0D0204A502085B12460890E39098E42C450E20870646A41C8508A1044099C091",
      INIT_14 => X"CDCB55834784691A0924C0000848D87092184090884838C12300920E76B434C0",
      INIT_15 => X"1E44208BE9C042C8B8707DB91028D09CC78086351D235B0858598150E72315F0",
      INIT_16 => X"91251BDBBC307B6675392308000000060F766127962444C2086002062D9E0934",
      INIT_17 => X"2418C672CB26A34810889044947A70A60DE208C88DD12252458E1841880081A4",
      INIT_18 => X"7B1985E684D73C6906180007010E7864A400D2006491C9A3692481B9210C9649",
      INIT_19 => X"3390981AD30486BD964B6DB20B6CD25B25E318D04108253E852C86C80427AC53",
      INIT_1A => X"0EC7685AD468D0B80D9099118B3264646770C171206C618076FBD30A61000673",
      INIT_1B => X"C648916CB4B11635C7264922C928281421230C5D928EBF94BCAAD104AE58596D",
      INIT_1C => X"0A50A002B4B1C0B184C693584C681243992948A5763FD9221BB1E313816342AC",
      INIT_1D => X"C0250653E4E0CE2B3A7ACB601492528C850C8833185E61280A29C68DC66815B9",
      INIT_1E => X"01900818061AB26C38D871DE03B36E1424632336965C5A090B096103A3064778",
      INIT_1F => X"B64CB22585ECF8508424FECC559E409864DF24892492453A668A10B41B842D10",
      INIT_20 => X"549B36225B66D54CB6ACB84CB086C4CF6C5C596ACB9916DB9919196BB59AE086",
      INIT_21 => X"289C810011046D6B5E3ECE4E4A49C9261676678EB59D07D024367C64652D9AB2",
      INIT_22 => X"971CC31802D1B59EFA0A2106B3820AC878C01A2483D1A3E61B06048027871249",
      INIT_23 => X"631118DCE5D555503972D96CBFC43F2160CB2FEF6CFB0D15D585B48632C218E5",
      INIT_24 => X"384930E1681B419803B65C739971CE41A30260D18496980579E5DCB076FEC1D8",
      INIT_25 => X"EDB0DB30310B471BCF47B7766C134484645EDCB149E352797720A161BCAD6B59",
      INIT_26 => X"372D8BA3C32464919924924950181B4A49161120F06888C192024756471A2856",
      INIT_27 => X"91102398AB23FFFFF8002215A122124908484C821011211035083C3086022107",
      INIT_28 => X"B2486449992412486449992432486449044E4861961FF7279B6F26EF1898C981",
      INIT_29 => X"6213279DB32B65822326481C6F6DE9900C98C5B611C003E449B184C9B0FCC893",
      INIT_2A => X"18CC32F7B66E060FE1BB07EF6596D2F1B33D5CCBDEF6FB56EF5DC9F3C40D152A",
      INIT_2B => X"9071B6197CD7AB2F7BDBF55FBE68A95313071DB4D967236AC6CC6989DA914362",
      INIT_2C => X"45E246E0D088448379C9130CD0A63218CE331A411A42205746662661E3334A65",
      INIT_2D => X"85308322664698348DB6C2A221062716386C5FDFF738520D18888A0B42822A50",
      INIT_2E => X"C8E43F0F9446D870B8661A30D90C8F1888ADB0829112DB23ED9056DE58CC39DF",
      INIT_2F => X"6ED1C2984481E31F1A3908411A5CC539990747C720B42868BE4447DF2E9602C9",
      INIT_30 => X"32C97A923323060CDC8F53E6E53459861A1A5BAA38F19A4D49323840F9440B72",
      INIT_31 => X"2B33495D92C42DC1B686E243AD94C2C65961258D8088D60899592B2564AC0008",
      INIT_32 => X"3592704ADAEE65AD8C48DB215EB646C2E6CDB946159CAF4A495966585ACADAF7",
      INIT_33 => X"224CACB2D765B7612F6D72B97759AEB5ACD771E32A1D64AD64654ACA2C95C888",
      INIT_34 => X"29A356D9B9BAC13E58C99164AE44F01C1B88B6DB6DAD9BA643C1B9B5D5912733",
      INIT_35 => X"00005B00000016C0000005A00000016C00000040249000000000006234104508",
      INIT_36 => X"4000008800003001000800400200108A17D0A800A2000755FF755FF755FF6800",
      INIT_37 => X"FFF000040009000000C00000800019F000100000400001000302000020400000",
      INIT_38 => X"2FAD65BD6802FC1FF81880000000080880000000056DA88600C8B5B50D430FFF",
      INIT_39 => X"8808080808887FF800010E20000000022000000002200000000165A940842084",
      INIT_3A => X"D4A015EF5294F7B7FFFFE003FFFFF0000200000C48150C554508088808080808",
      INIT_3B => X"B5AD5094779C4A03CAF6B5EF7BD4A52BFFFAB5BD6A7ACA15AD45685A51284F69",
      INIT_3C => X"FDCE211EB5AC00294210856B528A8435A2114A528907389E2BC2F5294B5A8A26",
      INIT_3D => X"28A1000880000295000002C084F9F8F8F9F9F8F9F9F9F878383838BCBC3C31D5",
      INIT_3E => X"67332DB2D966CDDC8DB391C832089C3050501310980908098BBAA32001C0A02A",
      INIT_3F => X"7A96B5BD4A53DEF50348311900000000000000000000000000F480973059B216",
      INIT_40 => X"399E26EDC17EE2CD88C59B76ECBEDD2D96191644619C192BB96C015838320888",
      INIT_41 => X"FCD02E1CFFB1F319FE8EE85BEF961E610607D732F38CFFDD0B7DF242265C70A5",
      INIT_42 => X"9B17113C48FC66978A0091020099C9220100264002776648A139E2B95FCD3DC5",
      INIT_43 => X"2554F92811BCD40A1F01351C228B9DE940812226211226134C5C666649202147",
      INIT_44 => X"4264FC6E1B1293DA17EC032576279FC40F6E81532296BCDB6690720CC5FB3EE0",
      INIT_45 => X"2EF94839E96EA79FC2628E38585B63E8077324924CC920FC0E1C31E44D207766",
      INIT_46 => X"A41BF4F3BEFF088C12E6F41C6257FDF30972DB2D8B08B09F7A981192702E10C3",
      INIT_47 => X"61C980891CB27CF2384A00C7C18638089869AC6CB1EC66E0860CF12610F2CF58",
      INIT_48 => X"791C12285702524E739CE73834E441939E4720D6093F817F060FB0CBA3702D56",
      INIT_49 => X"251261C103C076642C226862C2936443C5C1DAD1C38E130936CD9EB3B1AE6466",
      INIT_4A => X"39F0938273B5F634C663607061E62168505E44F5D901520B0101073198266444",
      INIT_4B => X"772DB66B6D622D62C61988618618618619FE788618618618619C332444604981",
      INIT_4C => X"B898C34EA6EC30C336DB005B2C95B4C6C117B22C588CB6D6240E08631B979E56",
      INIT_4D => X"10F2A426A53689427038070EC90881C6486041936AD6B1C91E4B960304B446C2",
      INIT_4E => X"6967D2998D083318D2381816204060988032149D0305C5CC35C21832E0E24912",
      INIT_4F => X"4C459DD6FE43CEFB879DD7760B079EB60F3F6DBA44230FBA6F318C4109121121",
      INIT_50 => X"6567FF71658B888866F9960B19FB818C4445B9124304DBFEC64562C5DFC46B10",
      INIT_51 => X"63DB617B6C2CB2C9FEC6EB2018765B08ED72D6DBDBC6C62E45C8B32D8F645962",
      INIT_52 => X"DDB6DADB6DB66CCD8D06DA232323B649CE711111188904B107EEF69116244444",
      INIT_53 => X"1A6132B5AD66905C4B12B08B08B1EF36AB23C4DCCC8613843F222270F87C921C",
      INIT_54 => X"3A64D8720C810282664E093F91909027822637FA3C6493B2B2C741B1A9F2D6B4",
      INIT_55 => X"B244243E889CA08A088245001267BE6C6396C3089340841108CA2230E248586E",
      INIT_56 => X"48C89196679088886306446FAF79C3EF339F9F171B80C1D94CF2FCCC60236420",
      INIT_57 => X"A1643C094D136109121B21278C761A8A0B1EC260BA42449192490465843AD67C",
      INIT_58 => X"861466C0993264E0662243030A3838238C69325924865298C6D311E2F9D2585C",
      INIT_59 => X"17EF8263FFF99E0308CF249352D2019210D9181C6B3BE1C134C324930C536012",
      INIT_5A => X"604FC6C10C0A8388E65C47892666B1C1B2EF13B49A6F066CF492026CAAAE6A42",
      INIT_5B => X"001F801839A494D0210BA6401048CCD433FF91E6319089D27C20FE25F6338860",
      INIT_5C => X"8D1F30B6250261602560B366CEEB6564E5C6400000003F002AAAAA800FC00F00",
      INIT_5D => X"EFA1BA307118EE3B1D866E618C11999978000AB8E06331C888711162A9B22439",
      INIT_5E => X"87A5126C043CA72630FB5B9C8198F16CC0F292424881B3276C36FB07BAC0101B",
      INIT_5F => X"000000000536446C004927ECF0849E94B4029090410E8A4C8C652C210BE20233",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2453040A032846040109C00A40500347F6C17FC000000003010000001060E035",
      INIT_01 => X"40500B5456C288A0280A0222222222258108124430222930404210000491108D",
      INIT_02 => X"2440000030C48A34006986330CC0489B3C8528019580672B0090002880280500",
      INIT_03 => X"00000000000000000000000000120440241641400311319200418260C0912381",
      INIT_04 => X"0000000000000000000000000000000000000000000000002955040000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CA01C602D1FD462992050218106A1C3820A17FE220703C0C40C023E090909028",
      INIT_01 => X"61822020B0018488E2C1E8C0282D1D18455000000000000B888504084A0E8020",
      INIT_02 => X"28A3220CCA84049108211254A8854001400A083A002100224120802210814158",
      INIT_03 => X"4481B11A1224C11650489432818050B13006028C8858AC400A3000711A082A60",
      INIT_04 => X"1054F03044F0528821528050D9CD00A4C0243A17831041429A3A3890E0D24481",
      INIT_05 => X"E080716E28A9D36DCE0A6A756D2E3300D104AD613811C1C24860880C6C06F0D0",
      INIT_06 => X"28AE801020491C416228212A09A5442908680917702008060B4E9D8B8321108A",
      INIT_07 => X"082040211441540D04340C0B41200B3004C0025C0014008C0000115440440156",
      INIT_08 => X"2BC16680D001483025631400610000480009460140020C080344582012998690",
      INIT_09 => X"284200C309649181003004584700226C1863030020163000080C600012444065",
      INIT_0A => X"8141519010A3080AC80924AA0861150056AC001C000030C30C40D8612C000180",
      INIT_0B => X"080809806616010006148527002484B8411A50A20212184151C20C0230429428",
      INIT_0C => X"6905A008342650D20459980130A71060929BF484205AA9110140008001000109",
      INIT_0D => X"545152BA4A12E12495C03A484401070823008004E4048056404804002AE20040",
      INIT_0E => X"A8122A2A3D1314A3D13526A029A11526A02745092D353195215168C294A5445A",
      INIT_0F => X"C20D100B09089480000200001CC0817543094828880C66294049452B5326A048",
      INIT_10 => X"322223801800900300310008001901518018C218030834C09484190104808018",
      INIT_11 => X"17200C84210D8008A9083082C08480902C0045484184B00304058181C0023323",
      INIT_12 => X"00260701E22185C400C81A18104308AD3B00220548440C311CB80E4208102042",
      INIT_13 => X"2482042101184A800C01418301C0C070440A618683C0009806088304C109A0F0",
      INIT_14 => X"000B51830600611C000040000024E0600118C000500018602180000676B400E2",
      INIT_15 => X"1EC460896141045811603C914070C1884D100C3136834A0850D80140AC2614A0",
      INIT_16 => X"02029B5B82286B412CA04209404057042011E108041501A682D12085107C0004",
      INIT_17 => X"053053053051440008A00AC000D070C60550090184C800000D06044080008192",
      INIT_18 => X"02000E44F06144A48410030540000E209208C8101180D0AA252401A894004043",
      INIT_19 => X"4298181C02004701924B6D964B6CB2CB6DC20C410B0000141071000000170047",
      INIT_1A => X"1ACD6048106061831700000018E9808C96432B932E054491CA23E28950A00540",
      INIT_1B => X"E648B124B0B9162C8206200380000436640018B002042518680C71203848D044",
      INIT_1C => X"00E1801030418181040713D040703101D01B0101C0203804099000390141022E",
      INIT_1D => X"220488098880000910000020501443080E18101610D0C0F10A286308841100C1",
      INIT_1E => X"000000000648B2700014D34806378C1A358881483440C2280000430400602020",
      INIT_1F => X"A24CB22C852C594942D932CCC58E418810C2000000000E200048108412042102",
      INIT_20 => X"64CA7622C932554C972E90E59182CC4B26D84B2A5CBB12499999913794B64082",
      INIT_21 => X"8044A5466216C4210F669ADADC0D00B4382A2C81324C9648C9324CB93964DA96",
      INIT_22 => X"921CE30002C9C418505C6106A3161A60D0400C6083E0C1444A02048286448241",
      INIT_23 => X"631818E46491555093264B259D6C1C7380DE0BA53A518714D4A4948662423044",
      INIT_24 => X"942B31838889A1CDA79248210920842ECE028A102813190151441CA0525880C8",
      INIT_25 => X"C93189B03899A69EC9A696A2CC0B2A04444A4C912924453926A0D3912C842109",
      INIT_26 => X"121CD1A369E10694F083462EAA134D326062C974A129A68840E15D54269A2442",
      INIT_27 => X"911CB310C98BC8E445A459B310401C50C014415E529463590811006E4A4A9007",
      INIT_28 => X"2220442195102A204421951022204421054C5821040C4050C92724D410C80181",
      INIT_29 => X"441A22013A0965C320064DABCE4129500018C4B900CF99859A592CC9627C8843",
      INIT_2A => X"158A2AF6B40416AF21AB57AE41156310B9F14C49CE727153AE48C8828C00152A",
      INIT_2B => X"106137B06AEE2B2F7BDBCD5EBE00AB562303B1159046022C6C8021591A910205",
      INIT_2C => X"4441A690C984227015CB3100C89611486D6B0C009D2110D30356341351A9A967",
      INIT_2D => X"4614820967020812449262222C85229500244A49AAA4C90488770901A2422248",
      INIT_2E => X"16122A18A8C24A13A4454914222272CC88249428947249668492D25250C451CA",
      INIT_2F => X"5610A244C244A10A0D148001184980131484028215A26400964447CA8F940222",
      INIT_30 => X"2AD978800303264C1A9E0692E228CB0C58514B0914405A5D41A02848B1048912",
      INIT_31 => X"2A20015D56A22E4092565129255A2682A950A4850444520519512A2544A80008",
      INIT_32 => X"3193204A5A666DAD04C859234A96C242EE64900234BDA55ADB4932504A4A4A56",
      INIT_33 => X"2264A4B273249341252D3299131CA6348E531C8172092DA524644A480894C88B",
      INIT_34 => X"3083524C90908134504B9125A445A1344988924924E489C451449994D4913333",
      INIT_35 => X"0000280000000A0000000280000000A000000029000000000000005132000080",
      INIT_36 => X"0000000800000000800400200100080AA8020000A22A8AAA002AA002AA002000",
      INIT_37 => X"0010000000040000000000004000080000000000000000000101000000000000",
      INIT_38 => X"6FEDED2D4002F81FFFF0000000000000000200020A0017AD2800B5AD61084000",
      INIT_39 => X"11000000000010A00017FC000000000008800000800000888882A8802DBD6DA9",
      INIT_3A => X"D612842AA8AFF7F800001FFFFFFFF7FFF40000116DB6DB223A22222B00101000",
      INIT_3B => X"B540501B5A9EB53C212BD4F7A9A87BD405280B5AD0695EA4280A4280F7954F5A",
      INIT_3C => X"FEEEDAD6B085EA7BD4A7A9AD4214A6D4F7BD4F53DEF7BD4A794A50854A2BCAF7",
      INIT_3D => X"0080000000000116D000004002490002490002490092000002492002490002FF",
      INIT_3E => X"64036EB65B72D99C8DC31188060A98204040A2A0099818998B8A9301002AC088",
      INIT_3F => X"00000000000000800328010B0000000000000000000000000000CB2000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"98004C00311A3F8A914C6800A211080054A17FFFFFFFFFFF95FE03E8909090B5",
      INIT_01 => X"555000457A04519106065B24B2220280D42A0104104104104156861092425448",
      INIT_02 => X"D088A181D9040000B6592DB6C96C92496D80000082AAA022400008082AA002A4",
      INIT_03 => X"DD300026A4E95B6F719803AC6C5D6B0A604F070961822133AB158A0051800388",
      INIT_04 => X"000000000000C120CB180200C2B9371255165C090214451F0403A39AD5A2952B",
      INIT_05 => X"612248808DAD782680D00604360008B12080000000C900C20C70900000000000",
      INIT_06 => X"06105058908210C210008C2580B0D5B300E00483090410000000815849804205",
      INIT_07 => X"1B301608000A0E1191842C000610C25843225040100000700101044430A0E060",
      INIT_08 => X"210204D000A48014A8224920034D342582835AD6AC36880805003884000C8884",
      INIT_09 => X"194188000C2184B08644A444420014184B0161A82000922044C0146818040200",
      INIT_0A => X"011B1A10C44081A201A06130AA4492492444060A52A4099BC804B9264D0A89C0",
      INIT_0B => X"339C9300E24D6C60DEF2CC0AE24CB6306F796601C0501181445140041A040404",
      INIT_0C => X"80448224CE63680B3266EC6EC4F10900813013260E2404C44022244131934B08",
      INIT_0D => X"28C4C1E0E3191660124CDC5BBB3BB33C49008131CB302B824336482D0C820409",
      INIT_0E => X"860080CC018326090E2486318C4DC0610254002640002420C000022025060201",
      INIT_0F => X"001111111125250094940192490021C1A0A00000A32231CBCC88C52D2C650252",
      INIT_10 => X"89649264C9C0047009B201C4A22396C80405014100C2192480B2491081508008",
      INIT_11 => X"C4DB64B2CCCB364A5923464444908162A40B539116189388C2841409311111B2",
      INIT_12 => X"2CD949249264D9C004604912491CB640392792CA525C3243C688062231488D92",
      INIT_13 => X"4924923322223111966A5916F3249093424D3124896EE448A513578514508248",
      INIT_14 => X"CB24D60502D95E24151900992924924D9B38028C0908E4B2056CD21955707020",
      INIT_15 => X"1732CDCB1494CC61A4B6489B6C96599B6ECBCB344A0A5319A8111124980A0500",
      INIT_16 => X"BF8E001AD681C500002830582ECD9B339B8060492488894CC89992C129111900",
      INIT_17 => X"820623249249672766C8B14A5B72C5292DB3664924B3C8410464446C0A17084A",
      INIT_18 => X"124A0961076162E2B456B96888A340A5458C809892C444444482009249249240",
      INIT_19 => X"072424B5B7D9950E4A8DA092D4B24BCB72518F1D49248564285465A062400E51",
      INIT_1A => X"0685205AB17612CD8B44A462C9B1605A03434341167204CB52C493C2689A2693",
      INIT_1B => X"35E8692A4E5558E2224922C729A5C4444002A0034912248CC6C4912180010893",
      INIT_1C => X"222533246608991284444A292168604888888C401022245952D26484924B0539",
      INIT_1D => X"9AB9669A69A69AC2C5B92434353C34991A083F809924983C4683C4612484C462",
      INIT_1E => X"2382862000E200000510D0C034086088001038A29880502005000000751C0525",
      INIT_1F => X"60D34D15A080D00088C500221900014021086A180A0142F03C8C6204078088A4",
      INIT_20 => X"92C92E29608150E01A0A810000D280E00E00600600600600600670A68430912A",
      INIT_21 => X"8121EFF0092488B6510040888F6B2F6B2CC16C6E044B265932C983119492D394",
      INIT_22 => X"000000581A30241E8C034611D0030801160B040110840A0A2180A2800500B424",
      INIT_23 => X"00400000186D6801C449040840623094B08B0006061220341050102C03562800",
      INIT_24 => X"C91003041984D100C3136015A18D0C80341AC261434444000950810200610C00",
      INIT_25 => X"C2D61011000118400A00071C04700000BF0003060093C884112C280023011207",
      INIT_26 => X"0018091164502292E20D00341080C03008402645A20060C500198001046028C8",
      INIT_27 => X"51448E249952CCC8CC4904CB604905CA08004260804100C4348128203A84C000",
      INIT_28 => X"108D1A3900303480382D24E40CC60090C628F000896AD51831804448CC20A090",
      INIT_29 => X"2C1C64202006322010324C0AE58E6258E628799E214431550410000A4A0C8889",
      INIT_2A => X"010324C10006201101400080013302DB002C09680023089908900405004140C0",
      INIT_2B => X"000000000000000000000000000000000001C60000000000000008A8030E2305",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000111111000000000000000000000000000000000000000000000000000009",
      INIT_31 => X"0000000000000000000000000000000011111100000011111100000011111100",
      INIT_32 => X"1C0000000000000000000003FFFFFFFFFFFFFFFFFF8000000080000000000000",
      INIT_33 => X"55555BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000010020",
      INIT_34 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000055",
      INIT_35 => X"07FFFFF0000000C0000000000000000000000000000000000000000000000000",
      INIT_36 => X"555555505001001555000551FFFFFFFFFFFFC000000000003FFFFFFFF8000000",
      INIT_37 => X"0000400000000000004000000050000000140000000500000001400000004005",
      INIT_38 => X"0000000000000000000000000000000000000000000000800020000000000000",
      INIT_39 => X"C000000000000000000000000000000000000000000000000000000000000001",
      INIT_3A => X"FFFFFFFFC0000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"55554005540055400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"7EA000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"1000800400200100000000787800000000000000015AAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"000000000000000001010000000000000000001FFFFFFEBFFFFFFD7FFFFFFA00",
      INIT_3F => X"5555555550000040000000000000008000100000000400000000000040000800",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C601C602D1FD462992050218106A1C3822A17FE220703C0C21C023E090909028",
      INIT_01 => X"61822020B0018488E2C1E8C0282D1D18455000000000000B88B50408490E8020",
      INIT_02 => X"28A3220CCA84049108251254A8854001400A083A002100224120802210814158",
      INIT_03 => X"2C81B11A1224C11650489432819050B13006028C8858AC400A3000711A082A60",
      INIT_04 => X"A23C8810684CA0A03820420568A8818095050180880060608C05809018439999",
      INIT_05 => X"E080716E28A9D36DCE0A6A756D2E3300D104AD613811C1C2486088066C020165",
      INIT_06 => X"200E801020491C416228212A09A5002908680897702008060B4E9D8B8323108A",
      INIT_07 => X"142040211441540D04340C0B41200B3004C0025C0014008C0A40115440040156",
      INIT_08 => X"2BC16680D001483025631400610000480009460140023C08034440C004C40C30",
      INIT_09 => X"284200C309649181003004584700226C1863030020163000080C600012444065",
      INIT_0A => X"004068272210104840B0220D4A034805128C001C000030C30C40D8612C000180",
      INIT_0B => X"2C6D46210A8644C4C40000180000028628E002D8221084060498C22280004208",
      INIT_0C => X"69018121342610C20419980130A70B24814A0890B009AB600349342E0001072A",
      INIT_0D => X"545152BA4A12E12495C00A484401060823018004E404805024414301E850E0E0",
      INIT_0E => X"A888D14F212811425404A222005AC09528090A0428880B5803104A4888880012",
      INIT_0F => X"AA0010042D889441810000001CC08175430948288814DC8C55400A1888E528A8",
      INIT_10 => X"232222300310130252106108001901570B300318030800C09484190104808018",
      INIT_11 => X"A3200C8421084151C5083082C00480502C00455E002CA44122040A8C0AA23222",
      INIT_12 => X"00260701E020042040C81A12810888AD3B062204084409C88CB80C0062A189E1",
      INIT_13 => X"2482042101184A800C01418301C0C070440A618683C0009806088304C109A0F0",
      INIT_14 => X"000B51830600611C000040000024E0600118C000500018602180000676B400E2",
      INIT_15 => X"1EC460896141045811603C914070C1884D100C3136834A0850D80140AC2614A0",
      INIT_16 => X"02049B4BB2286B413CA102080000000D5E640365140501A6A2D00200651C0004",
      INIT_17 => X"008085628962E10008880AC000D070C60550088184C800000D06344080000192",
      INIT_18 => X"221105400494386486100005000E70609200C8006080C8A2252401A8940A0400",
      INIT_19 => X"4298181DEA04472D924B6D960B6C92CB6DC208C80B000014042A068800162153",
      INIT_1A => X"1ACD6048B060618804B891118A2A64464470033100605100367BE28950A00540",
      INIT_1B => X"E648B124B0B9162C8206200380000436640118B302042D18680C71203848D04C",
      INIT_1C => X"06E18001B0418181040713D040703100D01B01616C24B804089180390141022E",
      INIT_1D => X"80000652C2508609303686E0101643080E18101610D2C0F10A28E30884100CC9",
      INIT_1E => X"000000000649B2700014D30806378C1A24622204B458C2080000430202044420",
      INIT_1F => X"A24CB22C852C5440842072CCCD8E418850C6000000000E200048108412042108",
      INIT_20 => X"6CCA7622C932554C96AE90E59182CC4926D84B2A5CBB12499999913394B64082",
      INIT_21 => X"804480A20842C4210E2E9ADADC0D00B4382E2C81B49105E8241458404364DA96",
      INIT_22 => X"921CE30002C9C418505C6106A3161A00D0400C6083E0C1444A02048286448241",
      INIT_23 => X"631818EC64B1555093264B259D6C1C7380DE1A6528518714C4A4948662423044",
      INIT_24 => X"902B31838809A1C80392482109208441E2002850A013192551445CA0525880C8",
      INIT_25 => X"C93189B03899A69EC9A69122CC0B2A04444A4C9128A94A3926A0D3910C842109",
      INIT_26 => X"2E0C87A3420040011000000128101100290D088848400081010145542698244E",
      INIT_27 => X"9110542110987FFFF8008ABDA415000020002249100811001508280002869083",
      INIT_28 => X"2220442195100A204421951022204421154C5821041CC053C92724D6B0C80181",
      INIT_29 => X"441A21053A0965C320064C3CCE4129500018C4B900C00324C8910448925C8843",
      INIT_2A => X"158A2AF7BC0C040F21A603AE4115E330B9F14C49CE727153AE48C9928C00152A",
      INIT_2B => X"106137B06AEE2B2F7BDBC55EBE00AB562303B1159046022C6C8031591A9102C5",
      INIT_2C => X"44C1A690C984227135CB3108C89611486D6B0C009D2110D30356341351A9A963",
      INIT_2D => X"4614820966020812449262222085229518244AD9AAA4C90488770901A2422248",
      INIT_2E => X"8452388F5A424A31904549144B0A0EBC88649080B11649668490325650441199",
      INIT_2F => X"5610A244C240610A0D148001184980131484028215A26400964447CA8F940249",
      INIT_30 => X"2AD978800303264C1A9E0692E228CB0C58114B0914405A5D41A02848B1048912",
      INIT_31 => X"2A20015D56A22E4092565129655A26823950A4850244520519512A2544A80008",
      INIT_32 => X"3193204A5A666DAD04C859234A96C242EE64900234BDA55ADB4932504A4A4A56",
      INIT_33 => X"2264A4B273249341252D3299131CA6348E53148176092DA524644A480894C888",
      INIT_34 => X"3083524C90908134504B1125A445A1344988924924E4896451449994D4913333",
      INIT_35 => X"0000280000000A0000000280000000A000000029000000000000005132000080",
      INIT_36 => X"0000000800000000800400200100088AA8020000A22A8AAA002AA002AA002000",
      INIT_37 => X"FFC0000000040000000000004000080000000000000000000101000000000000",
      INIT_38 => X"6FEDED2D4002F81FF810000000000400000000000A001675012515A0A06A0FFF",
      INIT_39 => X"118091919000800000000C00000000008888888088880000008AA8802DBD6DA9",
      INIT_3A => X"108281EF7BDEA53800001804000000000000000A201148223233B22291808080",
      INIT_3B => X"BCA52B4A8021002BC0A7BDEF5294851445004DBDEF529EA014207A5ED6B5A852",
      INIT_3C => X"A29B5AC0A5AD4A7BD6B5AC210000A53DE8435A0535E84354FBD6A5280F284087",
      INIT_3D => X"008000000000011510000040030203030202030202020383C3C3C34343C34080",
      INIT_3E => X"64036EB65B72D99C8DC31188062A982040402C8900901190098989800020C088",
      INIT_3F => X"EA1610B5AD6A10840328010B00000000000000000000000000425214104B1606",
      INIT_40 => X"2898008100A98080000102C5887F9E2D14141C4CC0881129912409489022088C",
      INIT_41 => X"30202408DF314211938A94519B941C5025453CB6A308CC920A3360060210202E",
      INIT_42 => X"06392284A568254388014B00015184910280020840664001D090629113020EC1",
      INIT_43 => X"518A12B85390C41A3C003508228A99D08082A82D40104C0000E4A91524105385",
      INIT_44 => X"0000D8C93620A3900778020344030D880F254468A0B8A838411022180EE21880",
      INIT_45 => X"0DB0881068C9830D8003CD0C4CC935A80323555548A485FA0408605080806640",
      INIT_46 => X"821B744BBEFF85082AD0A01CC035FB6004E9A4120B00B15F9F98329730663246",
      INIT_47 => X"E4C5408518A27CF030080087810E00401860E46790A466608C08916C00A28E58",
      INIT_48 => X"791C0A1027804A442108421010E421910842001600BAC161880CE1D920402752",
      INIT_49 => X"422120C201804964680174C6875B440784A1CA69A79D12A41241129098A66664",
      INIT_4A => X"9311B6072621F21443214030D1D51174684522D4C0816B0C808087330051402E",
      INIT_4B => X"D22493292522252644118861861861861114188618618618611F33144440DB03",
      INIT_4C => X"98888668CCA410411249024964949442811392264C889252220414220DB5BC34",
      INIT_4D => X"2A68D2108680100148000004140100C20450A0900A100059094B920204944282",
      INIT_4E => X"2944E35800043100097000301020511541611A910386408A29A03522E05424A8",
      INIT_4F => X"4CCC99927F46CE598D9C9332090D9C921B3B25964423099627318C0009011001",
      INIT_50 => X"452CA5312C8B88892259B40911F9090444449112490089FE64452244DFC42910",
      INIT_51 => X"414941296824908B96828A3010524A18E53252D9CB42862C4588932D0F2C5B22",
      INIT_52 => X"DC924E49249264E4E8B402223222B44884211111108880B007AC975197244444",
      INIT_53 => X"0850B2108420184A82A0909909916B936922C448894203843F22222040788818",
      INIT_54 => X"A164992A0C000045440C1517519180174250329C1C4C9697968701A1E4724210",
      INIT_55 => X"3444646E115CA00C410443002A2192244192862501008A12831E0060D148C808",
      INIT_56 => X"40808112663888892204446A2C21028A20BACD16199101F10EE0FA0001206820",
      INIT_57 => X"01420C000F014400001A0003086D1691221A05402D00080300002045041462F8",
      INIT_58 => X"46180640891224512D1426020D10105308742114920C6B50C21201D6D06A5058",
      INIT_59 => X"07EF8151FBF9922348A980585660019100C930346931204C9402125008096213",
      INIT_5A => X"444DC681240A0389164ACB8414662101A88F01824029066A300A0702000E4021",
      INIT_5B => X"001F801414A494C00299D64010408B8803DF11D0000865925A21BD14B4115C50",
      INIT_5C => X"003361936E0043C02D2091224CC92D2E6CC4600100003F00000000200FC00F80",
      INIT_5D => X"A4E49240711A4A920892C7249811999980000AB8D0D6A058040300F088860010",
      INIT_5E => X"84D7015A0A30970400C02094408D914462621101250192222022528AEEC0E987",
      INIT_5F => X"000000000C84646800492728E8421D006A004840C30C80005845081007C4190A",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_01 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_02 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_03 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_04 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_05 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_06 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_07 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_08 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_09 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_0A => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_0B => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_0C => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_0D => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_0E => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_0F => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_10 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_11 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_12 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_13 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_14 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_15 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_16 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_17 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_18 => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_19 => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_1A => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_1B => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_1C => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_1D => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_1E => X"0003010000030102000301020102010201020100010201020002000100010000",
      INIT_1F => X"0003010200030101000301010102010001010100000301000102010201020102",
      INIT_20 => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_21 => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_22 => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_23 => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_24 => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_25 => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_26 => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_27 => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_28 => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_29 => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_2A => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_2B => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_2C => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_2D => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_2E => X"0003010200030300000303000300030003000102030003000203020302030300",
      INIT_2F => X"0201020002000203000302030003010202030102000301020300030000030102",
      INIT_30 => X"0101000201010002010101000101010000020003000100010001010300010000",
      INIT_31 => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_32 => X"0101000201010002010101000101010000020003000100010001010300010000",
      INIT_33 => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_34 => X"0101000201010002010101000101010000020003000100010001010300010000",
      INIT_35 => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_36 => X"0101000201010002010101000101010000020003000200020002010300010000",
      INIT_37 => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_38 => X"0101000201010002010101000101010000020003000200020002010300010000",
      INIT_39 => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_3A => X"0101000201010002010101000101010000020003000200020002010300010000",
      INIT_3B => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_3C => X"0101000201010002010101000101010000020003000200020002010300010000",
      INIT_3D => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_3E => X"0101000201010002010101000101010000020003000200020002010300010000",
      INIT_3F => X"0102010101010101010101000101010001000003010000030003000200030003",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => douta(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810",
      INIT_14 => X"0000000000000000000000000000000000000000000000004507030000000000",
      INIT_15 => X"0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3",
      INIT_16 => X"1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040",
      INIT_17 => X"000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8",
      INIT_18 => X"0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000030745",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"000000FF0000000000000000000000000000000000FF00002020202020202020",
      INIT_20 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"0000007F80808000000000C02020202000008080807F00002020202020C00000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"000000000000000000000000000000007E4242424242427E4141414141414141",
      INIT_2D => X"41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF",
      INIT_31 => X"838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"E8484848484848E8D0505050505050D0A0202020202020A04141414141414141",
      INIT_35 => X"FE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_38 => X"2020202020202020404040404040404080808080808080800000000000000000",
      INIT_39 => X"8282828282828282040404040404040408080808080808081010101010101010",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"0808080808080808101010101010101020202020202020204141414141414141",
      INIT_3D => X"0000000000000000010101010101010102020202020202020404040404040404",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_4D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_4E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_4F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_50 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_51 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_52 => X"10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000",
      INIT_53 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810",
      INIT_54 => X"0000000000000000000000000000000000000000000000004507030000000000",
      INIT_55 => X"0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3",
      INIT_56 => X"1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040",
      INIT_57 => X"000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8",
      INIT_58 => X"0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000030745",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"000000FF0000000000000000000000000000000000FF00002020202020202020",
      INIT_60 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_61 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_62 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_63 => X"0000007F80808000000000C02020202000008080807F00002020202020C00000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000000000007E4242424242427E4141414141414141",
      INIT_6D => X"41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF",
      INIT_71 => X"838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"E8484848484848E8D0505050505050D0A0202020202020A04141414141414141",
      INIT_75 => X"FE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_78 => X"2020202020202020404040404040404080808080808080800000000000000000",
      INIT_79 => X"8282828282828282040404040404040408080808080808081010101010101010",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_7C => X"0808080808080808101010101010101020202020202020204141414141414141",
      INIT_7D => X"0000000000000000010101010101010102020202020202020404040404040404",
      INIT_7E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810",
      INIT_14 => X"0000000000000000000000000000000000000000000000004507030000000000",
      INIT_15 => X"0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3",
      INIT_16 => X"1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040",
      INIT_17 => X"000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8",
      INIT_18 => X"0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000030745",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"000000FF0000000000000000000000000000000000FF00002020202020202020",
      INIT_20 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"0000007F80808000000000C02020202000008080807F00002020202020C00000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"000000000000000000000000000000007E4242424242427E4141414141414141",
      INIT_2D => X"41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF",
      INIT_31 => X"838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"E8484848484848E8D0505050505050D0A0202020202020A04141414141414141",
      INIT_35 => X"FE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_38 => X"2020202020202020404040404040404080808080808080800000000000000000",
      INIT_39 => X"8282828282828282040404040404040408080808080808081010101010101010",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"0808080808080808101010101010101020202020202020204141414141414141",
      INIT_3D => X"0000000000000000010101010101010102020202020202020404040404040404",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_4D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_4E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_4F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_50 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_51 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_52 => X"10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000",
      INIT_53 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810",
      INIT_54 => X"0000000000000000000000000000000000000000000000004507030000000000",
      INIT_55 => X"0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3",
      INIT_56 => X"1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040",
      INIT_57 => X"000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8",
      INIT_58 => X"0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000030745",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"000000FF0000000000000000000000000000000000FF00002020202020202020",
      INIT_60 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_61 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_62 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_63 => X"0000007F80808000000000C02020202000008080807F00002020202020C00000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000000000007E4242424242427E4141414141414141",
      INIT_6D => X"41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF",
      INIT_71 => X"838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"E8484848484848E8D0505050505050D0A0202020202020A04141414141414141",
      INIT_75 => X"FE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_78 => X"2020202020202020404040404040404080808080808080800000000000000000",
      INIT_79 => X"8282828282828282040404040404040408080808080808081010101010101010",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_7C => X"0808080808080808101010101010101020202020202020204141414141414141",
      INIT_7D => X"0000000000000000010101010101010102020202020202020404040404040404",
      INIT_7E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"0000000000000000A581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000",
      INIT_15 => X"F0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0303030303030303030303030303030303030303030303030000000000000000",
      INIT_25 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_26 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_27 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_28 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_29 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_2A => X"0000000000000000030303030303030303030303030303030303030303030303",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"7D7E7F7F7F7F7F000000000E1F3F6F777B7F7F3F1F0E00C0F03C0F0300000000",
      INIT_2D => X"00000000000000000000000000000000000000000000000000000000006F777B",
      INIT_2E => X"007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900",
      INIT_2F => X"1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00",
      INIT_30 => X"7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00",
      INIT_31 => X"7F7F7F0000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"00000000030F3CF0C0000E1F3F6F777B7F7F3F1F0E000000006F777B7D7E7F7F",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000",
      INIT_36 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_37 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_38 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_39 => X"000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_3D => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_3E => X"0000000000000000000000000000000000000000000000007F7F7F007F7F7F00",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_4D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_4E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_4F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_50 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_51 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_52 => X"0000000000000000A581423C000000000000003C4281BDA5221C000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000",
      INIT_55 => X"F0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0303030303030303030303030303030303030303030303030000000000000000",
      INIT_65 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_66 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_67 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_68 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_69 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_6A => X"0000000000000000030303030303030303030303030303030303030303030303",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"7D7E7F7F7F7F7F000000000E1F3F6F777B7F7F3F1F0E00C0F03C0F0300000000",
      INIT_6D => X"00000000000000000000000000000000000000000000000000000000006F777B",
      INIT_6E => X"007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900",
      INIT_6F => X"1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00",
      INIT_70 => X"7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00",
      INIT_71 => X"7F7F7F0000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"00000000030F3CF0C0000E1F3F6F777B7F7F3F1F0E000000006F777B7D7E7F7F",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000",
      INIT_76 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_77 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_78 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_79 => X"000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_7D => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_7E => X"0000000000000000000000000000000000000000000000007F7F7F007F7F7F00",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810",
      INIT_14 => X"0000000000000000000000000000000000000000000000004507030000000000",
      INIT_15 => X"0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3",
      INIT_16 => X"1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040",
      INIT_17 => X"000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8",
      INIT_18 => X"0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000030745",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"00FF000000000000000000000000000000000000FF0000000808080808080808",
      INIT_20 => X"004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"000708080808080800FE010101000000080808080708080800010101FE010101",
      INIT_24 => X"000000000000000000010101FE00000000000000FF0000000808080807000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"00000000000000000040001F00000000A7A71FFF1F1FA7A7FFFF3F03033FFFFF",
      INIT_2D => X"00100000040000100000000000000000FF7B3D3F3B3B7F7F0000000000000000",
      INIT_2E => X"000000000000000040404040404040400000003F604040404040603F00000000",
      INIT_2F => X"002838FF38280000000000FF00000000000000FF000000000000000000000000",
      INIT_30 => X"000306FF00040200000000FF000000000000C7C7C70000000000FFFFFF000000",
      INIT_31 => X"000102FCFC020300000000FFFF00000000000200000000000000000000000000",
      INIT_32 => X"0000000000000000000024000024000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"033B6141404040404040404040707C7E7E7C7040404040404040404041613B03",
      INIT_35 => X"FCFCF8F8F0F06060205088502050885020508850205088506060F0F0F8F8FCFC",
      INIT_36 => X"020202030302FC00003F40C0C04040400000000000000000404040C0C0403F00",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C080000FC0203030202020000000000000000",
      INIT_38 => X"1C3E7E7CF8FCFCFEFEFEFCF8FCFEFEFCFEFEFCF87C7E3E1CA0A0B0BFBFB0A0A0",
      INIT_39 => X"06060EFEFE0E0606001F3F7060606060606060606060606060606060703F1F00",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"0606060606060606060606060EFCF8008181A1A08090808100F0F06060F0F000",
      INIT_3D => X"000F0F06060F0F00003C4242424242424242424242423C0000F8FC0E06060606",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000201020408100804",
      INIT_3F => X"060D171F0A0400008100001818000081FF0000000000000000000000000000FF",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC0004040404040404",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"0F6773787E7F1F071C3E3C383C3E1F1F787C3E3F1F0F0711007F7F7F7F7F7878",
      INIT_4D => X"270F78787878787800030F3F3F3F3C317F003F3F3F000000010000007F7F7F7F",
      INIT_4E => X"7F7F7F7F000000013C3000000000007F000000030F3F3F3F78787A023F3F0F03",
      INIT_4F => X"07010000007F7F7F1F0F6773787E7F1F1F3F3E3C383C3E1F071F7F7F7E78634F",
      INIT_50 => X"00FFFFFFFFFF010107030100000000003838383C3F1F1F0F7F7F000F1F1F3C38",
      INIT_51 => X"F0F8FEFFFFFFFFFF3F7FFFFC01FFF0F00101030703010111010307FFFFFFFEF8",
      INIT_52 => X"F1F10100C0F0FCFFFFFFF1F1F1F1F1F1FCFFFFFFCF0378FEFF00FFFFFF787878",
      INIT_53 => X"1101010307030101FEFFFF9F07F17C3E00000000000000FFFFFFFFFFFCF0C000",
      INIT_54 => X"0101111D1F1F1F1FFFFF00FFFFFF0301F0F0F8FEFFFFFFFF113F7FFFFC01FFF0",
      INIT_55 => X"E0E0C0C0800040E000E0E0E0E0E0E0E01F1F1F0000000000FFFFFFFFF0F0F0F8",
      INIT_56 => X"E000F0F0F000000000000080E0E0E0E0C0802060E0E00000E0F0F0F0F0F0E0E0",
      INIT_57 => X"F0F0F0F000000000E0E0E000000000F090C0E0E0E0E0E0E00000C0F0F0F0F030",
      INIT_58 => X"2080F0F0F0F0F0E00080E0E0E0E0E060E0E0E0E00000000000000000000000E0",
      INIT_59 => X"F0F0F0E0C0E0F0F0E0E00080C0E0E0F00000000080E0E0E0E0C0802060E0E000",
      INIT_5A => X"FFFFFFFFFFFFFFFF000000000000007F1818001F180F181FF0F0F0000018181F",
      INIT_5B => X"007FFFFFFFFFFFFFFFFFFFFFFF7F1F07FFFFFFFF7F00007FFF7F0000FFFFFFFF",
      INIT_5C => X"FFFF7F7F3F3F1F1F3F7F7FFFFFFFFFFF7F0000070F1F1F3FFFFFFF7F00007FFF",
      INIT_5D => X"FF7F7F3F3F1F0F03FCFCFEFFFFFFFFFFFFFFFFFFFFFFFCFC0F47E3F0F8FEFFFF",
      INIT_5E => X"00000000000000FF000000000000000000000000000000000000000000000000",
      INIT_5F => X"FF0000FFFFFEFEFEFFFFFFFF0000FFFFFFFFFFFFFF0000FFFFFF0000FFFFFFFF",
      INIT_60 => X"004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00",
      INIT_61 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_62 => X"F8FCFEFEFEFEFEFEFEFEFEFCF8E0C0E000207252567C3800002C7E52527E2C00",
      INIT_63 => X"FFFFFFFEFEFCF8E01F1F3F7FFFFFFFFFFFFFFFFFFFFF1F1FFFFFFFFF3F0F80C0",
      INIT_64 => X"FF0000FFFFFF7F3F7F7F7F7F3F00000000003F7F7F7F7F7F0000000000000000",
      INIT_65 => X"9F0F030000000000FFFFFFFFFFFF0000010000001C3F7FFF1C00000001010301",
      INIT_66 => X"FCF00003FFFFFFFF07070707070F1FFFFFFFFFFFFF1F0F070000F0FCFFFFFFFF",
      INIT_67 => X"3F7F7FFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFF0FEFFFFFFFFFF0707FF",
      INIT_68 => X"FCFFFFFFFFFFFFFFFFFFFFFFFFFFE0F0FFFFFEF8E0830F0FFFFF7F7F3FFFFFFF",
      INIT_69 => X"E0F0F0F8F8FCFCFC000000000080C0E00000000000000000FFFFFFFF3F0F0300",
      INIT_6A => X"F8F8FCFCFCFCFCFC00000000C0E0F0F0F8F0F0E0E0C08000FCFCFCFCFCFCFCF8",
      INIT_6B => X"80E0F0F0F0F0F0F0F0F0F0F0F0E0000080000060F0F0F0F0FCFCF8F8F0F0E0C0",
      INIT_6C => X"E0F0F0F8F8F8F8F8E000000080C0C0E0F0F0F0F0F0F0F0F0F0F0F0E00000E0F0",
      INIT_6D => X"0000C0F0F0F0F0F0F0F0F0F0F0E0000080002070F0F0F0F0F8F8F0F0E0E0C0C0",
      INIT_6E => X"F0F0F06000000000E000000000C0F0F0E0C0C080000060F06000000000000000",
      INIT_6F => X"002838FF38280000000000FF00000000000000FF000000000000000000000000",
      INIT_70 => X"FF9191FF6E000067FB8989FF7E00006E000040FFFF0000723C4299A5A581423C",
      INIT_71 => X"001F1F10101F0F20300C06FFFF00DFDF0000000000FFFF60EF8D99F971000000",
      INIT_72 => X"0E1F11111F0E0000000E1F1111FFFF000D001F1F10101F0F7F7F200E1F15151D",
      INIT_73 => X"001F1F101F101F0F1F7EE4C4E47E1F07207FFFA00000000700000E1F11111F0E",
      INIT_74 => X"1F111E1F00000000000E1F111111000E1F1F0C181800DFDF000E1F15151D0D00",
      INIT_75 => X"E7E766000E1F11110000003C7EFF8181000E1F1111110001FFFF001F1F101F0F",
      INIT_76 => X"11FFFF0003000000207F7F20000E1F110000FFFF010101011F0E000300020300",
      INIT_77 => X"002838FF38280000000000FF00000000000000FF000000000000000000000000",
      INIT_78 => X"1C3E7E7CF8FCFCFEFEFEFCF8FCFEFEFCFEFEFCF87C7E3E1CA0A0B0BFBFB0A0A0",
      INIT_79 => X"06060EFEFE0E0606001F3F7060606060606060606060606060606060703F1F00",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_7C => X"0606060606060606060606060EFCF8008181A1A08090808100F0F06060F0F000",
      INIT_7D => X"000F0F06060F0F00003C4242424242424242424242423C0000F8FC0E06060606",
      INIT_7E => X"0040808A90906000000000000000000000000000000000000201020408100804",
      INIT_7F => X"060D171F0A0400008100001818000081FF0000000000000000000000000000FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8B70CDA840214069B2517D18EE6CD4E200A4C03FFFFFFFFF93FBCD2F606D6BB3",
      INIT_01 => X"955C01B552E52C9DBC4014DB4B96BA007C995A79E68A38E28A32501ADB2929E1",
      INIT_02 => X"58CB7E36EB5080004C824105849301B2C2001E179556BDE5D801FB795575DFDD",
      INIT_03 => X"204ADA0BA1E12E10C777DF1A183E0128AF197DEAC63FE446C186B29512BAA321",
      INIT_04 => X"120120000000CCFD99B37D954498B62EC38C4802B2EEDB967F9EC6219326B17D",
      INIT_05 => X"000928AA21AD0113F2531052080014168A4AD6A01E36B5021174000000024100",
      INIT_06 => X"BF4B30EA4669C16D788AD00008010202C50D424E845049ED6BDA4C0002110130",
      INIT_07 => X"84622AF00033BF470E2E99A52804000002C946CAB42AA701B494B11301940D97",
      INIT_08 => X"4E34E2C6A112DE31A001325F51C717D720735EF7B6BCF76069E00350A3A22262",
      INIT_09 => X"0E1AD34E5008000005B211112F115D20001002015FB181D589EA00004361B0C3",
      INIT_0A => X"B7EE6EED9E731A94DEEDACD42FCB6D92488ABF7BFFCA740A400AAAF5E820363E",
      INIT_0B => X"539D1A0C3418F9F97FD5E831F60874DCBFEEF430BBDED5D5D5557FEAA875EABD",
      INIT_0C => X"749A6458CE53290BA7C67844868016AB0FC1BA7583EFAE9B2AC453B3EC020E4E",
      INIT_0D => X"5EB8143735E0234300401893BE3323A032AB0FCDF3A441D20107F6CFE766CC33",
      INIT_0E => X"9E67D83DE6BD5A8DFF75035AF6D2E00AAAFE5AAC540EAFA3E00EAAEAAD5F00D6",
      INIT_0F => X"A562626262D9D9692525800D92701EF2FBFD5505721FDC56507F715B5F97F9FB",
      INIT_10 => X"725B25828500C02F50258068FC44829602AFEE5B72EDB24935400107204D0886",
      INIT_11 => X"489ACA38EBAEBCBAB249C91B8A6F422730D1C6E2652BA2974C3C8009C6222630",
      INIT_12 => X"5738325B259AB500600896AC9624549105B4AAAB7A91BC1C78D749CDC6737324",
      INIT_13 => X"B64908C89D4C46227CBF96AD54D0656555955E5A56C80AB51FEC819F75D505F0",
      INIT_14 => X"7398E72954FA0A583F1E0AE3064B64B050A00C01063121A4883507ED1E599D48",
      INIT_15 => X"688469F3676F316CAB3C911359470D73CF93564F8BCADC224F4222D24D4AA55D",
      INIT_16 => X"C09781EE9FBB6B80074270F8256BF7AC840408B64931366F03444D9FFEA62400",
      INIT_17 => X"9C184C592DB6B459F5937677BEFDDBDE9F5AFDB25B5A0004401188916A57B0EB",
      INIT_18 => X"E4B6C0A856CF9C7D9E969A6B310354A518B14943271998898B5DDB2D92D925A7",
      INIT_19 => X"17034B5F3A9D69EF8030BDC0FD2493767C034A95A25B28496AD6D4FED259CAD2",
      INIT_1A => X"5E9DC1EBC234A56AB5DB398C52E6B0BBE7C767662FC7B685F4885E1FDFF7B5DA",
      INIT_1B => X"8EDEBE0132556804C4900D594286188BBBF50D8C72814A723AB80E5680443345",
      INIT_1C => X"4CD97C1080F074EDF9888025DF7EDEB00B11319EE0C45003F487C069060A2D6E",
      INIT_1D => X"261A228E38E38A844892D29C9C829D764AD1C07CF65A0A29CE229CE2D9451484",
      INIT_1E => X"D8BC50F29B6CD381A7E7D6B3D7412F3C8686FB3373EFDAA55FB9CFBC42D4B790",
      INIT_1F => X"15F75F5B8D7146A8131A6A0C7861502DB6E5BCD2FE728927CA21C713FB962432",
      INIT_20 => X"448B2F2E3A3C20354ED1BC052A58347847947947B47B47947947361B12370768",
      INIT_21 => X"0B01800EB6C93134887921112F3E4F3ACEB0696F601A74D1A68D207B97448397",
      INIT_22 => X"00AEEFBB7FF29273F6159EB214D566BFFFAFF50756FF7E257DD3AEF0BF36ADC4",
      INIT_23 => X"630FB6F09C254BBA7FFA3D7BFFBCC5F380146BE8200081691BFFE0D140358504",
      INIT_24 => X"1224532C89D0E906DA53A194A4A52D329C4EE271FBED4F8679DCB9052B620AAA",
      INIT_25 => X"CA5ACE486D65AB184E925A0F6075509448FF872EF8A226B23258C122E57236DC",
      INIT_26 => X"654B84C22B7F5BAD04DFC821A21F49E2E321DEEC14D1EFE8AA07BC8F46A3DF6A",
      INIT_27 => X"D2305FC9F35DB25521A40377C5A05A27A1B030AF01E637D9EC3FAB7538731C3C",
      INIT_28 => X"E66F5EBE5A1E34EA3F6D78EBAE99DD247BC52ED48ECB41EF3F75889B316CBF40",
      INIT_29 => X"A5C82B4A0008155500006911496D4492F44F6E53C6691E58ECB775CFCEAD3114",
      INIT_2A => X"007803680007CE220028002D03CA011000E00A3F00EC6156014603BD000003F4",
      INIT_2B => X"000000000000000000000000000000000007880000555D755155011B07BFD5FF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"BBAA232323232323444444444444000000000000000000444444444444522224",
      INIT_31 => X"3F80FF00FF8000000000000000000000101010101010999999999999BBAABBAA",
      INIT_32 => X"1D8CE73B339999999332664E6DA49692B52A5553AD24E06666FAB38E1E1F03F0",
      INIT_33 => X"55555B8F1C738E38C738C739CC633198CCD99B326CD2496A55549866068140EA",
      INIT_34 => X"FFC8C783E1F0F87C3C3E1E1E1C3C3878E1C78E38E38C739CC66666C9254D0055",
      INIT_35 => X"6493B29533F924C00007FE03F01FE0E003E1E655263FFFFE003FF00712B963FF",
      INIT_36 => X"41414140F2FEEEFBAAAFA140CB38E0FF99B2593318038C93338C3DCD9A670F1C",
      INIT_37 => X"A152A34CB0A88C141792000100B0800000382000003B0800020F920001828501",
      INIT_38 => X"876E5D7977E1D3877E5D7976E1D3C002BAC0043FB1800D7D875DC0D45605082F",
      INIT_39 => X"ED499C1CC95AAB5267073256AAD499C1CC95AAB5267073256AAD499C1CC95AD2",
      INIT_3A => X"FFFFFFFFFFFF8001FE03F80FC1FF0F07C7879C7878E39F31C71999C666733999",
      INIT_3B => X"55555555555555555B331EC718B39E39C38E38F871E1EF07F1F03FC0FFE03FFB",
      INIT_3C => X"7EAFFFAAAC881117770000FFEEEEE33332223333333CCCCCCC2EEEEEE3333333",
      INIT_3D => X"DBC9520A905B0700A000022D0575E835ABE6643AE955DDDDDD33333333333333",
      INIT_3E => X"829CA0A0D82829C000C6E2A87A7C58165C5003A66666674CCCCCCF9999999F00",
      INIT_3F => X"5555555557AA92E8A2CE03EF0A29516005FD8407596F25542AE203CDE000BCC2",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E228FAC00A036648244719D4F966CD9B01A4C006288001E4BF7A6D20606D6BE5",
      INIT_01 => X"594CFCB74B5A0482E8873F614707264AC8CAF7BDE739CE6601422C60520E0C70",
      INIT_02 => X"90593B7DB6BC121CA51D9B7253D14D0A4E12784202ACD7FFF5FEA0EBF7EFC494",
      INIT_03 => X"004BE6A76D4D8EAB8635237D5B4F371654AA3DF6A94D0612B257546637770A3D",
      INIT_04 => X"DA4A88952ACD64201DF21F23DD950A01BFE204090400A4A50048011F526DCC66",
      INIT_05 => X"CFF3DD0829E8C1E10DF878743858AAFC9802C0253BC2597A918FF912B471C2C8",
      INIT_06 => X"C014D71A214D7AC54FF6C13FE07A22C4A5BFBF50040A17D455B76DA90051265F",
      INIT_07 => X"B2F6DB6535E9788246DFF0325E0E022CD4FAD5F8107E7EECA53597EEE73BFD56",
      INIT_08 => X"680E17B252B54128E06C69A8643B84434AA11DC31AA089B9C7EFE05E88B0D9D7",
      INIT_09 => X"0529DAA2CDCD74A17FC103C9976AA0887422E20107740492030809242440D085",
      INIT_0A => X"B5F6CB49517B4B7DE9EB72D38608D921334F040AB5A928A2CA1A9459B9A5FE08",
      INIT_0B => X"CA89F8E3A4D8C9122405141E80E20402D9641D801DED6A01D4DADCE9A136E956",
      INIT_0C => X"78A1B51733EA3E81D4198BB521624601110D1880674B9F2A102496988415A19B",
      INIT_0D => X"EF7F7D45FDE8DFEBBA1DE782004142A77C0205032A8554300BFE18003D1B86B4",
      INIT_0E => X"FFDCCBD55AB42FB35A1F599B126AF55E3436CD0AF66C4D5E0F6AEFBE66EC483F",
      INIT_0F => X"1F006548002B9317A599E995938F194FF41003C51CF2FEDCB74FDD85CF7EFEFE",
      INIT_10 => X"C4DC40012291C2180D161961D116081FF7412200100200B00345160861EB0C94",
      INIT_11 => X"B55E70294E70FB41049A058C860345044860881024CB196ACB43E9F3E88C4DC4",
      INIT_12 => X"2968CB6A47400068D1D8B1C997D209DE8280C0E8B1084496F549D000A0A5F5BD",
      INIT_13 => X"F41EBDFFFC62E8CD98876E9E66C79BF39A16516C3F00A5837EF3428AB57326C0",
      INIT_14 => X"8679DDB9052B620AAAC30FFEF0B6718D65AA9845749690FA01AA05A392A5DD3F",
      INIT_15 => X"90B55192C61A8C8F232D01224532489D0E906DA53A1B4A4A52D329C4EE271DE7",
      INIT_16 => X"26712D4A8FD5AD6FC931AA6000000016EB96FD6D37B443D1FFE802A817E3B7C5",
      INIT_17 => X"4993F011F2580043E82D1687F97FC1FABDBD2117711108E49969C4101000A827",
      INIT_18 => X"EA1EF9FDA5560C08F885000B0056963A21C090A02AA155AF2821AF952A54A892",
      INIT_19 => X"F988A80DB4CB41536C064B68344A04B6811ED1D07A083E3FE156F7F76D50528C",
      INIT_1A => X"DFCFA2BDB5EF7FB01EE67EEA57D19AA8881508D07BE810C12D0B3DF33FE7DFAB",
      INIT_1B => X"8A88C29155E22E5D5DE18F7EFF64847CF0645FDBF4D6072D7927E54EEF30FF61",
      INIT_1C => X"08FDB00037B9FD7BE1F7FB7E1F7EBC54DD685F67C2A05167988357BAEB6B7677",
      INIT_1D => X"07DF2598AD69B665CAD696C007A9999DAFDDBF955AF66B3C9A6B6788F7F811F1",
      INIT_1E => X"593394B81FD350FA3DA1450FEB4CD1ED19DB4BC2DF8D900A230F6A017FCDC8A7",
      INIT_1F => X"E4E4780F033DAFA0A56F63F7649003968401EFEBFDB7DB5E55C251302B94CC07",
      INIT_20 => X"60968644F2591555220FA869ECA4CDA3CAF7502B9C436CB26E2A9252FF088307",
      INIT_21 => X"A3F800840041694E70D89EDE5F839B56BDCCCD847D001B35B47C91494B797AE0",
      INIT_22 => X"146B555BFFD6EAAA6835860024FAEC49DB802D85003FFFEBF1DC1C075D972F8C",
      INIT_23 => X"DA87D7A58205DDD5AE5DB2C922B553B7E0390855E57734A7E79906DFDC8EEE89",
      INIT_24 => X"A08055D3D032DCD001A3B75ACEDD6B0373003870E70383DC1E68047C2DABFD33",
      INIT_25 => X"9055F290361E575A4672A35CEB007F78B88A9B3EF19CA54034017BF3A8294E71",
      INIT_26 => X"1D5F86DFC6DB5B6F624924927E53EAFD425A37F2F6EAABD163F3841DF933E9E1",
      INIT_27 => X"2E20332377FFFFFFF8006448CA2FEDB6D692FFB0F7FA2008243723F37D159AD1",
      INIT_28 => X"A0D68052286900D68052286940D2A056000BA66B36A2FEAA56480EA36A50D812",
      INIT_29 => X"7EFF5CADBB6A609BD3629414736F52818D8109A8F470055265A1B265A2A900A4",
      INIT_2A => X"FABFFD5EF6FAA2B5C2FF5AD16FE4BD252D9DFFDF7BDBDF7ED15712755B53DDEF",
      INIT_2B => X"A7B75EAB3773BF7DAF6D75EB409EED7FF45EEFFF7BF96EAB7BDFFED4D075643A",
      INIT_2C => X"88E786FAD10ED0E04E01BA143CFFBFDE5BBC1E81D3F7BAF492EA6DEBFB76D7FF",
      INIT_2D => X"E8E7C7FAFAA417EFEB64AC5C43CAA352CF5BCAC3F5DAFFA591BF1FA9F4C4487C",
      INIT_2E => X"5BAE0F60ED7B222364ABEFF552413C6420C96001722B225BFB4054B377686093",
      INIT_2F => X"FB7E749E87B9ED6EEEDA7DFEA6975AEEF348FC75EFF4E993759B897F6AFFC080",
      INIT_30 => X"748042AD4160D1A1014A57C826D85208353B16A30023F09BF17C2EF4D1AFDE5F",
      INIT_31 => X"CE5C7053A6F7C7A16CF0EADAEDA5D3F6566B212DE1AA541B06F6DED9DB2B150B",
      INIT_32 => X"04AED4BAAA8003FFF563F29D557DDEBB909A6B5CD756BABA2554F5F3BEAABAA8",
      INIT_33 => X"9468A8599C996C789BD54CEE784338AD219C736CB235D3B55E913ABCA7773110",
      INIT_34 => X"7A0384972F6B961F9E636A31A988FE38763365B24B525351A387606F3F4A3480",
      INIT_35 => X"0080584080001C1070001D84000107C90000C14000000000900900F655F0CD38",
      INIT_36 => X"5C5003A89291B806DE4A905482D83B17E227DD5364FD1AAAAAAAAAAAAAAAC901",
      INIT_37 => X"332D8407596F25542AE203CDE200BCC2829CA0A0D828298020C6E2A87A7C5816",
      INIT_38 => X"2FC628CE2802FC1FF80319B139BA919319B13DBA9E048241558110D4A5291333",
      INIT_39 => X"C598DC98EDD4C80000010CC66C4F6EA44EE4C76E2C4E6C4F6E2E39C42DC42CC4",
      INIT_3A => X"4A52950D6A10869B31C6A8051CE1E000033336E55E685F20005CA99089CD89ED",
      INIT_3B => X"94B5AD6B5AD6B5AF4B84350D6A10D42AE05408C4210842108421294A5294A529",
      INIT_3C => X"FB318C6218C6318C6318C6318C635AD6BDEF7B5C21084210884110842108425A",
      INIT_3D => X"40122CDCD00004950000104041E5EF1A11E40EFBF1C5E7DB7864879BF8E401A3",
      INIT_3E => X"008F5C5DBEE1D3D3794E0740CC4417AB7F683F9997F11FF9F000000002104701",
      INIT_3F => X"AC221096B5AD6B5AC007675E0000000000000000000000000146350C90362495",
      INIT_40 => X"DDB6B912353AFAF1AEF5E0991245DB4BEFBBD784788DBE3A9A9051D51B379112",
      INIT_41 => X"5DDD9CDF00CBFDDE20DCACF29267CFABCACF57C4FCEF10751E524698873F3D0F",
      INIT_42 => X"F81EAB7ADBF925B6E7F3B6EFB7AADB6B877FFE7F30B9EFEB7D7384F355DDFB85",
      INIT_43 => X"EDCDE35310AD42B267F1137FC02F2E2B7D0B47A6FBD3C6BCD67A07EADB6CE9AF",
      INIT_44 => X"FFF8DCDE57FCA86A182587E7FE7FBDFF6027A15F429AFFC36EECFC0D679B6AFC",
      INIT_45 => X"28FBFE7E406CFFB5F7FA9A95B176D500555179B78F7F7D87478D54ADF36B396F",
      INIT_46 => X"EE2298B945008BEE763B5420227E06F7CFB74F67FB5E95A02183204CCCB96024",
      INIT_47 => X"C53EED4EE73EA95AE2D5B29AD3F1E3DEF8AD2898ED688C815BDF62AABD3CD048",
      INIT_48 => X"80202070E06FA03B5AF6BDAE141A280EF6B5C0058005641BAE0191944150DBDC",
      INIT_49 => X"3E9FCA7734D6D3204DC01B7CFBAFD836778B339DD2DABDDAA4966CED2F388989",
      INIT_4A => X"6A412C245C850CEECD467CD2FA3BAF7FF412F5671FA7B5F525A5A199BF6EAF5B",
      INIT_4B => X"D43565AEBB4455D2AFC100D96492C3043E8FC00D14494C3043E30C7A98FDB256",
      INIT_4C => X"A111FEC99DAAD16D1540D255C856E6C5D22AE876AD13259C576E9F27D5A5AE9D",
      INIT_4D => X"3E5F6F7F4BDBAB46D57C2FACFBDFEDE69AA8D26700AF6A150E50E4DFCAAE45FA",
      INIT_4E => X"BF7835A21056B4390CC288BA9B165DABFDBFAD280B3785455E73AB907DFCFBFD",
      INIT_4F => X"A4654E55814D90BE3B217CCCCE1B23AC36475AE8020176692800007EF6136137",
      INIT_50 => X"3977F7D4CB4F3131C3A85FCE1E0665B388B8462A2AC4320119A747A538184A63",
      INIT_51 => X"79CE79DEAF6FBEF36EF29BC65EFCD3DD0B4CB56ED7CCF65FAFB5A14FFD4DBAC2",
      INIT_52 => X"5B649592D92D682B5940B0DCC5C50E857BDEAE22131784515AD3EBA266C488BA",
      INIT_53 => X"182F41AD7BD880347A9EE84A85A1FFA5AA0DEE75A1BA1089400C455FA00436A5",
      INIT_54 => X"56A1D5D013C3C5A6A3569A68E2833020A06F6ABBDC4C46A6E7FBD7EE80A1BDAF",
      INIT_55 => X"86B33325FDA0608F698FBAD976DE6D2AFB07F7DBAB548F4B475024432AC1B6D7",
      INIT_56 => X"CBDAD5E7769D3111D34498A6C8A53397DF556A519215C00851B3A5AFF1030D42",
      INIT_57 => X"7A7D012DC0122BDA9597EBD4BDF3E8DA41C4C792F7F65524249261FB681C7675",
      INIT_58 => X"80B2E8029D32247D4EAFF7D3EE9E9EF9AD3B57AF7DF6B5EA80855FBDF27D7F75",
      INIT_59 => X"30080C020002A83268F6FFEE37F724074015E8E88A0A520180C744095DD80125",
      INIT_5A => X"BD8C76D6B89524806815880AC22AFB9D7FC13C288684144FCFFCE1CF0000FA6A",
      INIT_5B => X"745FEC2ACD1FE6F473CB60447B4BF69FF010AA2D7BC1EE41877E82AD86E6B028",
      INIT_5C => X"7AB435E56959EB68CD44A3C28F2ACFCE8C27A15320E8BFD86828283C0FC40F90",
      INIT_5D => X"5B4529700629A86B6D5D79C544621133F8000ABBA4AD5010707A5895CEF824BB",
      INIT_5E => X"AEF800274FBC254500E1EB6B7D9DEA689BD5EA5FDB2CA1025434BB755540F996",
      INIT_5F => X"000000000001B89D0032C8DD0FED4FD0D57ADFA16D36747FB5EB277F7AFB8EF5",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"000000003800407CA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000",
      INIT_14 => X"0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000",
      INIT_15 => X"6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654",
      INIT_16 => X"65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF",
      INIT_17 => X"1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840",
      INIT_18 => X"1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF",
      INIT_19 => X"000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272",
      INIT_1C => X"00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_1D => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08",
      INIT_1E => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_1F => X"000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0",
      INIT_20 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"000000000000000000000000000000008181818181818181BEA682828282A6BE",
      INIT_2D => X"8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"DF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF",
      INIT_31 => X"1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"F1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86",
      INIT_35 => X"FF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_38 => X"C04040404040C0C0808080808080808000000000000000000000000000000000",
      INIT_39 => X"1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86",
      INIT_3D => X"01010101010101010202020202020202040405050504040408090B0A0B090808",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0035717878716F26004224000024420000000000000000000000000000000000",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_4D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_4E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_4F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_50 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_51 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_52 => X"000000003800407CA581423C000000000000003C4281BDA5221C000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000",
      INIT_54 => X"0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000",
      INIT_55 => X"6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654",
      INIT_56 => X"65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF",
      INIT_57 => X"1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840",
      INIT_58 => X"1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF",
      INIT_59 => X"000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272",
      INIT_5C => X"00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_5D => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08",
      INIT_5E => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_5F => X"000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0",
      INIT_60 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_61 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_62 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_63 => X"0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000000000008181818181818181BEA682828282A6BE",
      INIT_6D => X"8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"DF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF",
      INIT_71 => X"1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"F1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86",
      INIT_75 => X"FF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_78 => X"C04040404040C0C0808080808080808000000000000000000000000000000000",
      INIT_79 => X"1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_7C => X"111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86",
      INIT_7D => X"01010101010101010202020202020202040405050504040408090B0A0B090808",
      INIT_7E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0035717878716F26004224000024420000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"000000003800407CA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000",
      INIT_14 => X"0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000",
      INIT_15 => X"6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654",
      INIT_16 => X"65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF",
      INIT_17 => X"1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840",
      INIT_18 => X"1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF",
      INIT_19 => X"000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272",
      INIT_1C => X"00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_1D => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08",
      INIT_1E => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_1F => X"000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0",
      INIT_20 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"000000000000000000000000000000008181818181818181BEA682828282A6BE",
      INIT_2D => X"8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"DF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF",
      INIT_31 => X"1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"F1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86",
      INIT_35 => X"FF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_38 => X"C04040404040C0C0808080808080808000000000000000000000000000000000",
      INIT_39 => X"1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86",
      INIT_3D => X"01010101010101010202020202020202040405050504040408090B0A0B090808",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0035717878716F26004224000024420000000000000000000000000000000000",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_4D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_4E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_4F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_50 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_51 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_52 => X"000000003800407CA581423C000000000000003C4281BDA5221C000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000",
      INIT_54 => X"0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000",
      INIT_55 => X"6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654",
      INIT_56 => X"65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF",
      INIT_57 => X"1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840",
      INIT_58 => X"1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF",
      INIT_59 => X"000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272",
      INIT_5C => X"00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_5D => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08",
      INIT_5E => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_5F => X"000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0",
      INIT_60 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_61 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_62 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_63 => X"0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000000000008181818181818181BEA682828282A6BE",
      INIT_6D => X"8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"DF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF",
      INIT_71 => X"1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"F1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86",
      INIT_75 => X"FF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_78 => X"C04040404040C0C0808080808080808000000000000000000000000000000000",
      INIT_79 => X"1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_7C => X"111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86",
      INIT_7D => X"01010101010101010202020202020202040405050504040408090B0A0B090808",
      INIT_7E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0035717878716F26004224000024420000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"0000000000000000A581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000",
      INIT_15 => X"F0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0303030303030303030303030303030303030303030303030000000000000000",
      INIT_25 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_26 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_27 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_28 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_29 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_2A => X"0000000000000000030303030303030303030303030303030303030303030303",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"20202020100804000000000E1F336343434363331F0E00C0F03C0F0300000000",
      INIT_2D => X"000000000000000000000000000000081C3E7F7F3E1C08000000000000040010",
      INIT_2E => X"007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900",
      INIT_2F => X"1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00",
      INIT_30 => X"7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00",
      INIT_31 => X"100804000000000000081C3E7F7F3E1C08000000000000000000000000000000",
      INIT_32 => X"00000000030F3CF0C0000E1F336343434363331F0E0000000004001020202020",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"000000000000000000000000000000000000000000000000000000C0F03C0F03",
      INIT_35 => X"7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000",
      INIT_36 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_37 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_38 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_39 => X"000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_3A => X"030F3CF0C0000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_3D => X"000000007F7F7F00000000007F7F7F00000000007F7F7F00000000007F7F7F00",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_4D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_4E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_4F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_50 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_51 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_52 => X"0000000000000000A581423C000000000000003C4281BDA5221C000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000",
      INIT_55 => X"F0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0303030303030303030303030303030303030303030303030000000000000000",
      INIT_65 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_66 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_67 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_68 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_69 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_6A => X"0000000000000000030303030303030303030303030303030303030303030303",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"20202020100804000000000E1F336343434363331F0E00C0F03C0F0300000000",
      INIT_6D => X"000000000000000000000000000000081C3E7F7F3E1C08000000000000040010",
      INIT_6E => X"007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900",
      INIT_6F => X"1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00",
      INIT_70 => X"7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00",
      INIT_71 => X"100804000000000000081C3E7F7F3E1C08000000000000000000000000000000",
      INIT_72 => X"00000000030F3CF0C0000E1F336343434363331F0E0000000004001020202020",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"000000000000000000000000000000000000000000000000000000C0F03C0F03",
      INIT_75 => X"7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000",
      INIT_76 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_77 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_78 => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_79 => X"000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_7A => X"030F3CF0C0000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00",
      INIT_7D => X"000000007F7F7F00000000007F7F7F00000000007F7F7F00000000007F7F7F00",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"000000003800407CA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000",
      INIT_14 => X"0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000",
      INIT_15 => X"6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654",
      INIT_16 => X"65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF",
      INIT_17 => X"1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840",
      INIT_18 => X"1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF",
      INIT_19 => X"000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"9E808D9D9D979796829F809E9F9F818191918E809F9F8F849F95958A808E9F9F",
      INIT_1C => X"00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_1D => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08",
      INIT_1E => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_1F => X"00FF00FF00107C1000000000000000000000FF00FF00FF000A0A0A0A0A0A0A0A",
      INIT_20 => X"004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"0007080B0A0A0A0A00FE018181809F9F0A0A0B0807080B0A80818101FE018181",
      INIT_24 => X"809F9F9F8181818180818101FE0000000000FF00FF0000000A0A0B0807000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"FEFCF8F0E0C00000000000000000000000000000000000000000000000000000",
      INIT_2A => X"FEFCF80000C080000000C0E0F0F8FCFE0080C0E0F0F8FCFEFEFCF8F0E0C08000",
      INIT_2B => X"3030303030303030FFFFFBFDFDFBF7FFFFFEFD0303FDFCFFFFFFFF0000FFFFFF",
      INIT_2C => X"101020204040808068A8FFE0FFFFE8685757FF1FFFFF5757FFFFFFFFFFFFFFFF",
      INIT_2D => X"0010000004000010080804040202010100100808000010000101020204040808",
      INIT_2E => X"8080404020201010A0A0A0A0A0A0A0A000003F409FA0A0A0A0A09F403F000000",
      INIT_2F => X"0000C700C70000000000FF00FF0000000000FF00FF0000000808040402020101",
      INIT_30 => X"000000FFFF000000000000FFFF0000000028FF38FF2800000000FF00FF000000",
      INIT_31 => X"000000000000000000000000000000000002679F670200000000669966000000",
      INIT_32 => X"0000000000000000C3243C24243C24C300000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"384099A0A0A0A0A0A0A0A0A0A0808888888880A0A0A0A0A0A0A0A0A0A0994038",
      INIT_35 => X"0000F800F000000020100810204080402010081020408040000000F000F80000",
      INIT_36 => X"030303000003FEFC3F7FC00000C0C0C0C0C0C00000C0C0C0C0C0C00000C07F3F",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C0800FCFE0300000303030303030000030303",
      INIT_38 => X"00000111234101000000210311102001000041432101000050504040404F5050",
      INIT_39 => X"0101010101F109011F20408F9F98989898989898989898989898989F8F40201F",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"1919191919191919191919F9F10204F8FFFBFBFBFBFBF5FF6000000000000060",
      INIT_3D => X"06000000000000063C42BDA5A5A5A5A5A5A5A5A5A5A5423CF80402F1F9191919",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000201020408100804",
      INIT_3F => X"0E4F373F3F1F0F01004224000024420000000000000000000000000000000000",
      INIT_40 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_41 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_42 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_45 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_46 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_47 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_48 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_49 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFCF8F878787878F8F8",
      INIT_4A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_4B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_4C => X"F0988C878180E03863414346434160608683C1406030382EFF80808080808784",
      INIT_4D => X"D8F0878585858585071C7040C0C0C3CE80FF4040407F00010E0301FF80808080",
      INIT_4E => X"80808080FF01030E434E78000000FF800701071C70404040858785FD4040701C",
      INIT_4F => X"380E0301FF80808060F0988C878180E0E0C041434643416038E0808081879CB0",
      INIT_50 => X"FF0000000000FE02180C06030000000044444643406020308080FF3020604346",
      INIT_51 => X"0C07010000000000C0800003FE000F08FE860C080C86BAEE060CF80000000107",
      INIT_52 => X"0A0AFAE3380E030000000E0A0A0A0A0A0300000030FC870100FF000000878486",
      INIT_53 => X"EEBA860C080C86BA01000060F80E83C1800000000000FF0000000000030E38E0",
      INIT_54 => X"023A2EA2A0A0A0A00000FF000000FC06080C070100000000EEC0800003FE000F",
      INIT_55 => X"1010302060E0B010F010101010101010A0A0A0BF00000000000000000F080C07",
      INIT_56 => X"1BFB0B0B0BF901030303C373131B1B1B3373D3931313F3031808080808091B13",
      INIT_57 => X"0B0B0B0BFB030303131313F30303F9096B3B13131313131383E33B0B0B0B0BCB",
      INIT_58 => X"D1790B0B0B0B0B1BC37111101010109013131313F3030303030303030101F313",
      INIT_59 => X"0B0B0B1B331B0B0B1313F36333131B0B010303C373131313133373D1911010F0",
      INIT_5A => X"FFFFFFFFFFFFFFFF0000000000FFFFFF00000000000000000B0B09F900000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000FFFFFF010101010101000000010101010101011F07000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00",
      INIT_61 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00207252567C3800002C7E52527E2C00",
      INIT_63 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFCF0000000000000",
      INIT_65 => X"FFFFFFDF87810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFF1F0F0F1F3FFFFFFFFFFFFFFFFFFFFF3FF0FCFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"F8FCFCFEFEFFFFFF000000C0E0F0F0F80701000000000000FFFFFFFFFFFF7F1F",
      INIT_6A => X"FEFEFFFFFFFFFFFFC080E0F0F8F8FCFCFEFCFCF8F8F0F0E0FFFFFFFFFFFFFFFE",
      INIT_6B => X"F8FCFCFCFCFCFCFCFCFCFCFCFCFCFCF8F0F8FCFCFCFCFCFCFFFFFFFEFEFEFCF8",
      INIT_6C => X"FCFCFEFEFEFEFEFEFCFCF8E0F0F0F8F8FCFCFCFCFCFCFCFCFCFCFCFCF8F8FCFC",
      INIT_6D => X"F0F8FCFCFCFCFCFCFCFCFCFCFCFCF8F0F8FCFCFCFCFCFCFCFEFEFEFCFCF8F8F0",
      INIT_6E => X"FCFCFCFCF8600000FCF8F0F0F8FCFCFCF8F8F0F0F8FCFCFCFCF8600000000000",
      INIT_6F => X"0000C700C70000000000FF00FF0000000000FF00FF0000000808040402020101",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000C700C70000000000FF00FF0000000000FF00FF0000000808040402020101",
      INIT_78 => X"00000111234101000000210311102001000041432101000050504040404F5050",
      INIT_79 => X"0101010101F109011F20408F9F98989898989898989898989898989F8F40201F",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_7C => X"1919191919191919191919F9F10204F8FFFBFBFBFBFBF5FF6000000000000060",
      INIT_7D => X"06000000000000063C42BDA5A5A5A5A5A5A5A5A5A5A5423CF80402F1F9191919",
      INIT_7E => X"0040808A90906000000000000000000000000000000000000201020408100804",
      INIT_7F => X"0E4F373F3F1F0F01004224000024420000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001091C1E1E3F3F3E3E3F3D1D0500000000081C1E1E3F3F3F3F3F3D1C040000",
      INIT_01 => X"00001CFFFF3C1F1F1F1F3C1F0707030000040E0F0F1F1F1F1F1F1E0E02000000",
      INIT_02 => X"00000000000000101000000000040300000C1C18307040607070604020301000",
      INIT_03 => X"00000000000000000000000000000000000001031B3C1F1F1F1F3C1B03010000",
      INIT_04 => X"0000081C1E1E3F3E3E3F3F3D1C0400000000081C1E1E3EFFFFFF3F3D1C040000",
      INIT_05 => X"0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000",
      INIT_06 => X"00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000",
      INIT_07 => X"0000091D1F1F3F3F3F3E3F3F1F07030101050E0F0F1F1F1F1F1F1E0E02010100",
      INIT_08 => X"040603090D1C9EFFFFFFFF7F6700000000000000000000000000000000000000",
      INIT_09 => X"000027775FFFFFFFFFFFBFDF772700000000002066DEBFFFFFFEFEFE6C210101",
      INIT_0A => X"00000304080E161010110A0804030000010303030A1B1A1A1B1B1B1D0E060000",
      INIT_0B => X"050F0B1B13131313131313131B0B0F05020F04040C0C0C0C0C0C0C0C04040F02",
      INIT_0C => X"0000000307070F0F0F0F070703000000000000004F7FC04040C07F4F00000000",
      INIT_0D => X"020F04040C0C0C0C0C0C0C0C04040F02050F0B1B13131313131313131B0B0F05",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000001030303030301000000000000000000000101010101010100000000",
      INIT_10 => X"001F73E6CF8FC6E1C19EBFFFFF7F3F1F001F73E6CF8FC6E1C19EBFFFFF7F3F1F",
      INIT_11 => X"000E1E3660C0CCEDF1EDCCC060361E00001F73E6CF8FC6E1C19EBFFFFF7F3F1F",
      INIT_12 => X"FE478714850489F0F0890485148747FE000E1E3660C0CCEDF1EDCCC060361E00",
      INIT_13 => X"00000001FFFFFFFFFF87030100000000000000000307070F0F0F0F0F0F0F0100",
      INIT_14 => X"00010303070F0F1F1F1F1100000000000101030101113151091323070F070F01",
      INIT_15 => X"00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000",
      INIT_16 => X"0000000001070F3FFFFFFFFFFEFDF9F47F3F1F0F010100000000000000000000",
      INIT_17 => X"1F1F1F1F0F0F0F070703010000000000E2E6FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"080C0F0F0F0F070707030303010100000000000404004CCCC0E1E3F7FC78783C",
      INIT_19 => X"FFFFFF7F7F3F0F0703010000000000000000000000000103070F3F7F7FFFFFFF",
      INIT_1A => X"000000000B07070F0F07070703030100000000000001070F1F7F7FFF7F5C2000",
      INIT_1B => X"FEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC",
      INIT_1C => X"0002010000000000000000000408100000000000000000000000000000000000",
      INIT_1D => X"0000406163666C7A7A6C666361400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000400002100010000000008100000000406060606070706060606040000",
      INIT_1F => X"0000000000000000000000000000000000000210000201050323010000000008",
      INIT_20 => X"0000000000020008040140042040080200000004000000400805000024010008",
      INIT_21 => X"10000110000603010000010200004001200000050A0101032F10030604081080",
      INIT_22 => X"F7F7F7F7FBFDCEB6B6CEFDFBF7F7F7F708090B0A0B09080808090B0A0B090808",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000000000000000000000000000000",
      INIT_25 => X"0001000205050005080A02010200000000000000000000000000000000000000",
      INIT_26 => X"00000103060706070301000000000000103070FEFE79787C3C3C3E1E1E1F0F0F",
      INIT_27 => X"0000000000000000000000000000000000000103060706070301000000000000",
      INIT_28 => X"000003070F0E1E1E1E1E1E1F1F000000000003070F0F1F1E1C1C1F1F1F000000",
      INIT_29 => X"00000000000000000000000000000000000003070F0F1C1C1E1F1F1F1F000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000102050A0A0A0A05020100000000030408102020202020201008040300",
      INIT_31 => X"4020000000000060000000000000204000000000000102050502010000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00000000000000000000000001000000FF8080808080808080808080808080FF",
      INIT_3A => X"070F183020471EFEFE1E472030180F0700000000010202020202010000000000",
      INIT_3B => X"0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F",
      INIT_3C => X"1C3C3C383002087DEDE65F1F0F07000003070F3C3D3E3F3D3D3F3E3D3C0F0703",
      INIT_3D => X"00040F000007080808070007080808070000000C0C0C0C265688888888885020",
      INIT_3E => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_3F => X"00060909090600070808070007080807000E0A0A0A0900070808070007080807",
      INIT_40 => X"0001091C1E1E3F3F3E3E3F3D1D0500000000081C1E1E3F3F3F3F3F3D1C040000",
      INIT_41 => X"00001CFFFF3C1F1F1F1F3C1F0707030000040E0F0F1F1F1F1F1F1E0E02000000",
      INIT_42 => X"00000000000000101000000000040300000C1C18307040607070604020301000",
      INIT_43 => X"00000000000000000000000000000000000001031B3C1F1F1F1F3C1B03010000",
      INIT_44 => X"0000081C1E1E3F3E3E3F3F3D1C0400000000081C1E1E3EFFFFFF3F3D1C040000",
      INIT_45 => X"0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000",
      INIT_46 => X"00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000",
      INIT_47 => X"0000091D1F1F3F3F3F3E3F3F1F07030101050E0F0F1F1F1F1F1F1E0E02010100",
      INIT_48 => X"040603090D1C9EFFFFFFFF7F6700000000000000000000000000000000000000",
      INIT_49 => X"000027775FFFFFFFFFFFBFDF772700000000002066DEBFFFFFFEFEFE6C210101",
      INIT_4A => X"00000304080E161010110A0804030000010303030A1B1A1A1B1B1B1D0E060000",
      INIT_4B => X"050F0B1B13131313131313131B0B0F05020F04040C0C0C0C0C0C0C0C04040F02",
      INIT_4C => X"0000000307070F0F0F0F070703000000000000004F7FC04040C07F4F00000000",
      INIT_4D => X"020F04040C0C0C0C0C0C0C0C04040F02050F0B1B13131313131313131B0B0F05",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000001030303030301000000000000000000000101010101010100000000",
      INIT_50 => X"001F73E6CF8FC6E1C19EBFFFFF7F3F1F001F73E6CF8FC6E1C19EBFFFFF7F3F1F",
      INIT_51 => X"000E1E3660C0CCEDF1EDCCC060361E00001F73E6CF8FC6E1C19EBFFFFF7F3F1F",
      INIT_52 => X"FE478714850489F0F0890485148747FE000E1E3660C0CCEDF1EDCCC060361E00",
      INIT_53 => X"00000001FFFFFFFFFF87030100000000000000000307070F0F0F0F0F0F0F0100",
      INIT_54 => X"00010303070F0F1F1F1F1100000000000101030101113151091323070F070F01",
      INIT_55 => X"00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000",
      INIT_56 => X"0000000001070F3FFFFFFFFFFEFDF9F47F3F1F0F010100000000000000000000",
      INIT_57 => X"1F1F1F1F0F0F0F070703010000000000E2E6FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"080C0F0F0F0F070707030303010100000000000404004CCCC0E1E3F7FC78783C",
      INIT_59 => X"FFFFFF7F7F3F0F0703010000000000000000000000000103070F3F7F7FFFFFFF",
      INIT_5A => X"000000000B07070F0F07070703030100000000000001070F1F7F7FFF7F5C2000",
      INIT_5B => X"FEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC",
      INIT_5C => X"0002010000000000000000000408100000000000000000000000000000000000",
      INIT_5D => X"0000406163666C7A7A6C666361400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000400002100010000000008100000000406060606070706060606040000",
      INIT_5F => X"0000000000000000000000000000000000000210000201050323010000000008",
      INIT_60 => X"0000000000020008040140042040080200000004000000400805000024010008",
      INIT_61 => X"10000110000603010000010200004001200000050A0101032F10030604081080",
      INIT_62 => X"F7F7F7F7FBFDCEB6B6CEFDFBF7F7F7F708090B0A0B09080808090B0A0B090808",
      INIT_63 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_64 => X"80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000000000000000000000000000000",
      INIT_65 => X"0001000205050005080A02010200000000000000000000000000000000000000",
      INIT_66 => X"00000103060706070301000000000000103070FEFE79787C3C3C3E1E1E1F0F0F",
      INIT_67 => X"0000000000000000000000000000000000000103060706070301000000000000",
      INIT_68 => X"000003070F0E1E1E1E1E1E1F1F000000000003070F0F1F1E1C1C1F1F1F000000",
      INIT_69 => X"00000000000000000000000000000000000003070F0F1C1C1E1F1F1F1F000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000102050A0A0A0A05020100000000030408102020202020201008040300",
      INIT_71 => X"4020000000000060000000000000204000000000000102050502010000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"00000000000000000000000001000000FF8080808080808080808080808080FF",
      INIT_7A => X"070F183020471EFEFE1E472030180F0700000000010202020202010000000000",
      INIT_7B => X"0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F",
      INIT_7C => X"1C3C3C383002087DEDE65F1F0F07000003070F3C3D3E3F3D3D3F3E3D3C0F0703",
      INIT_7D => X"00040F000007080808070007080808070000000C0C0C0C265688888888885020",
      INIT_7E => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_7F => X"00060909090600070808070007080807000E0A0A0A0900070808070007080807",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000002000002000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000001010000000000000000000000000000000100000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000010100000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000703000000000000000000000000000007000000000000000000000000",
      INIT_06 => X"000000070F070301000001010000000000000003010000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"000E010000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"000703010000000000000000000000000C070301000000000000000000000000",
      INIT_0A => X"0000000000000001030100000000000000010307030100000000000000000000",
      INIT_0B => X"0000000000000101000200000000000000000000000000010102000000000000",
      INIT_0C => X"0000000000000000000002000000000000000000000000000002000000000000",
      INIT_0D => X"0000000000000000000100000000000000000000000000000001000000000000",
      INIT_0E => X"0000000000000002020000000000000000000000000000020200000000000000",
      INIT_0F => X"0000000000000000000404000000000000000000000000000202000000000000",
      INIT_10 => X"0000000000000000000000000404000000000000000000000000080800000000",
      INIT_11 => X"0000000000000404040400000000000000000000000000000000000004040000",
      INIT_12 => X"0000000000000000080808000000000000000000000000040404000000000000",
      INIT_13 => X"0000000000000000011119090100000000000000000000000000101000000000",
      INIT_14 => X"000001030F3F1F0F0703010202010101000000000143773F3F1F1F0F07060000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000010300000301000000000000000000000103000003010000000000",
      INIT_18 => X"0000000001030300000303010000000000000000000103000003010000000000",
      INIT_19 => X"0000000001030300000303010000000000000000010303000003030100000000",
      INIT_1A => X"0000000103070300000307030100000000000001030703000003070301000000",
      INIT_1B => X"0000000000000000000000000000000000000001030702000002070301000000",
      INIT_1C => X"0000000000000003000000000000000000000000000000010000000000000000",
      INIT_1D => X"0000000000000001000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000010000000000000000",
      INIT_1F => X"0000000000020100000000000000000000000000000001000000000000000000",
      INIT_20 => X"0000000000000100000000000000000000000000000000000000000000000000",
      INIT_21 => X"0001020101101B7B893CC4030000000000000000000101000000000000000000",
      INIT_22 => X"000000040808FB0BFB080804000000000001010008083BCB1BE8040200000000",
      INIT_23 => X"00000003C43C897B1B100101020100000000000204E81BCB3B08080001010000",
      INIT_24 => X"0000000000020101020000000000000000000000000001030100000000000000",
      INIT_25 => X"0000000000000001000000000000000000000000000001010000000000000000",
      INIT_26 => X"0000000000000101000000000000000000000000000001010000000000000000",
      INIT_27 => X"0000000000000001000000000000000000000000000000000100000000000000",
      INIT_28 => X"0006090909060007080807000708080700000000000000010100000000000000",
      INIT_29 => X"000E0A0A0A090007080807000708080700030509090000070808070007080807",
      INIT_2A => X"000408080906000708080700070808070008090B0D0800070808070007080807",
      INIT_2B => X"00000000000000000F0000000000000000040F00000708080807000708080807",
      INIT_2C => X"0000000008060002010408010100000000000000000000010100000000000000",
      INIT_2D => X"00000101010101013F0000000000000000000000000008050000000408000000",
      INIT_2E => X"000020100D0C0C010B0930060408000000000000000001030303000000000000",
      INIT_2F => X"0000000E0103063F0D1503070301010100000004041000020002222000000000",
      INIT_30 => X"000008442A00002102102021012100000000001005020B040406040A00000000",
      INIT_31 => X"00000000000000000001000000000000804840000042070F8743010020448821",
      INIT_32 => X"0000000000000502020102000000000000000000000103060102000000000000",
      INIT_33 => X"00000000000000000000000000000000000000000107060C0C06070100000000",
      INIT_34 => X"00000000000008010F0300000000000000000000000108000100000200000000",
      INIT_35 => X"0000000000000200000020000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000040000000100000002000000",
      INIT_37 => X"00000000000000000000000000000000007F4040404040404040404040407F00",
      INIT_38 => X"000000000840780F01040000000000FF00000000000000000000000000000000",
      INIT_39 => X"0000010100000000100C0201000000000100000000000000000000000000180E",
      INIT_3A => X"000000000000C040390E2D1B1B27FFFF0001070E18306040C0C0000000000000",
      INIT_3B => X"004242211A2AB7F6C080070F1E3C383F00000010080C84FC64AF5C1B37FDEEF6",
      INIT_3C => X"00000000020800071C3040000000000000000000000000000000000000000000",
      INIT_3D => X"00000001030C3000000001020408000001000000000000000000000000000202",
      INIT_3E => X"FF854A9F1B332103848300000000000000000000000000406030301C07030000",
      INIT_3F => X"383C1E0F074060E8AA424686840C0810FC9E1F0FBB66FDC83C0F070404080000",
      INIT_40 => X"3F1F1F070000000000000000000000003F1F0F00000000000000000000000000",
      INIT_41 => X"1FCFCFFFFE79070703070F00141E1C0007070301000000000000000000000000",
      INIT_42 => X"CFCFEF7F3E3F000F0703010000000000271F0F07010100010301010000000000",
      INIT_43 => X"00000000000000000000000000000000CFCFEF7F3F3F000F0703010000000000",
      INIT_44 => X"3D3C1F3F7FEFCFCFCFEF7F3F07030000F7F93F3F7FEFCFCFCFEF7F3F07030000",
      INIT_45 => X"00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000",
      INIT_46 => X"00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000",
      INIT_47 => X"FF7F7F3F3F3F7F7EFCF8FCFC780000007F7F3F3F1C0F0F1F1F1F0F0F07070300",
      INIT_48 => X"001F0F070307373F3F3F370703070F1F7F3F1F47C3C3E77FFFFFFFBF0C000000",
      INIT_49 => X"0301030307070F1F130F0C0A0000000021787E7F7F3F1F0F0907060500000000",
      INIT_4A => X"000000000004444C55C0E8F9E1651C040307030D070303000101000000000000",
      INIT_4B => X"0000000105454C54C1E9F9E1651C04000000000004444C55C1E9F9E1651C0400",
      INIT_4C => X"0000000222262A60747C70320E020000000000000222262A60747C70320E0200",
      INIT_4D => X"000000000000010101030307060D020000000101030303010101010101000000",
      INIT_4E => X"00000103070B162B2B2A0B070301000000000001030707073F07070301000000",
      INIT_4F => X"00010D9C61C9EDC7C7EDC9611C0D01001C3E3F3F37050F3F3F05191B08050703",
      INIT_50 => X"070F1F3F7F79797F79797F3F1F0F0703070F1F3F7F79797F79797F3F1F0F0703",
      INIT_51 => X"00000F1FBFFFFFFFFFFFB74B8945865480008000854488708844850080008000",
      INIT_52 => X"548645894BB7FFFFFFFFFFFF7F3F1800548645894BB7FFFFFFDF8F0701000000",
      INIT_53 => X"072368CDACF6EF5F7F3F3F070000000000000000030404080808080000090000",
      INIT_54 => X"0703030101010101010000000000000000000001070F1F173B3D2B331A080307",
      INIT_55 => X"060687E717000000000078C0000000000E060104040603010000000000000000",
      INIT_56 => X"40404040404040404040404040404040000F001048444241404040404040407F",
      INIT_57 => X"00FF00000001010101010101010101FF7F404043434343474B53534B13000F00",
      INIT_58 => X"08080808080804040402020201010000FF00000000000000000000000000FF00",
      INIT_59 => X"0000020000000018040000000008102000000000000000000000000000000000",
      INIT_5A => X"00000000000000003F7FFFFFFFFF7FFFFFFFFFFFFFFFFF7F7F7F7F3F2F1F2F17",
      INIT_5B => X"0606060604040911210000804020180000000C18608000201008040606060C0C",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0010383E3F3F3F1F0F00000006050301003C1F0F0707070000000707070F1F3C",
      INIT_5E => X"0000010301000103020100000000000000000001030707070300000006050301",
      INIT_5F => X"000004000142050D0F0D05021100040000000000000103020100000000000000",
      INIT_60 => X"0000000102050B0B0B0B05020100000000000000000102050505020900000000",
      INIT_61 => X"0000000000000000000000000000000000000000010205040405020100000000",
      INIT_62 => X"000000000040E0BFBFE040000000000000000205000001030000000805020000",
      INIT_63 => X"0000000000000000000000000000000000000000000000FFFF00000000000000",
      INIT_64 => X"807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000001030300000000000000000000",
      INIT_65 => X"000001010202070207050D06010301000000000006060F0C0C0B030700000000",
      INIT_66 => X"03020202030327272B2B2910000000000000000000183933333B1F0E00000000",
      INIT_67 => X"070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700010101010387474B2B110000000000",
      INIT_68 => X"0C0C0C0C0D0D0F0F0F0F0D0D0C0C0C0CC0C0C1C2CEDCF0F9F9F0DCCEC2C1C0C0",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"606060606060606068688868606060606060606561E3E1E0E0E0E0E0C0808080",
      INIT_6B => X"C8C8C8C8C8C8C8C8C8C8C8C80000000000000000808080C0E1E6E5E3E1E0E060",
      INIT_6C => X"00000000000000000000000000000000800000000000000080C0603090C8C8C8",
      INIT_6D => X"60200000406060606888686860606040000020656163E1E0E0E0E0C080808000",
      INIT_6E => X"80880031383C0700014E18180189804000000602068D9F9FC0E0E0E0E0E06060",
      INIT_6F => X"007FC0BFBFBFBFBFBFBFBFBFBFC07F0000001832000000000000060000000001",
      INIT_70 => X"0000000102040808080804020100000000030408102020202020201008040300",
      INIT_71 => X"0000080400000018000000040800000000000000000102040402010000000000",
      INIT_72 => X"000000000C1E1FBFCFFFFFFFFFFF7F7F00000000000C1E1EBFCFFFFFFFFF7F7F",
      INIT_73 => X"00E0F0A000F87C3E1F1F0C183F3F3F3F00000000060F0FDF677F7F7F7F3F3F1F",
      INIT_74 => X"0000000000000103070F003F3E7FEFCF0000F0A0007E3F1F0F071F3F7F7F7763",
      INIT_75 => X"1C3E7E7870200000000080D0F0F078000000000000000103070F003F3F7FEFCF",
      INIT_76 => X"000000000000000000000000000139390000000000000000000000000007E7F7",
      INIT_77 => X"00000060F070F8FC3E3F1F0F0F2F8BFB8B2707070F0F0F1F1E7C7C3838300000",
      INIT_78 => X"0003070F0F0E0C06060000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000C3C2E7C7C7E2F47CFC7EFFFFF000000000020F07EFFFF7F0F3F7F677F",
      INIT_7A => X"00000000070C0F0F0F070703010000000EBFFFFFFF7FE7C75F3F7FCFCFEFCFCF",
      INIT_7B => X"060F070F0F07070707070707072703FBFB8B2F0F0F0707070707070707030301",
      INIT_7C => X"00040F000007080808070007080808078B2707070F0F0F1F1E7C7C3838300000",
      INIT_7D => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_7E => X"000609090906000708080700070808070102040F000708080807000708080807",
      INIT_7F => X"00040F0007090904000708070007080700040F00040809060007080700070807",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00C0FCDCC08080004000C0C187C7E6E0000000000183834310B9FBF3E3000000",
      INIT_01 => X"0000000808080B83870707020000000000000040E06163E3E3E0C0C060201C1E",
      INIT_02 => X"0040404040404044060E0E0C0000C0C000000000203033370F0F0F0600000000",
      INIT_03 => X"0000000000000000000000000000000060E0E081010181C1C181010181E0E060",
      INIT_04 => X"C0E0E0E0C1C3C3C3C0C1E3E3C3000000000000000183034380C1C3C303000000",
      INIT_05 => X"C0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600",
      INIT_06 => X"C0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E",
      INIT_07 => X"C0CCC6838D8E87034180C0C18242E5C19CCCC04040C0802000E0E0C89CD88C84",
      INIT_08 => X"0040E0F0D080C0406038B0B8A808000000000000000007072F1F7F7B58702000",
      INIT_09 => X"0040406838B0B8A0A0B8203868404000000040D0F87868404040C0E0F0E04080",
      INIT_0A => X"0000C020101008488808101020C000000060F0F0E00000000002C7FFFFDCC040",
      INIT_0B => X"A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A040F0202030303030303030302020F040",
      INIT_0C => X"000000C0E0E0F0F0F0F0E0E0C000000000000000F2FF03020203FEF200000000",
      INIT_0D => X"40F0202030303030303030302020F040A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A0",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"02140A02FAFCFCFCFCFCF8020408020000000000E0F0F0F0F0F0F0F0E0000000",
      INIT_10 => X"03193D7C7E7E7E7E7E7E7E7E7E78393303193D7C7E7E7E7E7E7E7E7E7E783933",
      INIT_11 => X"1F1F274743434343434343434347271F03193D7C7E7E7E7E7E7E7E7E7E783933",
      INIT_12 => X"0000C0C040C040C040C0C040C0C000000F67F7F7737B7B7B737B7B7B73F7F76F",
      INIT_13 => X"2030F8F8FCFAF8FCFCFCFAF8E402010000000028F0F0F4F8F8F8F8F0E0E0E0E0",
      INIT_14 => X"F0F8FCFEFEFEFFFFFFFFFF0F070205001FFFFFFFFFFFFFFEFEFCFCF8F0F0E0C0",
      INIT_15 => X"00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000",
      INIT_16 => X"00000204A0F0F0F8F0C38432FCFCF8FCF8F8F8F9FCFDFEF8CC00780000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFF3F070100FCF878FCE6E0E0E0E0E0E0E0F0F8F8F8",
      INIT_18 => X"0000E0E0C0C0CECEECFCFEFCFCF8F060002020202020100880C1E3CF9F3FFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFF0B000000000000000000000BFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"000000000080C0FFFFFFFFFEFEFCF8F00000000000F0FCFEFFE0C08000000000",
      INIT_1B => X"000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800",
      INIT_1C => X"0000088009020080492A087E082A498000000000000000000000000000000000",
      INIT_1D => X"000081C3E3331BAFAF1B33E3C3810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000078CCFCFCCCFC78000000000020707153DB8B8BFFFF8B8BDB53717020",
      INIT_1F => X"0000000000000000000000000000000000000078FCCCFEFECEFEFC7800000000",
      INIT_20 => X"00100607430200077F380313070000000004130F21100E175E0925379F381800",
      INIT_21 => X"0022008D7F7FFFFF7F7FFF7F0303000000422113F9FFFFFFFFFFFF370B020420",
      INIT_22 => X"FEFFFF83BBBBBBBBBBBBBBBB83FFFFFEE0A0202020A0E060E0A0202020A0E060",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"01DFFFDF5F5F5FDF5F5FDF5F5F5FDF0100000000000000000000000000000000",
      INIT_25 => X"E07070F07070F0707070F0707070706000000000000000000000000000000000",
      INIT_26 => X"000080F078F87CFEFEFEDE0C081020000000347A52F4A8702000001070200000",
      INIT_27 => X"00000000000000000000000000000000000098FC7EFE7EFEFEFCFC0808100000",
      INIT_28 => X"0000C0E070707878787878F8F80000000000C0E0F0F0383878F8F8F8F8000000",
      INIT_29 => X"000000000000000000000000000000000000C0E0F0F0F8783838F8F8F8000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000008040A050505050A0408000000000C0201008040404040404081020C000",
      INIT_31 => X"828400000000009A000000000000848200000000008040A0A040800000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00040202121414141212121254840204FF0101010101010101010101010101FF",
      INIT_3A => X"800000000000001C0204000000000000000000DE2E766A6A6A762EDE00000000",
      INIT_3B => X"00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000",
      INIT_3C => X"0C0E0F07032088DEDF33FEFCF8F00000008C8CCE8646008080004080CC9CBC38",
      INIT_3D => X"0020E02000C0202020C000C0202020C003070F0707470F5E2F3F7FFF7F1F0000",
      INIT_3E => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_3F => X"00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0",
      INIT_40 => X"00C0FCDCC08080004000C0C187C7E6E0000000000183834310B9FBF3E3000000",
      INIT_41 => X"0000000808080B83870707020000000000000040E06163E3E3E0C0C060201C1E",
      INIT_42 => X"0040404040404044060E0E0C0000C0C000000000203033370F0F0F0600000000",
      INIT_43 => X"0000000000000000000000000000000060E0E081010181C1C181010181E0E060",
      INIT_44 => X"C0E0E0E0C1C3C3C3C0C1E3E3C3000000000000000183034380C1C3C303000000",
      INIT_45 => X"C0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600",
      INIT_46 => X"C0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E",
      INIT_47 => X"C0CCC6838D8E87034180C0C18242E5C19CCCC04040C0802000E0E0C89CD88C84",
      INIT_48 => X"0040E0F0D080C0406038B0B8A808000000000000000007072F1F7F7B58702000",
      INIT_49 => X"0040406838B0B8A0A0B8203868404000000040D0F87868404040C0E0F0E04080",
      INIT_4A => X"0000C020101008488808101020C000000060F0F0E00000000002C7FFFFDCC040",
      INIT_4B => X"A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A040F0202030303030303030302020F040",
      INIT_4C => X"000000C0E0E0F0F0F0F0E0E0C000000000000000F2FF03020203FEF200000000",
      INIT_4D => X"40F0202030303030303030302020F040A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A0",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"02140A02FAFCFCFCFCFCF8020408020000000000E0F0F0F0F0F0F0F0E0000000",
      INIT_50 => X"03193D7C7E7E7E7E7E7E7E7E7E78393303193D7C7E7E7E7E7E7E7E7E7E783933",
      INIT_51 => X"1F1F274743434343434343434347271F03193D7C7E7E7E7E7E7E7E7E7E783933",
      INIT_52 => X"0000C0C040C040C040C0C040C0C000000F67F7F7737B7B7B737B7B7B73F7F76F",
      INIT_53 => X"2030F8F8FCFAF8FCFCFCFAF8E402010000000028F0F0F4F8F8F8F8F0E0E0E0E0",
      INIT_54 => X"F0F8FCFEFEFEFFFFFFFFFF0F070205001FFFFFFFFFFFFFFEFEFCFCF8F0F0E0C0",
      INIT_55 => X"00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000",
      INIT_56 => X"00000204A0F0F0F8F0C38432FCFCF8FCF8F8F8F9FCFDFEF8CC00780000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFF3F070100FCF878FCE6E0E0E0E0E0E0E0F0F8F8F8",
      INIT_58 => X"0000E0E0C0C0CECEECFCFEFCFCF8F060002020202020100880C1E3CF9F3FFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFF0B000000000000000000000BFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"000000000080C0FFFFFFFFFEFEFCF8F00000000000F0FCFEFFE0C08000000000",
      INIT_5B => X"000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800",
      INIT_5C => X"0000088009020080492A087E082A498000000000000000000000000000000000",
      INIT_5D => X"000081C3E3331BAFAF1B33E3C3810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000078CCFCFCCCFC78000000000020707153DB8B8BFFFF8B8BDB53717020",
      INIT_5F => X"0000000000000000000000000000000000000078FCCCFEFECEFEFC7800000000",
      INIT_60 => X"00100607430200077F380313070000000004130F21100E175E0925379F381800",
      INIT_61 => X"0022008D7F7FFFFF7F7FFF7F0303000000422113F9FFFFFFFFFFFF370B020420",
      INIT_62 => X"FEFFFF83BBBBBBBBBBBBBBBB83FFFFFEE0A0202020A0E060E0A0202020A0E060",
      INIT_63 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_64 => X"01DFFFDF5F5F5FDF5F5FDF5F5F5FDF0100000000000000000000000000000000",
      INIT_65 => X"E07070F07070F0707070F0707070706000000000000000000000000000000000",
      INIT_66 => X"000080F078F87CFEFEFEDE0C081020000000347A52F4A8702000001070200000",
      INIT_67 => X"00000000000000000000000000000000000098FC7EFE7EFEFEFCFC0808100000",
      INIT_68 => X"0000C0E070707878787878F8F80000000000C0E0F0F0383878F8F8F8F8000000",
      INIT_69 => X"000000000000000000000000000000000000C0E0F0F0F8783838F8F8F8000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000008040A050505050A0408000000000C0201008040404040404081020C000",
      INIT_71 => X"828400000000009A000000000000848200000000008040A0A040800000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"00040202121414141212121254840204FF0101010101010101010101010101FF",
      INIT_7A => X"800000000000001C0204000000000000000000DE2E766A6A6A762EDE00000000",
      INIT_7B => X"00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000",
      INIT_7C => X"0C0E0F07032088DEDF33FEFCF8F00000008C8CCE8646008080004080CC9CBC38",
      INIT_7D => X"0020E02000C0202020C000C0202020C003070F0707470F5E2F3F7FFF7F1F0000",
      INIT_7E => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_7F => X"00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000040004000000000000000000000000040804000000000000000",
      INIT_01 => X"0000000000000000600040000000000000000000000000004000400000000000",
      INIT_02 => X"0000008000000040602040000000000000000080000000406020400000000000",
      INIT_03 => X"0000000000004080804000000000000000000080400000406020400000000000",
      INIT_04 => X"0000000000002040404020000000000000000000000020404040200000000000",
      INIT_05 => X"0000000080C02000205040000000000000000000800020005040400000000000",
      INIT_06 => X"008040C0C0C0E0E0E0E060404040000000000080C0C020003050400000000000",
      INIT_07 => X"0000000000204060606020000000000000000000002040606040200000000000",
      INIT_08 => X"0000008040000030406860000000000000000000000020406060602000000000",
      INIT_09 => X"0080C0E060100010505868682000000000008080C040202000B0D0C848080000",
      INIT_0A => X"00000000008080C0C0C0808000000000A0C0E0E0E0E0F0703070B0B0A0202020",
      INIT_0B => X"00000000808080C0C0C08080000000000000000000808080C0C0808000000000",
      INIT_0C => X"0000000040E060400000000000000000000000000040C0E06040000000000000",
      INIT_0D => X"0000000000400000000000000000000000000000C06000000000000000000000",
      INIT_0E => X"00002020607070703020200000000000000000004040E0E0E0E0404000000000",
      INIT_0F => X"00000020206060E0C0C080800000000000000020206060606040400000000000",
      INIT_10 => X"00000010306060E0E0C080800000000000000020206060E0E0C0808000000000",
      INIT_11 => X"0000002020607070707060202000000000000010306060E0E0C0808000000000",
      INIT_12 => X"0000000818383030707060604040000000000010103038383838302020000000",
      INIT_13 => X"0000003C7870F0F0E0C000000000000000000808383838787070604040000000",
      INIT_14 => X"0000E0E0F0FCFCFCF8F8F0D0C0C0800000000000E1F2FEFCF8F0F08000000000",
      INIT_15 => X"0000000000004040400000000000000000000000000000000000000000000000",
      INIT_16 => X"000000000000C080C00000000000000000000000000080404080000000000000",
      INIT_17 => X"000000000080C00000C0800000000000000000000080C00000C0800000000000",
      INIT_18 => X"00000000C0E060000060E0C000000000000000000080C00000C0800000000000",
      INIT_19 => X"00000000C0E060000060E0C00000000000000000C0E060000060E0C000000000",
      INIT_1A => X"000000C0E0706000006070E0C0000000000000C0E0702000002070E0C0000000",
      INIT_1B => X"00000000000000808000000000000000000000C0E0706000006070E0C0000000",
      INIT_1C => X"00000000000000C0000000000000000000000000000000C00000000000000000",
      INIT_1D => X"0000000000000080400000000000000000000000000000800000000000000000",
      INIT_1E => X"0000000000000080000000000000000000000000000000806000000000000000",
      INIT_1F => X"0000000000000080400000000000000000000000000000804000000000000000",
      INIT_20 => X"0000000000000080800000000000000000000000000000800000000000000000",
      INIT_21 => X"010103071FBFBF9FC04040201000000000000000000000808000000000000000",
      INIT_22 => X"0040808081879FBF9F8781808040000080000183879FBF9F8780404020000000",
      INIT_23 => X"000010204040C09FBFBF1F0703010100000020404080879FBF9F878301008000",
      INIT_24 => X"00000000004080804000000000000000000000000080C0E0C080000000000000",
      INIT_25 => X"00000000000080C08000000000000000000000000080C0C08000000000000000",
      INIT_26 => X"0000000000008080000000000000000000000000000080800000000000000000",
      INIT_27 => X"0000000000000000800000000000000000000000000000800000000000000000",
      INIT_28 => X"00C0202020C000C02020C000C02020C000000000000000000000000000000000",
      INIT_29 => X"0040202020C000C02020C000C02020C000C0202020C000C02020C000C02020C0",
      INIT_2A => X"002060A0202000C02020C000C02020C00020202020C000C02020C000C02020C0",
      INIT_2B => X"0000000080808080F8808080800000000020E02000C0202020C000C0202020C0",
      INIT_2C => X"00000000081060A080C0B018000000000000000000008080C080000000000000",
      INIT_2D => X"00000000000000FC808080808080000000000000808020081040002020000000",
      INIT_2E => X"00000408701080B0C030B0B0180800000000000000000080C080800000000000",
      INIT_2F => X"8088A4B0C0C0A0E0FCF040A818000000000000A0000084080040100840800000",
      INIT_30 => X"00008458004204D88840080404208000000000001050000010C0502020000000",
      INIT_31 => X"00000000000040008000000000000000819204080082CCE1C0CC021020221201",
      INIT_32 => X"000000000040804040A0000000000000000000000000408060C0800000000000",
      INIT_33 => X"000000000020083860100C04000000000000000080E060303060E08000000000",
      INIT_34 => X"000000000E1070D000C0300E840000000000000008081030C060301800000000",
      INIT_35 => X"0000000000081030C0301098080000000000000000000C0830180C4400000000",
      INIT_36 => X"00000000000000000000000000000000000000000E1030E080C0180000000000",
      INIT_37 => X"0000000000000000000000000000000000FE020202020202020202020202FE00",
      INIT_38 => X"2030880602410080C0701E0610000DFF00000000000000000001010000020418",
      INIT_39 => X"0000008084C266351D0984402C3C1800C0401008080203010020180C0700093F",
      INIT_3A => X"8080800040407060F071DEEFFEF9FEFF00E0F03C0E0301000000000000000000",
      INIT_3B => X"000142663A38EC270501E0F0303C7CF000000000204043E5CF77F0FCFCBC3F1E",
      INIT_3C => X"00000001461C70E20041020C0810206038301808040300000000000000000000",
      INIT_3D => X"0000000010387CE4050D103142860C08DA010000071C00010206041830008000",
      INIT_3E => X"708FCC1B8B8A8C8A9180000080808000000000000000000001070C38E0C00000",
      INIT_3F => X"7C3C30F0E10103C1CADA512326100202F0FBB36FBDE6BF1A8101890000000000",
      INIT_40 => X"E3C0801A1F3F3D3C3D1F1F0F06000000FD9F3F3F3F3B18000000000000000000",
      INIT_41 => X"C080844CECDCDEDECECC9C1C00000000DEFCFDFFFF7E3C1C1C0C180000000000",
      INIT_42 => X"D4D8D0838747E5C1E4FFFF7E0C000000EFDFDE1E9FEFE7EECECC800000000000",
      INIT_43 => X"00000000000000000000000000000000D4D8D0838747E5C1E4FFFF7E0C000000",
      INIT_44 => X"FCFE7EFEFEFCF0F0F0E0E0E0C0800000FFFFFCFEFEFCF0F0F0E0E0E0C0800000",
      INIT_45 => X"00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600",
      INIT_46 => X"0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E",
      INIT_47 => X"0BECF0E0E08000000000000000000000E4F4E0000080C4C6CE8E1E0E9C9E0E06",
      INIT_48 => X"0080C0C0E0E0E010C010E0E0E0C0C080C080C0E0F0F2F6EFDF8F870300000000",
      INIT_49 => X"C4ECFCFCFCF8F8F8F8F8381000000000E0E0E0E8FCFCFCFCFCF8180800000000",
      INIT_4A => X"0000000002DEFEFEF8DDFFFFFFF8F000A0F0F0F8F8F8F81D9F030000080D0703",
      INIT_4B => X"000098CCDEFEFCFCECFDFFFFFFFF38000000000000F9F9F3D1F0F8FCFCFC1E1C",
      INIT_4C => X"000040C0CCFDDFFFFFFEFCFCFC3C1A1C0000000010307DFFEFFFFFFCFC3C1E0E",
      INIT_4D => X"000060D0A8ACACB4B4B4B474ECE8583000E0F0F0F0F0E0C0F0F8F8FCFCFC7800",
      INIT_4E => X"00F0F8FCFEFE3EDEDE3EFEFEFCF8F000000000E0F0F8FCFCFCFCF8F0E0000000",
      INIT_4F => X"008C8CDEFEBEFCF8F8F8BCFCDC9CBC380C3EFFFFFBD0F8FEFEA0CC6C0850F0E0",
      INIT_50 => X"DD8797FFD3C3D3FBD3C3D3FF9787DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0818B8F8F8F8F8F8F8F8F8F8808080C000000000400040004000400000000000",
      INIT_52 => X"C0808080F0F0F0F0F0F0F0F0F0703010C0C0C0E0F8FEFEFEFEFEFEFEFE0E0602",
      INIT_53 => X"FFFFFFFFFF7FBEFEFCFCF8F0E00000000C1C1C140C0C08040404040000000000",
      INIT_54 => X"FFFFFFFFFFDFDF9EDEFCFC78300000000038FCFCFCFEFEEEEE9F3F7F3FFFFFFE",
      INIT_55 => X"0018F8B070E040000000000000000000E003010000000080C0603C0300000000",
      INIT_56 => X"0000000000000000000000000000000000FFE0E0E0E0E0E0E0E0E0E0000000FF",
      INIT_57 => X"00F8040A12E2C2C2C2C2C2C2C2C2C2FEFF00008080808080808080808000FF00",
      INIT_58 => X"00000000070707070733420000008040FE72727272727272727A0A120A04F800",
      INIT_59 => X"000000008040000000000307193E7F3F7FFFFFFFFFFFF8700000000000000000",
      INIT_5A => X"0000000000000000008080808080808080C0C0C0C0E0E0E0E8F0F0F0F4F8F8FC",
      INIT_5B => X"0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"00000000008080801C080800000080C000000080800018140E14180080800000",
      INIT_5E => X"028783C7C3E7E3F37FFE180601060800000000F0F8FCE08038101000000080C0",
      INIT_5F => X"00400800D0A0D4D8F8D8D0A8C0200800327B777B77FBF77BFF3F1A0402010204",
      INIT_60 => X"0000008040A0D0D0D0D0A0408000000000000000008040A8A0A0408020000000",
      INIT_61 => X"00000000000000000000000000000000000000008040A02020A0408000000000",
      INIT_62 => X"00000000000000FFFF00000000000000400040C0C000C0C0C0000040C0C000C0",
      INIT_63 => X"0E0E0C0C0D0F0F0F1F1D1D1F0F0F07010000000000060BFFFF0F060000000000",
      INIT_64 => X"01FE01FFF7F7FFF7F7FFF7F7FFF7FF010000008081C7EF7F3F1D1D1F0F0F0701",
      INIT_65 => X"60F0F070F0F070F0F0F070F0F0F0F0E00001070DB8E4C4CACA84E4B80D070100",
      INIT_66 => X"88DCFEFEF0E080800080E0F03E1C000000000060208000000000000000000000",
      INIT_67 => X"80000000800000FC0204008000000080C0606060FCFEFE54A8FEFC0000000000",
      INIT_68 => X"036393939B0B0F6F6F0F0B9B9393630303038343733B0F8F8F0F3B7343830303",
      INIT_69 => X"1B1B1F1F1F1F1F1F1F1F1F1F1F1F1B1BC3C3DBDBFFE7E7FFFFE7E7FFDBDBC3C3",
      INIT_6A => X"40504054441454545052460F1F3F3F7F7FFFFFFFFFFFFFFF7F1F070100000000",
      INIT_6B => X"00000000000000000000000000000000C0E0F0E8D8E05000C8C0C4C0C2D00150",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"40504054441454545052460F1F3F3F7F7FFFFFFFFFFFFFFF7F1F070100000000",
      INIT_6E => X"0C1EA3CBEF7F3F1FDF3F6FCB93031E0C0000000000003EBE2C18101802100150",
      INIT_6F => X"00E010E8F4F4FBFBFBFBF4F4E810E0000030040E06462606060606CE64000800",
      INIT_70 => X"0000008040201010101020408000000000C0201008040404040404081020C000",
      INIT_71 => X"008088100000000C000000108880000000000000008040202040800000000000",
      INIT_72 => X"0000000000000E1F1DBCB97D7FF7F7E70000000000000000F02DDF8F3FFFF9F0",
      INIT_73 => X"0000000000000E1F1FBF3E0C04A0D8D000000E1F7FFDF8F080E1E1CF9F9F9FDE",
      INIT_74 => X"000000000C7EFFFFE4C1E5478783C1D400000000000080E0F0F078B8C0C0E0E6",
      INIT_75 => X"00000000000000000000000000000000000000000C7EFFFFE4C1E5478783C1D4",
      INIT_76 => X"00000000000000000000000E0FC7CFDE00000000000000000000000000021BBF",
      INIT_77 => X"0000000000180C1E3E3CDCFCE6C2D4D4D8D0C2E4FCFEBE3E1C04000000000000",
      INIT_78 => X"70F8F0FFFFBF7F7F3D017B0905073F5E00000000000000000000000000000000",
      INIT_79 => X"00000000021E3E3E1E88C0CDDFDF9F97000000000000000000808CDCDEDECEEE",
      INIT_7A => X"0000000080402090D0D0D0E0C000000000008080C0C0C0E1AD8FC7E3E3F3F2F0",
      INIT_7B => X"000000000000808085CFEFFFC6C2D4D4D8D0C2C6FFCFCF850000000080000080",
      INIT_7C => X"0020E02000C0202020C000C0202020C0D8D0C2E4FCFEBE3E1C04000000000000",
      INIT_7D => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_7E => X"00C0202020C000C02020C000C02020C0C04040E000C0202020C000C0202020C0",
      INIT_7F => X"0000E000C02020C000C020C000C020C00000E00060A0202000C020C000C020C0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000004444C55C1D9F9E1651D05000000000004444C55C1E9F9E1651C040000",
      INIT_01 => X"00001C3F3F7B7B7B7B7B7B1F0707030000000222262A60747C70320E02000000",
      INIT_02 => X"03070F1F1F1F1F1F1F1F1F0F070703000000031F3F7F7F3F3F3F3F3F3F1F0700",
      INIT_03 => X"00000000000000000000000000000000000001031B7B7B7B7B7B7B1B03010000",
      INIT_04 => X"00000004444C55C1E9F9E1651C04000000000004444C551F1F1FE3651C040000",
      INIT_05 => X"00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000",
      INIT_06 => X"00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000",
      INIT_07 => X"00000105454D55C1E9F9E1651F07030100000222262A60747C70320E02000000",
      INIT_08 => X"0406070F0F1F9FDFDFDFFF7F6F6C400000000000000000000101010101010000",
      INIT_09 => X"10103F775FFFBFBFBFBFBFDF773F10100010103167DFBFBFBFBFBFFF7F3B0101",
      INIT_0A => X"000003070F09191F1F1E0D0F07030000010306060F1F1F1F1F1F1F1F0F070100",
      INIT_0B => X"07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007",
      INIT_0C => X"000003070F0C18191A1B0C0F070300000000001F3FBFBFBFBFBFBF3F1F000000",
      INIT_0D => X"07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000010000000000000000000000000000000000000200000000000000",
      INIT_10 => X"0F000C1B3F7F3F1E3E7F6F3F3F3F1E000F000C1F3F7D3F1E3E7F7D3F3F3F1E00",
      INIT_11 => X"0F0101091F3F3F1A0E1A3F3F1F09010F0F000C1F3F773F1E3E7F7F3F3F3B1E00",
      INIT_12 => X"38FCFFEFFFFFFF7F7FFFFFFFEFFFFC380F0101091F3F3F1A0E1A3F3F1F09010F",
      INIT_13 => X"00000000B4480000080402010000000000000000030404080808080000090000",
      INIT_14 => X"00010202040808100060EE00000000000E0600002078FCFCFCFF7F7C3C380000",
      INIT_15 => X"060687E717000000000078C0000000000E060104040603010000000000000000",
      INIT_16 => X"0000000000000000000000000000060F40000000010100000000000000000000",
      INIT_17 => X"101010080909080404020100000000003F7FC787030301010000000000000080",
      INIT_18 => X"0808080808080404040202020101000000010303031F3B3F3F1E1C0803070703",
      INIT_19 => X"0000804041320A0400000000000000000000000000000103070E3A6140C08000",
      INIT_1A => X"0000080E04080800000000000000000000000000000000000000800080A0F060",
      INIT_1B => X"0606060604040911210000804020180000000C18608000201008040606060C0C",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000103060C15150C060301000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"00000000215B0E03160F43050102440000000000000000010100000000000000",
      INIT_1F => X"0000000000000000000000000000000000000001030D1E32440C1E3387280000",
      INIT_20 => X"0000000002214000001043002000010000000000000210400200220001120000",
      INIT_21 => X"0043A6010009140201408609000080082000074A35060E9C502F04091A750A80",
      INIT_22 => X"0D2D0D2F07033179793103072F0D2D0D04040404040404040404040404040404",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000",
      INIT_25 => X"000001010202070207050D060103010000000000000000000000000000000000",
      INIT_26 => X"0003060C090909090406030102050002103070F8F97E7F7F3F3F3F1F1F1F0F0F",
      INIT_27 => X"000000000000000000000000000000000003060D090909090406030100010000",
      INIT_28 => X"0000000001030707070703010000000000000000010307070707030100000000",
      INIT_29 => X"0000000000000000000000000000000000000000010307070707030100000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000103060C0C0C0C0603010000000003070C18303030303030180C070300",
      INIT_31 => X"0020100804000038000000040810200000000000000103060603010000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00000000000000010101000001000000007F4040404040404040404040407F00",
      INIT_3A => X"070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700000000010202020202010000000000",
      INIT_3B => X"0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F",
      INIT_3C => X"1C3E3F3F37050F3F3F05191B0805070300010D9C61C9EDC7C7EDC9611C0D0100",
      INIT_3D => X"00040F000007080808070007080808070003070F0F0E0C060600000000000000",
      INIT_3E => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_3F => X"00060909090600070808070007080807000E0A0A0A0900070808070007080807",
      INIT_40 => X"00000004444C55C1D9F9E1651D05000000000004444C55C1E9F9E1651C040000",
      INIT_41 => X"00001C3F3F7B7B7B7B7B7B1F0707030000000222262A60747C70320E02000000",
      INIT_42 => X"03070F1F1F1F1F1F1F1F1F0F070703000000031F3F7F7F3F3F3F3F3F3F1F0700",
      INIT_43 => X"00000000000000000000000000000000000001031B7B7B7B7B7B7B1B03010000",
      INIT_44 => X"00000004444C55C1E9F9E1651C04000000000004444C551F1F1FE3651C040000",
      INIT_45 => X"00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000",
      INIT_46 => X"00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000",
      INIT_47 => X"00000105454D55C1E9F9E1651F07030100000222262A60747C70320E02000000",
      INIT_48 => X"0406070F0F1F9FDFDFDFFF7F6F6C400000000000000000000101010101010000",
      INIT_49 => X"10103F775FFFBFBFBFBFBFDF773F10100010103167DFBFBFBFBFBFFF7F3B0101",
      INIT_4A => X"000003070F09191F1F1E0D0F07030000010306060F1F1F1F1F1F1F1F0F070100",
      INIT_4B => X"07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007",
      INIT_4C => X"000003070F0C18191A1B0C0F070300000000001F3FBFBFBFBFBFBF3F1F000000",
      INIT_4D => X"07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000010000000000000000000000000000000000000200000000000000",
      INIT_50 => X"0F000C1B3F7F3F1E3E7F6F3F3F3F1E000F000C1F3F7D3F1E3E7F7D3F3F3F1E00",
      INIT_51 => X"0F0101091F3F3F1A0E1A3F3F1F09010F0F000C1F3F773F1E3E7F7F3F3F3B1E00",
      INIT_52 => X"38FCFFEFFFFFFF7F7FFFFFFFEFFFFC380F0101091F3F3F1A0E1A3F3F1F09010F",
      INIT_53 => X"00000000B4480000080402010000000000000000030404080808080000090000",
      INIT_54 => X"00010202040808100060EE00000000000E0600002078FCFCFCFF7F7C3C380000",
      INIT_55 => X"060687E717000000000078C0000000000E060104040603010000000000000000",
      INIT_56 => X"0000000000000000000000000000060F40000000010100000000000000000000",
      INIT_57 => X"101010080909080404020100000000003F7FC787030301010000000000000080",
      INIT_58 => X"0808080808080404040202020101000000010303031F3B3F3F1E1C0803070703",
      INIT_59 => X"0000804041320A0400000000000000000000000000000103070E3A6140C08000",
      INIT_5A => X"0000080E04080800000000000000000000000000000000000000800080A0F060",
      INIT_5B => X"0606060604040911210000804020180000000C18608000201008040606060C0C",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000103060C15150C060301000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"00000000215B0E03160F43050102440000000000000000010100000000000000",
      INIT_5F => X"0000000000000000000000000000000000000001030D1E32440C1E3387280000",
      INIT_60 => X"0000000002214000001043002000010000000000000210400200220001120000",
      INIT_61 => X"0043A6010009140201408609000080082000074A35060E9C502F04091A750A80",
      INIT_62 => X"0D2D0D2F07033179793103072F0D2D0D04040404040404040404040404040404",
      INIT_63 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_64 => X"807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000",
      INIT_65 => X"000001010202070207050D060103010000000000000000000000000000000000",
      INIT_66 => X"0003060C090909090406030102050002103070F8F97E7F7F3F3F3F1F1F1F0F0F",
      INIT_67 => X"000000000000000000000000000000000003060D090909090406030100010000",
      INIT_68 => X"0000000001030707070703010000000000000000010307070707030100000000",
      INIT_69 => X"0000000000000000000000000000000000000000010307070707030100000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000103060C0C0C0C0603010000000003070C18303030303030180C070300",
      INIT_71 => X"0020100804000038000000040810200000000000000103060603010000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"00000000000000010101000001000000007F4040404040404040404040407F00",
      INIT_7A => X"070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700000000010202020202010000000000",
      INIT_7B => X"0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F",
      INIT_7C => X"1C3E3F3F37050F3F3F05191B0805070300010D9C61C9EDC7C7EDC9611C0D0100",
      INIT_7D => X"00040F000007080808070007080808070003070F0F0E0C060600000000000000",
      INIT_7E => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_7F => X"00060909090600070808070007080807000E0A0A0A0900070808070007080807",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000001010103030101000000000000000001010103010301010100000000",
      INIT_01 => X"0000000000030301030100000000000000000000010101030301010100000000",
      INIT_02 => X"0000000000020101000000000000000000000000000201010000000000000000",
      INIT_03 => X"0000020301030703030703010302000000000000000201010000000000000000",
      INIT_04 => X"0000060303030703070100000000000000000203010307030701010101000000",
      INIT_05 => X"0000000703030703070100000000000000000007030307030701000000000000",
      INIT_06 => X"000001070F070301010101010000000000000003010103010000000000000000",
      INIT_07 => X"0203030101070303070301010000000001010100010307030307030100010101",
      INIT_08 => X"000E07030F1F070F03010000000000000004070303070F030307010000000000",
      INIT_09 => X"000703070307030101000000000000000C0703070F070F070303010100000000",
      INIT_0A => X"0000000000000102060201000000000001030307030101010101010000000000",
      INIT_0B => X"0000000000010002030307010000000000000000000101020207030100000000",
      INIT_0C => X"0000000000000000010103030200000000000000000000010103030700000000",
      INIT_0D => X"0000000003010101010100000000000000000000000000000101010100000000",
      INIT_0E => X"0000000000010303070700000000000000000000010103070703010100000000",
      INIT_0F => X"000000000001010307070F0F0302000000000000000101030307070101010000",
      INIT_10 => X"00000000000001010303030707060000000000000001010303070F0F0F020000",
      INIT_11 => X"000000000001070F0F0701000000000000000000000001010303030707060000",
      INIT_12 => X"00000000000001030F1F1F1F0301010300000000000103070F0F0F0100010000",
      INIT_13 => X"00000000020303070E1E1E1E0E0E1C000000000000010103070F1F1F1B070E00",
      INIT_14 => X"00010204093F1E0F0703030303020303000001010244783E3F1D1F0F0F060000",
      INIT_15 => X"0000000000000101010000000000000000000000000001010100000000000000",
      INIT_16 => X"0000000001010301030101000000000000000000000103010103010000000000",
      INIT_17 => X"0000000000010201010201000000000000000000000102000002010000000000",
      INIT_18 => X"0000000001030200000203010000000000000000000102030302010000000000",
      INIT_19 => X"0000000001030203030203010000000000000000010302010102030100000000",
      INIT_1A => X"0000000103060201010206030100000000000001030602000002060301000000",
      INIT_1B => X"0000000000000000000000000000000000000001030603030303060301000000",
      INIT_1C => X"0000000000000003000000000000000000000000000000010000000000000000",
      INIT_1D => X"0000000000000001000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000010000000000000000",
      INIT_1F => X"0000000000020100000000000000000000000000000001000000000000000000",
      INIT_20 => X"0000000000000100000000000000000000000000000000000000000000000000",
      INIT_21 => X"000001000C0C07778733C3000000000000000000000101000000000000000000",
      INIT_22 => X"000000000606F707F70606000000000000000008040637C717E6020000000000",
      INIT_23 => X"00000000C3338777070C0C00010000000000000002E617C73706040800000000",
      INIT_24 => X"0000000000020101020000000000000000000000000001020100000000000000",
      INIT_25 => X"0000000000000001000000000000000000000000000001010000000000000000",
      INIT_26 => X"0000000000000001000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000001000000000000000000000000000000000100000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000010100000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000103000101000000000000000000000000000000000000000000",
      INIT_2C => X"000000000002030103030100000000000000000000030306070F070100000000",
      INIT_2D => X"0000000000020606000307030000000000000000040200010104010000000000",
      INIT_2E => X"00000000000B070F070707030000000000000000050F060D1E1C070702000000",
      INIT_2F => X"000107070F0F1F001E0E0E0E0E060200000020100000010B13020200000C0000",
      INIT_30 => X"000000000005030F0F0704140000000000000000000003030501010000000000",
      INIT_31 => X"0000000000000103010000000000000005000131190F070F3703011A02000000",
      INIT_32 => X"0000000000000101030000000000000000000000000001030301000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000103070703010000000000",
      INIT_34 => X"0000000000010002331C01040000000000000000000100000601100000000000",
      INIT_35 => X"0000000000080000110000000400000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000200000100100022000000000",
      INIT_37 => X"00000000000000000000000000000000FF8080808080808080808080808080FF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000002010000000000000000000000000000000000000000",
      INIT_3A => X"00000001070E19320661E6B42F1F130F030420704182040044CE8E0E0E7FFF0F",
      INIT_3B => X"00000000022A6919BF7FF8F0E0C0C0C0000000000001023953B45F9E775F5FB7",
      INIT_3C => X"0000000002000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"00000000000C0000000001020000000000000000000000000000000000000000",
      INIT_3E => X"039BCFC10098E4763C1E0F0300000000FF7F0E0E0E0EC4C0A4524120201C0300",
      INIT_3F => X"C0C0E0F0F8BF9F577514420004040000F0FA3FFF9F1B3B4E350B010000000000",
      INIT_40 => X"1800000807010000000000000000000018000007010000000000000000000000",
      INIT_41 => X"B8DD7F7F2F1E080000000C00141E1C0000000000000000000000000000000000",
      INIT_42 => X"77673B1B35071F0000000000000000000C0C0507000000010201010000000000",
      INIT_43 => X"0000000000000000000000000000000070663E1A35071F000000000000000000",
      INIT_44 => X"393007351B3B6777673B1B3507000000D6F007351B3B6777673B1B3507000000",
      INIT_45 => X"0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000",
      INIT_46 => X"00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000",
      INIT_47 => X"073E30000000000010387C7C380000003F1703070F0C00000200020706070300",
      INIT_48 => X"00000C00031009010001091003000C003C091F47C0C0E060C0C0808000000000",
      INIT_49 => X"0000000000000C1E120C030507030100001012120000060F0906010207070704",
      INIT_4A => X"081422C1081858526BFFD7C7DF5B000000000402091D3C5F3F1F1B0B05010000",
      INIT_4B => X"070301081858526AFFD7C6DE5A000000000000081858526AFED6C7DE5A000000",
      INIT_4C => X"0301040C2C29357F6B636F2D00000000000000040C2C29357F6B636F2C000000",
      INIT_4D => X"000301000000010101030307070E0C00000001011B1F0F0603050C0C18000000",
      INIT_4E => X"0000000001153D555515150100000000000000103031130B0018303010000000",
      INIT_4F => X"030602A05CF7D2FAFAD2F75C200206030002030707070742D2E3460407020703",
      INIT_50 => X"0700050F1F1F0D070D1F1F0F040007030700040F1F1F0D070D1F1F0F04000703",
      INIT_51 => X"000F102040000000000048B476BA79AB008000807ABB778F77BB7A8000800080",
      INIT_52 => X"AB79BA76B44800000000000000402418AB79BA76B44800000020100806010000",
      INIT_53 => X"002078FCFFFDFC7C7C3C380000000000000000000307070F0F0F0F0F0F0F0100",
      INIT_54 => X"0000000000000000000000000000000000000000060F1F1F3F3F3F3F1E080006",
      INIT_55 => X"00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000",
      INIT_56 => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C01F3F70F0C8C4C2C1C0C0C0C0C0C0C0FF",
      INIT_57 => X"FFFF00000000000000000000000000FFFFC0C0C0C1C0C1C4C8D1D0C9F0703F1F",
      INIT_58 => X"080C0F0F0F0F07070703030301010000FF00000000000000000000000000FFFF",
      INIT_59 => X"0000020000000018040000000008102000000000000000000000000000000000",
      INIT_5A => X"00000000000000003160C0E0F1FFFFFEF4C8608000000080808080C050605068",
      INIT_5B => X"FEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC",
      INIT_5C => X"0002010000000000000000000408100000000000000000000000000000000000",
      INIT_5D => X"01030111101405000003070F0F0C0000000004000200487F7F7F480002000400",
      INIT_5E => X"0000000000000001020100000000000002060302000002000003070F0F0C0000",
      INIT_5F => X"00000400004103021F0203011000040000000000000001020100000000000000",
      INIT_60 => X"0803040811232627272623110844030000000000000009020302010000000000",
      INIT_61 => X"00000000000000FFFF0000000000000000001000010306070706030100001000",
      INIT_62 => X"000000000000005F4000000000000000070F0F0E0F0F0F0E0F0F0F0F0E0F0F07",
      INIT_63 => X"0000000000000000000000000000000000000000000000FF0000000000000000",
      INIT_64 => X"80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000001030300000000000000000000",
      INIT_65 => X"0001000205050005080A020102000000000000070F0F1C1B1B1C0F0F07000000",
      INIT_66 => X"030202020300060105000000000000000000000000183933333B1F0E00000000",
      INIT_67 => X"070F183020471EFEFE1E472030180F0700010101010006010500000000000000",
      INIT_68 => X"00000000010103020203010100000000000001030F1C302626301C0F03010000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"00004040404041434FDFFF4F4F4F4F4F4F4F0706024240400000000000000000",
      INIT_6B => X"37373637373636343430303030000000000000008080808080818383C1C0C000",
      INIT_6C => X"00000000000000000000000000000000808080C0E0F0F8FC7F3F9ECF6F373737",
      INIT_6D => X"00000000000001030FFF9F0F0F0F0F0F0F0F07060202004040C0808080808000",
      INIT_6E => X"80880031381C0700014E18100189804000000004040E1E1F0000404040000000",
      INIT_6F => X"00003F4040404C53534C4040403F000000001022000000000000040000000001",
      INIT_70 => X"0000000001020404040402010000000000000304081010101010100804030000",
      INIT_71 => X"0010000000000060000000000010000000000000000001020201000000000000",
      INIT_72 => X"000000000C0E0D3D5D7D7D7E6F270E1800000000000C0E0E3D5D7D7F6F270C18",
      INIT_73 => X"00E0F0A000C000000000031F363B1958000000000607061E2C3C3F3713070C0C",
      INIT_74 => X"000000000000000000001F07351B3B670000F0A000600000000607011B3E3C34",
      INIT_75 => X"1C3E7E7870200000000080D0F0F07800000000000000000000001F07351A3E66",
      INIT_76 => X"000000000000000000000000000139290000000000000000000000000007E7B5",
      INIT_77 => X"00000060F050B0E00000070C78587C0474D8F8F87C0700000070582838300000",
      INIT_78 => X"0003070303020000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000C0C0E040001176F756C7C7C2F000000000020F058D8B0670F1D3C2C3E",
      INIT_7A => X"00000000070F0F0F0F07070301000000008080808040E0C75F093C7E5636765E",
      INIT_7B => X"060F050B0E000000000077FCF8D9FD05057559780C0700000000000107030301",
      INIT_7C => X"00040F0000070808080700070808080774D8F8F87C0700000070582838300000",
      INIT_7D => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_7E => X"000609090906000708080700070808070102040F000708080807000708080807",
      INIT_7F => X"00040F0007090904000708070007080700040F00040809060007080700070807",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"69D38E0A106C06661984F3A79D3CE0C856637FC000000000A70000000D02270D",
      INIT_01 => X"CBF2FA3D46D2308A220A87878787A6A4253E6CC7D4A63AD485B4836C9203C4AF",
      INIT_02 => X"FD6A704E9455A7BF4B7E2A036EF08A9331BF7F5C3CD60679E4248F1BBBB97D2F",
      INIT_03 => X"9E5D2D69C9086E36DC1AEB555D66A4D34D22D006D2543492B555E86A5207EA84",
      INIT_04 => X"0000000000000000000000000000000000000000000000010804012504103CBC",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"60CD6AA0321732A0970209D47C12852A20337FC2201005A0CA280D0808080A59",
      INIT_01 => X"61A22945D012801A08E3214A41695640A37221084210843A004959A254C6271C",
      INIT_02 => X"A811FF785C8105DC3972769019D1158E1630B8481B0E007A985E804FAEE54618",
      INIT_03 => X"514113304050733594234234330F3E1D484A3DD68A0A4616DA95562357155D94",
      INIT_04 => X"31E79411E7110F3C493425F30E5B4235B88D68BDC6CA0B40B7E8CE03A3424604",
      INIT_05 => X"4553F91F822B5462F9588A91C9785DFA89A4C928408744482A419991F15911B4",
      INIT_06 => X"111181B1CE0E70064F8A89CFE7F4CCDB219FBD6B50BE0BD10112A63B05D51456",
      INIT_07 => X"56049247070A421B0DE41F0B51721BB09D00481A90295AF40000FC0511811146",
      INIT_08 => X"5B27A18E90FF5C34AC212CA8193A88294EE0CD42CAF0892244110A387699A8D1",
      INIT_09 => X"119C46C31B5924014A1001451540C64E740BD380891614A01A0C29403605D0C1",
      INIT_0A => X"82C1D35242AE8A1AA82804B391EB74041294B43A338C38C30D06D86368615080",
      INIT_0B => X"292139C6ED568921620282AE3FA4141C6117480A0AE47A0851E284069105C202",
      INIT_0C => X"C83F053960A975E05D67752738AEC86A58198DCE731CD5540CC493A95414BB43",
      INIT_0D => X"05464258C107116582F308180C05C3866901A9178790FDF0690DD75F5F2D4AB9",
      INIT_0E => X"2028888B65564E9455480C82AA75440C82B153A8254466C45E4522381031170A",
      INIT_0F => X"52871FD9030B90DF77154F1D17DA114FE1031905B8F39CC1014173DEC65C80A3",
      INIT_10 => X"EEE672A508C49DA3D30B3959D119DB02A59C42C8594B187024ED19DB00A8AC1E",
      INIT_11 => X"244390FF7FD88419C95A35004224AC10C420CE4AC9A814B3C769EFEE400EEE66",
      INIT_12 => X"30ACB540C1AED35F74283058575CA8A57390EB4EBC4D0A0955027CE73D3AF4E6",
      INIT_13 => X"24BC3CE7F02849212901890E0D638111921C61829540C2B06A92430CC5588550",
      INIT_14 => X"888E7F5EAB4840238E928B6490EDB1C14A20F50194A4E1AE84B8492FD03415A2",
      INIT_15 => X"8CC06B8BC19C84601181EFF141912235999051254716F6B7952B4EEA52D9E741",
      INIT_16 => X"4AB6B43688A1C4440A30D22C4956D5C780B171602D54438FF544FD5C6A626511",
      INIT_17 => X"0E70E74F74E79E05618902E211B84168397504069DA215290B0CB1D194964342",
      INIT_18 => X"0B4A4354C8B4EA9014B0174F36F41228425AA03C34E191271054EF02021570D7",
      INIT_19 => X"456F4BD520A10D02BEC936F65FB7BBE9FD8289202B90840E0191B242C8C1AD29",
      INIT_1A => X"A4BA51D40A54A8520F4807F504A1521780201E0C135008404228289512A0AD04",
      INIT_1B => X"4EF7376FA8D331EFA6048496A4B6D40C100270DA4149520A9056AA58ED5A9152",
      INIT_1C => X"532B529ACAA327E905895C507894E50774B7A55F68216BC5773904694CD6A963",
      INIT_1D => X"9912642B664042550D63508F0A40A94A123215CE959F9334F7CFBD4A0475AF54",
      INIT_1E => X"FE9DE7343CF9CAD4A1118618AA8E8068C7273062C900A0AEF601D31BD863CBC3",
      INIT_1F => X"FEDE6603FDFBC3DFFFBFE1BBAD587E5A04A8925400012A0108F56F53EB5BD478",
      INIT_20 => X"2D1B60663FF6EABDB163F4BC357623F86E1F5F0AC5B03FFF3B3B8371ADF7FCF4",
      INIT_21 => X"F0B40B040025BF7FD93C841400018E0D08F961AF8FFDF3C39B76DFBF4F0DF2BE",
      INIT_22 => X"D602187002E04080ADB57AF96014C5B4147FD57F7C2152504C13E3000F0222BA",
      INIT_23 => X"B993CF73DFF48887FBF7DB7DF2610152B2C214C204AAE2A56C79926B60F4B0C1",
      INIT_24 => X"B1CDB408821B86792CF85CF3A173CE83B34322C58A9D19FCB052A76016EBFFBF",
      INIT_25 => X"6FB65BEFE623ACB30BA9FDF7271288CCDCE2F1EBAFD13D69D32346C6F0FF7FDE",
      INIT_26 => X"5D6710CE973FDDEB3FEE7D5C8E155FEAD1BD2BE5616A8F77A328391C0A3DD1A0",
      INIT_27 => X"7B34E99D6A1C7F87EE3FF6C99192E50092E50473BCEC2901FFB903BDE532C119",
      INIT_28 => X"32826406194132866406194132866402000D28111D0841005B7D2264215EA177",
      INIT_29 => X"040680A926BF54313287953A75FF8190CA118D2961D390A9AE1B4C7AE538C80C",
      INIT_2A => X"04820014854024E9A16274D7D5042947EA15C63A42901870D7FD8C8D08543D5E",
      INIT_2B => X"A54B0475A612BAE1485061C358A1E8F020509704F541565827A814D915088E81",
      INIT_2C => X"CFC78DD3A1C0A0E5310CCB44A346E463082027C0100543B688808C4684228468",
      INIT_2D => X"0837E2BC6B86B8301DB6EE667A0C0C10087C61DF6A31213299BF740CA54F6FA1",
      INIT_2E => X"1D4EF2B5C8D9F836EDDD65408C679FD4E87DB48FEDB7FFEDFFB7BEF731AD19F0",
      INIT_2F => X"3BFF2510E20ABE7435603FA3B43FA03F000D2F86973AD5A3C1DEEC24A8C96778",
      INIT_30 => X"614B23BD52D356AD0043A140865A5B4C3C3D22A538E351A1703D063C50EB4679",
      INIT_31 => X"0A165859058823000016040B610084A1804205A14D10963190F00A03C028140E",
      INIT_32 => X"E7F0E9C3D3D5D429423A8FE878A695D0CDDCF85685A53C52D8FB5E10D2C7C2C4",
      INIT_33 => X"EF3F3E8FDEE7FE55FFE1E0FE7A73BCE5B9DEF3D516BDE461E1DDD3C43B879B98",
      INIT_34 => X"DE244EFFFBBB8568159C37CE3EDE41445B19FFDFEDCDBE6ED445B777BFF79EEE",
      INIT_35 => X"0041F040005074100014258400010DE90001C26000000000924001AFD69F77EF",
      INIT_36 => X"5F8907A3B211B859E84A09704BB9BD35E2857D79E6F715555555555555556100",
      INIT_37 => X"FA3D024552AED985A6A1A504A034D4F802BE00AA702A81401EF6E933797F8482",
      INIT_38 => X"3F8C30843802FC1FFFF20022000AA110080940233F6DBC42421010AD6B5850E1",
      INIT_39 => X"190040030119ED5C0017FE2222B2AAA22222322AEE2222B2AAA1218634863086",
      INIT_3A => X"D234AC2000050513C1C18270FFFC27FFF704224186186180404B819100004B01",
      INIT_3B => X"000000010842108421000000000000000000018C6A0214A10100009000282918",
      INIT_3C => X"06240C6318C60000000000000000004210842108421084210842108400000000",
      INIT_3D => X"041511111010008E8000000004934DE793F9BF9A7F24D2692E925B25BA59A524",
      INIT_3E => X"244473C6E3DF3A4B29459EC844011A9F3B287779220220220998999226EA3355",
      INIT_3F => X"18FEC6060C36186A01647377D62C19B811BD0466433F0706FBCC6E690337EF03",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00003C5CBCFCFCF8B8F8FCFD9F8F06000000000039FFFFBFE8E5E7FFFF000000",
      INIT_01 => X"000060F8F8F8FBF7FFFFFFFEF000000000000000181DFFFFFBF8FCFC1C1C1C1E",
      INIT_02 => X"00008080C0C0C044DEFEFEFCF8F0808000000080E0F0F3FFBFFFFFFEF0C08000",
      INIT_03 => X"0000000000000000000000000000000000C0C0FDFFFFFFFBFBFFFFFFFDC0C000",
      INIT_04 => X"000000C0F9FFFFFFF8FDFFFFFF0000000000000039FFFFBFF8FDFFFF1F000000",
      INIT_05 => X"00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600",
      INIT_06 => X"0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E",
      INIT_07 => X"000C060F9FFEFFFFBFFEFEFCF80080801C4CCC4C7CFCFCDCFEFFFFCE9C180C04",
      INIT_08 => X"000000008080C0C0E0E0E0E0E00000000025361F0E0E6FFFD3E18183A0808000",
      INIT_09 => X"0040C0E0E0E0E0E0E0E0E0E0E0C04000000040C0C0C0C0C0C0C0C08080800000",
      INIT_0A => X"0000C0E0F0F0F8B878F8F0F0E0C000008080000000C0E0E0C0C0E0F0E0E0E060",
      INIT_0B => X"E000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0",
      INIT_0C => X"0000C0E0F07038B8B858B070E0C00000000000F8FCFDFDFDFDFDFDFCF8000000",
      INIT_0D => X"E000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"02140A4202780000000000424448424000000000008080808F80008000000000",
      INIT_10 => X"FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CCFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC",
      INIT_11 => X"E0E0D8B8BCBCBCBCBCBCBCBCBCB8D8E0FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC",
      INIT_12 => X"0000408080C080C08000C08080400000F0D8F8D88CDCFCDC8CDCFCDC8CD8F8D0",
      INIT_13 => X"000000060305070303030507E30703010C1C1C140C0C08040404040000000000",
      INIT_14 => X"000000000080406030301000181D1A0EE0000000000000000000804000000000",
      INIT_15 => X"0018F8B070E040000000000000000000E003010000000080C0603C0300000000",
      INIT_16 => X"C6CFFFFF5E0E0C000307070503030703000001030383810733FE780000000000",
      INIT_17 => X"0000000107FC0000000000C03C07010003078783C1C0E0E0E0E0600000000000",
      INIT_18 => X"0000000007070707073342000000804060D0D8DCDCDCEEF67E3E1C3060C00000",
      INIT_19 => X"0000008000000000000000000000000000000000000000000000000080000000",
      INIT_1A => X"0000000000000020202060400000000000000000000000006000000000000000",
      INIT_1B => X"0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"00008040E0301854541830E040800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"00003CFE86333B7B730386FE7800000020507050D8888804048888D850705020",
      INIT_1F => X"000000000000000000000000000000000038FC86327B79F9F9710386FC788000",
      INIT_20 => X"0008387C8F01075B84CF3D0F38F6800000020C302A05356FA79403EB64140000",
      INIT_21 => X"44019D7B878F9C78BCBC0E83FE040D00CC259EEC04239E70181C07C9F43D130C",
      INIT_22 => X"0054007C7C746C54644C5C7C7C00540010101010101010101010101010101010",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"01FE01FFF7F7FFF7F7FFF7F7FFF7FF0100000000000000000000000000000000",
      INIT_25 => X"60F0F070F0F070F0F0F070F0F0F0F0E000000000000000000000000000000000",
      INIT_26 => X"00BC7C0EC6E6E3C1810121D336ECDA70000008042D0B578FDEF8C0A008583000",
      INIT_27 => X"000000000000000000000000000000001CBE6683E1F1F1F1E10302F63468F020",
      INIT_28 => X"0000000080C0E0E0E0E0C080000000000000000080C0E0E0E0E0C08000000000",
      INIT_29 => X"000000000000000000000000000000000000000080C0E0E0E0E0C08000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"00000080C0603030303060C08000000000C0E030180C0C0C0C0C0C1830E0C000",
      INIT_31 => X"008488902000001C0000002090888400000000000080C06060C0800000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00040E0E0E6CECECEEEEEEEECC8C0E0400FE020202020202020202020202FE00",
      INIT_3A => X"80000000800000FC0204008000000080000000DE3E7E7E7E7E7E3EDE00000000",
      INIT_3B => X"00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000",
      INIT_3C => X"0C3EFFFFFBD0F8FEFEA0CC6C0850F0E0008C8CDEFEBEFCF8F8F8BCFCDC9CBC38",
      INIT_3D => X"0020E02000C0202020C000C0202020C070F8F0FFFFBF7F7F3D017B0905073F5E",
      INIT_3E => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_3F => X"00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0",
      INIT_40 => X"00003C5CBCFCFCF8B8F8FCFD9F8F06000000000039FFFFBFE8E5E7FFFF000000",
      INIT_41 => X"000060F8F8F8FBF7FFFFFFFEF000000000000000181DFFFFFBF8FCFC1C1C1C1E",
      INIT_42 => X"00008080C0C0C044DEFEFEFCF8F0808000000080E0F0F3FFBFFFFFFEF0C08000",
      INIT_43 => X"0000000000000000000000000000000000C0C0FDFFFFFFFBFBFFFFFFFDC0C000",
      INIT_44 => X"000000C0F9FFFFFFF8FDFFFFFF0000000000000039FFFFBFF8FDFFFF1F000000",
      INIT_45 => X"00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600",
      INIT_46 => X"0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E",
      INIT_47 => X"000C060F9FFEFFFFBFFEFEFCF80080801C4CCC4C7CFCFCDCFEFFFFCE9C180C04",
      INIT_48 => X"000000008080C0C0E0E0E0E0E00000000025361F0E0E6FFFD3E18183A0808000",
      INIT_49 => X"0040C0E0E0E0E0E0E0E0E0E0E0C04000000040C0C0C0C0C0C0C0C08080800000",
      INIT_4A => X"0000C0E0F0F0F8B878F8F0F0E0C000008080000000C0E0E0C0C0E0F0E0E0E060",
      INIT_4B => X"E000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0",
      INIT_4C => X"0000C0E0F07038B8B858B070E0C00000000000F8FCFDFDFDFDFDFDFCF8000000",
      INIT_4D => X"E000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"02140A4202780000000000424448424000000000008080808F80008000000000",
      INIT_50 => X"FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CCFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC",
      INIT_51 => X"E0E0D8B8BCBCBCBCBCBCBCBCBCB8D8E0FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC",
      INIT_52 => X"0000408080C080C08000C08080400000F0D8F8D88CDCFCDC8CDCFCDC8CD8F8D0",
      INIT_53 => X"000000060305070303030507E30703010C1C1C140C0C08040404040000000000",
      INIT_54 => X"000000000080406030301000181D1A0EE0000000000000000000804000000000",
      INIT_55 => X"0018F8B070E040000000000000000000E003010000000080C0603C0300000000",
      INIT_56 => X"C6CFFFFF5E0E0C000307070503030703000001030383810733FE780000000000",
      INIT_57 => X"0000000107FC0000000000C03C07010003078783C1C0E0E0E0E0600000000000",
      INIT_58 => X"0000000007070707073342000000804060D0D8DCDCDCEEF67E3E1C3060C00000",
      INIT_59 => X"0000008000000000000000000000000000000000000000000000000080000000",
      INIT_5A => X"0000000000000020202060400000000000000000000000006000000000000000",
      INIT_5B => X"0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"00008040E0301854541830E040800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"00003CFE86333B7B730386FE7800000020507050D8888804048888D850705020",
      INIT_5F => X"000000000000000000000000000000000038FC86327B79F9F9710386FC788000",
      INIT_60 => X"0008387C8F01075B84CF3D0F38F6800000020C302A05356FA79403EB64140000",
      INIT_61 => X"44019D7B878F9C78BCBC0E83FE040D00CC259EEC04239E70181C07C9F43D130C",
      INIT_62 => X"0054007C7C746C54644C5C7C7C00540010101010101010101010101010101010",
      INIT_63 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_64 => X"01FE01FFF7F7FFF7F7FFF7F7FFF7FF0100000000000000000000000000000000",
      INIT_65 => X"60F0F070F0F070F0F0F070F0F0F0F0E000000000000000000000000000000000",
      INIT_66 => X"00BC7C0EC6E6E3C1810121D336ECDA70000008042D0B578FDEF8C0A008583000",
      INIT_67 => X"000000000000000000000000000000001CBE6683E1F1F1F1E10302F63468F020",
      INIT_68 => X"0000000080C0E0E0E0E0C080000000000000000080C0E0E0E0E0C08000000000",
      INIT_69 => X"000000000000000000000000000000000000000080C0E0E0E0E0C08000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"00000080C0603030303060C08000000000C0E030180C0C0C0C0C0C1830E0C000",
      INIT_71 => X"008488902000001C0000002090888400000000000080C06060C0800000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"00040E0E0E6CECECEEEEEEEECC8C0E0400FE020202020202020202020202FE00",
      INIT_7A => X"80000000800000FC0204008000000080000000DE3E7E7E7E7E7E3EDE00000000",
      INIT_7B => X"00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000",
      INIT_7C => X"0C3EFFFFFBD0F8FEFEA0CC6C0850F0E0008C8CDEFEBEFCF8F8F8BCFCDC9CBC38",
      INIT_7D => X"0020E02000C0202020C000C0202020C070F8F0FFFFBF7F7F3D017B0905073F5E",
      INIT_7E => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_7F => X"00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000080C080C0E0C080000000000000000080C080E080C0800000000000",
      INIT_01 => X"00000000000080C0A0E0E0300000000000000000008080C080E0E02000000000",
      INIT_02 => X"0000000080C0C0C0A0E0E020000000000000000080C0C0C0A0E0E02000000000",
      INIT_03 => X"00000080C0C080E0E080C0C0800000000000000080C0C0C0A0E0E02000000000",
      INIT_04 => X"0000000080C0C0E0F0F0C0E0800000000000000080C0C0E0F0F0C0C000000000",
      INIT_05 => X"0000000080C0E0E0C0F0F070500000000000000080C0C0E0F0F0F06040000000",
      INIT_06 => X"000080C0C0C0E0E0E060E0E0C0C0000000000080C0C0E0E0D0F070F090000000",
      INIT_07 => X"000080C0E0C0F0F0F8F8C0F0E0C080000080C0E0C0C0F0F8F8F0C0C0E0C08000",
      INIT_08 => X"00000080C0C0E0D0F0F8F8786040000000000080C0E0C0F0F0F8F8C070604000",
      INIT_09 => X"0080C0E0E0F0F0F0F0E8F8787858180000008080C0C0E0E0E0D0F0F8F8F8D080",
      INIT_0A => X"000000000000000000000000000000000080C0E0E0E0F0F0F0B0F0F0F0606020",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"00000000000080A0C0C080000000000000000000000000008080C00000000000",
      INIT_0D => X"00000000000080808080808080000000000000000080E0C08080000000000000",
      INIT_0E => X"0080C0C080808080C0C0C0E0C0800000000080C08080000000008080C0800000",
      INIT_0F => X"0080C0C0C080800000000000000000000080C0C0C0808080808080C080000000",
      INIT_10 => X"00406060C0808000000000000000000000406040C08080000000000000000000",
      INIT_11 => X"4060E040C0808080808080C040E0604000406060C08080000000000000000000",
      INIT_12 => X"2030383060C0C0C080808080808080004060F060E0C0C0C0C0C0C0C0C0E0C080",
      INIT_13 => X"040CBCC08080000000000000000000000818B0F0C0C0C0808080808080800000",
      INIT_14 => X"00400000C0F4DCFCF8F8F0F0C0C08000000020F0190E021CF8B0F08000000000",
      INIT_15 => X"000000000080C0C0C08000000000000000000000000000800000000000000000",
      INIT_16 => X"00000000008040C0408000000000000000000000000080C0C080000000000000",
      INIT_17 => X"0000000000804080804080000000000000000000008040C0C040800000000000",
      INIT_18 => X"00000000C060A06060A060C00000000000000000008040000040800000000000",
      INIT_19 => X"00000000C060A00000A060C000000000000000004060A0C0C0A0604000000000",
      INIT_1A => X"0000004060B0A0C0C0A0B06040000000000000C060B0E06060E0B060C0000000",
      INIT_1B => X"00000000000000808000000000000000000000C060B0A00000A0B060C0000000",
      INIT_1C => X"00000000000000C0000000000000000000000000000000C00000000000000000",
      INIT_1D => X"0000000000000080400000000000000000000000000000800000000000000000",
      INIT_1E => X"0000000000000080000000000000000000000000000000806000000000000000",
      INIT_1F => X"0000000000000080400000000000000000000000000000804000000000000000",
      INIT_20 => X"0000000000000080800000000000000000000000000000800000000000000000",
      INIT_21 => X"81C1C3E7FF7F7F7FB8383C180800000000000000000000808000000000000000",
      INIT_22 => X"0020707071777F7F7F7771707020000040E0E173777F7F7F7770383810000000",
      INIT_23 => X"000008183C38B87F7F7FFFE7C3C18100000010383870777F7F7F7773E1E04000",
      INIT_24 => X"0000000000408080400000000000000000000000008040204080000000000000",
      INIT_25 => X"0000000000008040800000000000000000000000008040408000000000000000",
      INIT_26 => X"0000000000008000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000800000000000000000000000000000800000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000060006060000000000000000000000000000000000000000000",
      INIT_2C => X"00000000006080E0F0F04080000000000000000060F060F03870E0A080000000",
      INIT_2D => X"000000000080C0006040400000000000000000000810A0C0C040106000000000",
      INIT_2E => X"0000000000E0E0C0E0D0504000000000000000C0E0C0F078B06070F060000000",
      INIT_2F => X"001078787070787800F8F870F0B8080000000808100080C0C0C0000008040000",
      INIT_30 => X"0000102040F010C0F090900020000000000000000080A0A0C080200000000000",
      INIT_31 => X"0000000000000080C0800000000000000000A00430E0E0E0D88000C044000000",
      INIT_32 => X"00000000000000C0808000000000000000000000000080C0C080000000000000",
      INIT_33 => X"00000000000890086090280000000000000000000080C0E0E0C0800000000000",
      INIT_34 => X"0000040004102CB0F8FCF0D8301800000000000004502078FCB8500008000000",
      INIT_35 => X"0000000028000018FC38108004000000000000000008420C3C1C081000000000",
      INIT_36 => X"0000000000000000000000000000000000000004402830787CF01C0804000C00",
      INIT_37 => X"00000000000000000000000000000000FF0101010101010101010101010101FF",
      INIT_38 => X"00008000000000000000010113070200000000000000010202020303060C1020",
      INIT_39 => X"000000000080420302060B3F1B13173F00000000000001010000010207000001",
      INIT_3A => X"000000F1BF1F1E138788B891E0D6FBF4F00C0731E80864F2F0F2F397F7FFFFFF",
      INIT_3B => X"0001012533D31FDDFFFF1F0F0F03030F000000000000086BB6FCB9EFDEFFFFF7",
      INIT_3C => X"0303010001010000004000000000000040402010080C02010000000000000000",
      INIT_3D => X"6F4713CB0F1A020100000404000000001A010000010000000202000810000000",
      INIT_3E => X"B836444162051A391E3DFEE701000000FFFFF797F3F2F0F36400E0051F20C080",
      INIT_3F => X"03030F0F1EFEFD3F37B7100104080202F5EEFDDEB57296A42080000000000000",
      INIT_40 => X"1D3C7CE4E0C3C1000101010B060000000161C1C0C0C120000000000000000000",
      INIT_41 => X"BCFCF8B01020000206040C0C00000000200409010106101C1C0C180000000000",
      INIT_42 => X"AAA6AEFCF8B81000040F0F060C00000050A0A0E060010302C644800000000000",
      INIT_43 => X"00000000000000000000000000000000AAA6AEFCF8B81000040F0F060C000000",
      INIT_44 => X"8010088880838F8F8E9E9C98300000004020009080838F8F8E9E9C9830000000",
      INIT_45 => X"C0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600",
      INIT_46 => X"C0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E",
      INIT_47 => X"F1100810000000000000000000000000D8C89CFCFC7C38383070E07080920A06",
      INIT_48 => X"000000000010D82CFE2CD81000000000FEFEBE1E0E0C08110103070300000000",
      INIT_49 => X"10180828A0A008102000C0E0B0A0A08010181010000000000000E0F0F8B81808",
      INIT_4A => X"0000C0E0C01C3C3C383C3C1C1C183000001C1C0C80E0FCFDE7F3F0F8F8FDE703",
      INIT_4B => X"80800000183C1C1C1C1C1E1C1C3C3800041A0161617ABE3E6ECC000C1C3C1800",
      INIT_4C => X"C0C080000C3C3E3E1C1C1C3CFC3C180000000C0C0C08040E1E1E3EFCFC3C1C00",
      INIT_4D => X"008080E0F0F0F0F8F8F8F8B83070600000E0E0E0E0C00000F0F8F8FC78000000",
      INIT_4E => X"000000F0F8F8FCFCFCF4E898F000000000000000008080000000000000000000",
      INIT_4F => X"0000001078F8FC7878F8FC7C100000000030F0F8F8F0702021933290F0A0F0E0",
      INIT_50 => X"E8FCECC6EEFE6E466EFEEEC6ECFCE870F0ECDCDEDEDE5E5E5EDEDEDEDCECF070",
      INIT_51 => X"081038301830181838380818000000000000000080C080C080C0800000000000",
      INIT_52 => X"000000003050703030507030707030100000000000060A0E06060C060CEE0402",
      INIT_53 => X"0000000000804000000000000000000000000028F0F0F4F8F8F8F8F0E0E0E0E0",
      INIT_54 => X"1E1F353831202060200000000000000000000000000000101060C000000000E1",
      INIT_55 => X"00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000",
      INIT_56 => X"00000000000000000000000000000000FFFF00400040000040004000000000FF",
      INIT_57 => X"FCFE070B1323830383030383038303FFFF00000000000000000000000000FFFF",
      INIT_58 => X"0000E0E0C0C0CECEECFCFEFCFCF8F060FF23032303032303230B0B130B07FEFC",
      INIT_59 => X"00000000804000000000070F276F5F5F5FDF9F6FFFFEF9720100010000000000",
      INIT_5A => X"00000000000000000080808080C04050602020303810141810080C0C0A060703",
      INIT_5B => X"000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800",
      INIT_5C => X"0000088009020080492A087E082A498000000000000000000000000000000000",
      INIT_5D => X"000080C0C0606070C0008080808000000000000000307870F070783000000000",
      INIT_5E => X"04484428241014C44CD014000000000000000000208000608000808080800000",
      INIT_5F => X"0040088090C0E460FC60E0C880A008000C0408040804C844CC10140000000000",
      INIT_60 => X"00C0241088C464E4E464C4881020C8000000002000008040C040800000800000",
      INIT_61 => X"00000000000000FFFF000000000000001000000080C060E0E060C08200000000",
      INIT_62 => X"00000000000000FF000000000000000080F0800000E0000000C0E0800000F000",
      INIT_63 => X"0E0E000000060E0E1C1A1A1C0E0E060000000000000004F00001020000000000",
      INIT_64 => X"01DFFFDF5F5F5FDF5F5FDF5F5F5FDF010000008080860E0E1C1A1A1C0E0E0600",
      INIT_65 => X"E07070F07070F0707070F0707070706000010181C0006064646000C081010100",
      INIT_66 => X"008080808C1060008060100C0000000000000060208000000000000000000000",
      INIT_67 => X"800000000000001C020400000000000080404040C00000AA5600000000000000",
      INIT_68 => X"0060F0F098080C94940C0898F0F06000000080C0F0380C74740C38F0C0800000",
      INIT_69 => X"04040404040404000004040404040404181818183C2424242424243C18181818",
      INIT_6A => X"FFEFFFEBFBEBABAFAFBDF9F0E0C0C08080000000804020381B03000000000000",
      INIT_6B => X"202020E0E02022353835222040800000C0E0F0F0E080F0F078F8FCFCFEEEFFEF",
      INIT_6C => X"000000000000000000000000000000002020223538352220E0E0202020202020",
      INIT_6D => X"FFEFFFEBFBEBABAFAFBDF9F0E0C0C08080000000804020381B03000000000000",
      INIT_6E => X"0C1281C9E5350505C50525C98101120C000000000000FEDEDCE8E8E4FEEEFFEF",
      INIT_6F => X"0000E010080804F4F454080810E000000020040A02400200020202CA44000800",
      INIT_70 => X"000000008040202020204080000000000000C020100808080808081020C00000",
      INIT_71 => X"8004000000000003000000000004800000000000000080404080000000000000",
      INIT_72 => X"00000000000006030504418181080819000000000000000000C02076C103010C",
      INIT_73 => X"0000000000000E130101C0F0F85CA4AC0000060307058080E0B1B9B1E0606120",
      INIT_74 => X"000000000C060F0F040010B8F8FCBEAA0000000000000000000C86C6FF7F5F59",
      INIT_75 => X"00000000000000000000000000000000000000000C060F0F040010B8F8FCBEAA",
      INIT_76 => X"00000000000000000000000E01C0C04000000000000000000000000000020101",
      INIT_77 => X"0000000000180C060200804058BCAAAAA6AEBC58408602060404000000000000",
      INIT_78 => X"73FFFFF8F8F87021123E04F67A183F5E00000000000000000000000000000000",
      INIT_79 => X"0000000002020000E270BCB1A1A1E0E0000000000000000000000C9C8E467250",
      INIT_7A => X"0000000080C0E0F0F0F0F0E0C00000000000000000000001C1F1F8DDDCCDCCCE",
      INIT_7B => X"000000000000000001010183BABCAAAAA6AEBCB8810101010000000080000080",
      INIT_7C => X"0020E02000C0202020C000C0202020C0A6AEBC58408602060404000000000000",
      INIT_7D => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_7E => X"00C0202020C000C02020C000C02020C0C04040E000C0202020C000C0202020C0",
      INIT_7F => X"0000E000C02020C000C020C000C020C00000E00060A0202000C020C000C020C0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0003030303000303030103030202030300000303020303030303000003000303",
      INIT_01 => X"0000020203030303000003000303030300030301000003030303020300030303",
      INIT_02 => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_03 => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_04 => X"0000020200030303030103030202030300000303020303030303000003000303",
      INIT_05 => X"0000020203030303000002020003030300000202000303030000020200030303",
      INIT_06 => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_07 => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_08 => X"0000030302020303030103030202030300000303020303030303000003000303",
      INIT_09 => X"0000020203030303000003030202030300000303020203030000030302020303",
      INIT_0A => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_0B => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_0C => X"0203000003000303030103030202030300000303020303030303000003000303",
      INIT_0D => X"0000020203030303020300000300030302030000030003030203000003000303",
      INIT_0E => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_0F => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_10 => X"0003030303000303030103030202030300000303020303030303000003000303",
      INIT_11 => X"0000020203030303000003000303030300030301000003030303020300030303",
      INIT_12 => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_13 => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_14 => X"0000020200030303030103030202030300000303020303030303000003000303",
      INIT_15 => X"0000020203030303000002020003030300000202000303030000020200030303",
      INIT_16 => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_17 => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_18 => X"0000030302020303030103030202030300000303020303030303000003000303",
      INIT_19 => X"0000020203030303000003030202030300000303020203030000030302020303",
      INIT_1A => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_1B => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_1C => X"0203000003000303030103030202030300000303020303030303000003000303",
      INIT_1D => X"0000020203030303020300000300030302030000030003030203000003000303",
      INIT_1E => X"0202000303000303010100000301030301010003000003030003020203030303",
      INIT_1F => X"0303030302030303030002020302030300030203030303030300000000000303",
      INIT_20 => X"0003030303000303000303010300030301010301000003030101030300000303",
      INIT_21 => X"0203000000000303030300030203030300030001030303030003010103030303",
      INIT_22 => X"0003030300000303000302030303030300030303010103030101000003030303",
      INIT_23 => X"0303020300000303030300000203030300000303000003030000030300030303",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0103000003000303000000000300030300000203000003030303020203000303",
      INIT_31 => X"0202000001030303000301000300030300000100030003030003000003000303",
      INIT_32 => X"0103020300030303000002030302030302020003010303030201030003030303",
      INIT_33 => X"0000010303000303000001030303030300000103030003030000020303030303",
      INIT_34 => X"0101000303030303010100030303030300000203000003030303020203000303",
      INIT_35 => X"0202000001030303010100000303030301010003030303030101000303030303",
      INIT_36 => X"0103020300030303000002030302030302020003010303030201030003030303",
      INIT_37 => X"0000010303000303000001030303030300000103030003030000020303030303",
      INIT_38 => X"0203010003000303020301000300030300000203030003030303020203000303",
      INIT_39 => X"0202000001030303020301000300030302030100030003030203010003000303",
      INIT_3A => X"0103020300030303000002030302030302020003010303030201030003030303",
      INIT_3B => X"0000010301000303000001030303030300000103030003030000020303030303",
      INIT_3C => X"0000000001000303000000000100030300000203000003030303020203000303",
      INIT_3D => X"0202000001030303000000000100030300000000010003030000000001000303",
      INIT_3E => X"0103020300030303000002030302030302020003010303030201030003030303",
      INIT_3F => X"0000010303000303000001030303030300000000030003030000020303030303",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => douta(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0302000103030303030300010000030300000001000003030001030201020303",
      INIT_01 => X"0000000001010303030203030001030300000001000003030001000000010303",
      INIT_02 => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_03 => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_04 => X"0000000000010303030300010000030300000001000003030001030201020303",
      INIT_05 => X"0000000001010303000000000001030300000000000103030000000000010303",
      INIT_06 => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_07 => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_08 => X"0302010300010303030300010000030300000001000003030001030201020303",
      INIT_09 => X"0000000001010303030201030001030303020103000103030302010300010303",
      INIT_0A => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_0B => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_0C => X"0000030203030303030300010000030300000001000003030001030201020303",
      INIT_0D => X"0000000001010303000003020303030300000302030303030000030203030303",
      INIT_0E => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_0F => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_10 => X"0302000103030303030300010000030300000001000003030001030201020303",
      INIT_11 => X"0000000001010303030203030001030300000001000003030001000000010303",
      INIT_12 => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_13 => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_14 => X"0000000000010303030300010000030300000001000003030001030201020303",
      INIT_15 => X"0000000001010303000000000001030300000000000103030000000000010303",
      INIT_16 => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_17 => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_18 => X"0302010300010303030300010000030300000001000003030001030201020303",
      INIT_19 => X"0000000001010303030201030001030303020103000103030302010300010303",
      INIT_1A => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_1B => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_1C => X"0000030203030303030300010000030300000001000003030001030201020303",
      INIT_1D => X"0000000001010303000003020303030300000302030303030000030203030303",
      INIT_1E => X"0000000103030303000100000303030300010001000003030001000001010303",
      INIT_1F => X"0303000100000303030300000002030300010000000103030303030200000303",
      INIT_20 => X"0302000103030303000000010303030302030001030203030203000103020303",
      INIT_21 => X"0000000003020303000100000000030300010000000103030000020300010303",
      INIT_22 => X"0000000100000303000000000001030303020001020303030203000000010303",
      INIT_23 => X"0001000003020303000100000000030303020001000003030302000100000303",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0001000003030303020100000303030300000000020103030001000003030303",
      INIT_31 => X"0000000001010303030203000303030300000300030303030000000003030303",
      INIT_32 => X"0000030200010303000000000303030300000001010103030000020100010303",
      INIT_33 => X"0000000000010303000000000001030300000000030303030000030200010303",
      INIT_34 => X"0000030200000303000003020000030300000000020103030001000003030303",
      INIT_35 => X"0000000001010303000003020000030300000302000003030000030200000303",
      INIT_36 => X"0000030200010303000000000303030300000001010103030000020100010303",
      INIT_37 => X"0000000000010303000000000001030300000000030303030000030200010303",
      INIT_38 => X"0000030003030303000003000303030300000000030303030001000003030303",
      INIT_39 => X"0000000001010303000003000303030300000300030303030000030003030303",
      INIT_3A => X"0000030200010303000000000303030300000001010103030000020100010303",
      INIT_3B => X"0000000001030303000000000001030300000000030303030000030200010303",
      INIT_3C => X"0201000000010303020100000001030300000000020103030001000003030303",
      INIT_3D => X"0000000001010303020100000001030302010000000103030201000000010303",
      INIT_3E => X"0000030200010303000000000303030300000001010103030000020100010303",
      INIT_3F => X"0000000000010303000000000001030300000302030303030000030200010303",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => douta(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455",
      INIT_01 => X"342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9",
      INIT_02 => X"808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481",
      INIT_03 => X"69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314",
      INIT_04 => X"86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8",
      INIT_05 => X"AB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A",
      INIT_06 => X"3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31",
      INIT_08 => X"E053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8",
      INIT_09 => X"FE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE",
      INIT_0A => X"03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F",
      INIT_0B => X"247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A",
      INIT_0C => X"BE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_11 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_12 => X"C540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500",
      INIT_17 => X"050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F",
      INIT_18 => X"9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00",
      INIT_19 => X"1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290",
      INIT_1A => X"89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8",
      INIT_1B => X"12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA",
      INIT_1C => X"88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8",
      INIT_1D => X"0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8",
      INIT_1E => X"AA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2",
      INIT_1F => X"8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720",
      INIT_20 => X"8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88",
      INIT_21 => X"E6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4",
      INIT_22 => X"80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2",
      INIT_23 => X"2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000",
      INIT_24 => X"0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2",
      INIT_25 => X"881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884",
      INIT_27 => X"FFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000",
      INIT_29 => X"601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A",
      INIT_2A => X"277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496",
      INIT_2B => X"044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE",
      INIT_2C => X"4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452",
      INIT_2D => X"E7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204",
      INIT_2E => X"E747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053",
      INIT_30 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_31 => X"D4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4",
      INIT_32 => X"0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227",
      INIT_33 => X"7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7",
      INIT_34 => X"81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5",
      INIT_36 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_37 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_38 => X"F4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402",
      INIT_39 => X"7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24",
      INIT_3A => X"62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B",
      INIT_3B => X"E481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4",
      INIT_3C => X"6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783",
      INIT_3D => X"FFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455",
      INIT_41 => X"342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9",
      INIT_42 => X"808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481",
      INIT_43 => X"69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314",
      INIT_44 => X"86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8",
      INIT_45 => X"AB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A",
      INIT_46 => X"3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31",
      INIT_48 => X"E053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8",
      INIT_49 => X"FE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE",
      INIT_4A => X"03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F",
      INIT_4B => X"247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A",
      INIT_4C => X"BE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_51 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_52 => X"C540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500",
      INIT_57 => X"050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F",
      INIT_58 => X"9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00",
      INIT_59 => X"1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290",
      INIT_5A => X"89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8",
      INIT_5B => X"12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA",
      INIT_5C => X"88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8",
      INIT_5D => X"0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8",
      INIT_5E => X"AA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2",
      INIT_5F => X"8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720",
      INIT_60 => X"8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88",
      INIT_61 => X"E6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4",
      INIT_62 => X"80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2",
      INIT_63 => X"2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000",
      INIT_64 => X"0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2",
      INIT_65 => X"881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884",
      INIT_67 => X"FFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000",
      INIT_69 => X"601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A",
      INIT_6A => X"277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496",
      INIT_6B => X"044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE",
      INIT_6C => X"4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452",
      INIT_6D => X"E7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204",
      INIT_6E => X"E747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053",
      INIT_70 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_71 => X"D4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4",
      INIT_72 => X"0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227",
      INIT_73 => X"7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7",
      INIT_74 => X"81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5",
      INIT_76 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_77 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_78 => X"F4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402",
      INIT_79 => X"7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24",
      INIT_7A => X"62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B",
      INIT_7B => X"E481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4",
      INIT_7C => X"6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783",
      INIT_7D => X"FFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455",
      INIT_01 => X"342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9",
      INIT_02 => X"808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481",
      INIT_03 => X"69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314",
      INIT_04 => X"86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8",
      INIT_05 => X"AB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A",
      INIT_06 => X"3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31",
      INIT_08 => X"E053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8",
      INIT_09 => X"FE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE",
      INIT_0A => X"03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F",
      INIT_0B => X"247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A",
      INIT_0C => X"BE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_11 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_12 => X"C540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500",
      INIT_17 => X"050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F",
      INIT_18 => X"9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00",
      INIT_19 => X"1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290",
      INIT_1A => X"89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8",
      INIT_1B => X"12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA",
      INIT_1C => X"88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8",
      INIT_1D => X"0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8",
      INIT_1E => X"AA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2",
      INIT_1F => X"8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720",
      INIT_20 => X"8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88",
      INIT_21 => X"E6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4",
      INIT_22 => X"80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2",
      INIT_23 => X"2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000",
      INIT_24 => X"0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2",
      INIT_25 => X"881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884",
      INIT_27 => X"FFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000",
      INIT_29 => X"601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A",
      INIT_2A => X"277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496",
      INIT_2B => X"044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE",
      INIT_2C => X"4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452",
      INIT_2D => X"E7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204",
      INIT_2E => X"E747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053",
      INIT_30 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_31 => X"D4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4",
      INIT_32 => X"0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227",
      INIT_33 => X"7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7",
      INIT_34 => X"81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5",
      INIT_36 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_37 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_38 => X"F4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402",
      INIT_39 => X"7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24",
      INIT_3A => X"62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B",
      INIT_3B => X"E481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4",
      INIT_3C => X"6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783",
      INIT_3D => X"FFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455",
      INIT_41 => X"342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9",
      INIT_42 => X"808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481",
      INIT_43 => X"69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314",
      INIT_44 => X"86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8",
      INIT_45 => X"AB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A",
      INIT_46 => X"3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31",
      INIT_48 => X"E053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8",
      INIT_49 => X"FE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE",
      INIT_4A => X"03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F",
      INIT_4B => X"247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A",
      INIT_4C => X"BE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_51 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_52 => X"C540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500",
      INIT_57 => X"050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F",
      INIT_58 => X"9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00",
      INIT_59 => X"1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290",
      INIT_5A => X"89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8",
      INIT_5B => X"12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA",
      INIT_5C => X"88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8",
      INIT_5D => X"0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8",
      INIT_5E => X"AA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2",
      INIT_5F => X"8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720",
      INIT_60 => X"8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88",
      INIT_61 => X"E6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4",
      INIT_62 => X"80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2",
      INIT_63 => X"2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000",
      INIT_64 => X"0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2",
      INIT_65 => X"881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884",
      INIT_67 => X"FFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000",
      INIT_69 => X"601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A",
      INIT_6A => X"277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496",
      INIT_6B => X"044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE",
      INIT_6C => X"4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452",
      INIT_6D => X"E7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204",
      INIT_6E => X"E747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053",
      INIT_70 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_71 => X"D4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4",
      INIT_72 => X"0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227",
      INIT_73 => X"7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7",
      INIT_74 => X"81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5",
      INIT_76 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_77 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_78 => X"F4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402",
      INIT_79 => X"7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24",
      INIT_7A => X"62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B",
      INIT_7B => X"E481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4",
      INIT_7C => X"6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783",
      INIT_7D => X"FFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6A14003408B908C638541A54808A33F2A801C6A3F043378000348B86AFAE2755",
      INIT_01 => X"5418A808C6A3C51BFBD5ABD5F8160475142BE90034AFAE2716C6A9F803FA1CE9",
      INIT_02 => X"9A41C6A9F903FA54E97A54D504B949E97A546A14D56A14808A03B936C638541A",
      INIT_03 => X"D48301C6A3F0433780808A83AE1F73E66F1F6FE66FFE4104751461E97A54D57F",
      INIT_04 => X"FFFFFFFFFFFFFFFFFF0104918675B4930479B430B9080481F2370980B408B800",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"04030201040302010403020100000000FFFF000C0A0B0A000900080807050605",
      INIT_08 => X"262695241E569EB6D5080400D443B417C641B4F017C6601737200F53378020B8",
      INIT_09 => X"FA58F2F9A520BB02BA06B93C96FBC9F60403C7F60403F04337807A44ABAEAF27",
      INIT_0A => X"96F919AB6B1737FA8724B587E64003FB1B8776FBB9AB6B17376797FA87E9AB6B",
      INIT_0B => X"6B67976797FA84E69003FB05B983E6D803FB87246E7606B9AA1F53777777FB87",
      INIT_0C => X"97FBB9249540BB40BA04B97A44AEE053E747FBAF1F53E747FBCB8712A58724AB",
      INIT_0D => X"FBAF3F537777FB04B9ABAA6A173767976797FA202485AD96F853FAB9E9AB6B67",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76C432C47A44AEC0537777",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_11 => X"54AA46F25BC62754F8841BFB83E31BFB3496F1112D96FB30B98320E820962754",
      INIT_12 => X"E70F53F883F8C55C54A8D5275483C500BF00BED553D2F85C54A82754A946F227",
      INIT_13 => X"6EFC62800342836C96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3AC",
      INIT_14 => X"FF83C57E449D163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"7C7874706C6864605C5854504C4844403C3834302C2824201C1814100C080400",
      INIT_17 => X"03070B0F13171B1F23272B2F33373B3F43474B4F53575B5F63676B6F73777B7F",
      INIT_18 => X"868A8886140086868686860C8624860C86240082828282820E822A820E822A00",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0082888288100080",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"20051C04C4036C0320038B017A00000005040302050403020504030206000100",
      INIT_29 => X"002000121200101010001E1E001C001A14001814001614000000000000003E06",
      INIT_2A => X"B900D480B407B800D480B45FA44B8679B401B906B880E800D4AFAE27A883A317",
      INIT_2B => X"8379E979A47D1608B912D4080465E879B4108A03B979B4EF9A02B903B879B418",
      INIT_2C => X"B4F8BFB4C7B42789A492D209173499B483A842C6A31BFB82E88296A31BFB28BB",
      INIT_2D => X"2383C7B40A23B8E818B8C7B40823C7B441B4F8BFB4C7B44740B4F8BFB4C7B440",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFF830909090909EF99090939F0438339EF533939F2",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"ADAC60BF00BED5ADAC2760BF00BE83AFAE271734173417341734061638BF00BE",
      INIT_31 => X"6797FAB5A504BB04BA06B93D96FB83C5AFAED5AFAE277E547E547E547E542216",
      INIT_32 => X"6BF6F803FACA5BF6C00306B9ABAA6A173763760F5347FA74E9AB47C4A546E66B",
      INIT_33 => X"A510BB10BA04B98196FB87247A44AE6727AF6797FB06B9ABAA6A1766126BC4B5",
      INIT_34 => X"C4ABAAA1F66AA2C4B5A2F6F003ABAA6A179012379A76178A960F5347FAA6E9B5",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8724B924AC1267F9B92404B9A5A2",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"6A14003408B908C638541A54808A33F2A801C6A3F043378000348B86AFAE2755",
      INIT_41 => X"5418A808C6A3C51BFBD5ABD5F8160475142BE90034AFAE2716C6A9F803FA1CE9",
      INIT_42 => X"9A41C6A9F903FA54E97A54D504B949E97A546A14D56A14808A03B936C638541A",
      INIT_43 => X"D48301C6A3F0433780808A83AE1F73E66F1F6FE66FFE4104751461E97A54D57F",
      INIT_44 => X"FFFFFFFFFFFFFFFFFF0104918675B4930479B430B9080481F2370980B408B800",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"04030201040302010403020100000000FFFF000C0A0B0A000900080807050605",
      INIT_48 => X"262695241E569EB6D5080400D443B417C641B4F017C6601737200F53378020B8",
      INIT_49 => X"FA58F2F9A520BB02BA06B93C96FBC9F60403C7F60403F04337807A44ABAEAF27",
      INIT_4A => X"96F919AB6B1737FA8724B587E64003FB1B8776FBB9AB6B17376797FA87E9AB6B",
      INIT_4B => X"6B67976797FA84E69003FB05B983E6D803FB87246E7606B9AA1F53777777FB87",
      INIT_4C => X"97FBB9249540BB40BA04B97A44AEE053E747FBAF1F53E747FBCB8712A58724AB",
      INIT_4D => X"FBAF3F537777FB04B9ABAA6A173767976797FA202485AD96F853FAB9E9AB6B67",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76C432C47A44AEC0537777",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_51 => X"54AA46F25BC62754F8841BFB83E31BFB3496F1112D96FB30B98320E820962754",
      INIT_52 => X"E70F53F883F8C55C54A8D5275483C500BF00BED553D2F85C54A82754A946F227",
      INIT_53 => X"6EFC62800342836C96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3AC",
      INIT_54 => X"FF83C57E449D163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"7C7874706C6864605C5854504C4844403C3834302C2824201C1814100C080400",
      INIT_57 => X"03070B0F13171B1F23272B2F33373B3F43474B4F53575B5F63676B6F73777B7F",
      INIT_58 => X"868A8886140086868686860C8624860C86240082828282820E822A820E822A00",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0082888288100080",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"20051C04C4036C0320038B017A00000005040302050403020504030206000100",
      INIT_69 => X"002000121200101010001E1E001C001A14001814001614000000000000003E06",
      INIT_6A => X"B900D480B407B800D480B45FA44B8679B401B906B880E800D4AFAE27A883A317",
      INIT_6B => X"8379E979A47D1608B912D4080465E879B4108A03B979B4EF9A02B903B879B418",
      INIT_6C => X"B4F8BFB4C7B42789A492D209173499B483A842C6A31BFB82E88296A31BFB28BB",
      INIT_6D => X"2383C7B40A23B8E818B8C7B40823C7B441B4F8BFB4C7B44740B4F8BFB4C7B440",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFF830909090909EF99090939F0438339EF533939F2",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"ADAC60BF00BED5ADAC2760BF00BE83AFAE271734173417341734061638BF00BE",
      INIT_71 => X"6797FAB5A504BB04BA06B93D96FB83C5AFAED5AFAE277E547E547E547E542216",
      INIT_72 => X"6BF6F803FACA5BF6C00306B9ABAA6A173763760F5347FA74E9AB47C4A546E66B",
      INIT_73 => X"A510BB10BA04B98196FB87247A44AE6727AF6797FB06B9ABAA6A1766126BC4B5",
      INIT_74 => X"C4ABAAA1F66AA2C4B5A2F6F003ABAA6A179012379A76178A960F5347FAA6E9B5",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8724B924AC1267F9B92404B9A5A2",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BA14EAAB6B1F53E747FB625406BA40BB10B9808A85B5A56A140386E5C5370455",
      INIT_01 => X"27D500B020B8A5850512E97F9A35F6FB03F921EAAB6B17371F53E747FB625406",
      INIT_02 => X"246196FD0364245B96FD030F53807BD277B27992370AC946A326A5808AC5AFAE",
      INIT_03 => X"D4B5A507B8004400248379927BD2370AC946A326839343046A1424B4AFAE278F",
      INIT_04 => X"0499E9A12624B47F9A81C6A9FC03FA8BE9A32624B404B943048996808A3AD41A",
      INIT_05 => X"371F53E747FAC9464854ABFA4854AB6A17373F537777FA4854ABFAE0BA808A81",
      INIT_06 => X"55545554ABFA55545554AB6A6797FA55545554ABFA06BA4304A5F6C003AA6A17",
      INIT_07 => X"FF5904DDE6C003AA6A3F537777FA3C543C54AB4304CBE6C003AA6A3F537777FA",
      INIT_08 => X"D5F9C5AF1F53D5AEFAAF3F53F9DA34B5A597C5ADACD5ADACA82788BA88B902BB",
      INIT_09 => X"AF7F53F9DA34C5ADD5FDC5ACD5FC808A08BB11EB7F9A11E85B34B7D462FF23AE",
      INIT_0A => X"637662B20A4304C5AFAE27D53AEB7F9A3AE85B34B7D462FF23AED5AEFAC5AFD5",
      INIT_0B => X"DA3422541954ABFA22541954AB5B37FAAB37DA34196C96AAFC6C96F983A50024",
      INIT_0C => X"04A196ACF27C54C530BB04BA01B9D590BB43046CC6FD030F538022541954ABF9",
      INIT_0D => X"03B9BAE9C934A9FA03FAB0E9C93483D403B965D437C024A9FAAB96377C54AA37",
      INIT_0E => X"AAF7FAA9F7F940C4F57054AB6AFBAA1737FA08B9D2E9D59924C3E9C934AFAE27",
      INIT_0F => X"6B1441546B14415483A90143F9EC3283A90143F9E53283A9FE53F9EC32EAF6F9",
      INIT_10 => X"1448546C144854430404E6AA6A1F53E747FA6254AB6797FA6254ABFA40BA20B9",
      INIT_11 => X"53AEE747FB24A4AFAED5AFAE27836C1433546C1433546C1433546C143354836C",
      INIT_12 => X"D5AE8053FEAF7F53AE77FB24A4AEC053FEAF3F53AE7777FB24A4AEE053FEAF1F",
      INIT_13 => X"A8A31BFB83AEC053FEAF3F53AE7777FB6EA4D5AEC053FEAF3F53AE7777FB24A4",
      INIT_14 => X"AAB2B00CB0B018A8AAABA80CA630A018A4AAA80CA8A818A2A4A6A20CA0309883",
      INIT_15 => X"ABAAB2B00CB0B018A8AAABA80CA630A8AAABB0B2B4B6A6A8AAABA80CA8A818AB",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF18A618AAA8B0A6A8AAABA80CA8A818",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"20861000848218840C888818840C82848818828018820C868618820C80828618",
      INIT_19 => X"8210882088821088208882108820888786848680108620868010862086801086",
      INIT_1A => X"B404B010AC04A610A404009294969696969492909090900C0000000089888788",
      INIT_1B => X"D88ADA09FF2482E24881E12482E284E486E688E8098AEA6C88E88AEA0900B610",
      INIT_1C => X"99DC96D992D68CD289CC86C982C68212FF2482D26C81D186D684D40C8ADA6C88",
      INIT_1D => X"E898F01EA894B090E80F009CE2249CE19CE29CE19CE2099CE19CE29CE19CE209",
      INIT_1E => X"1E00883C98189706B8A0F49AF01EA696B092E60F93E797F01EA793B090E70F94",
      INIT_1F => X"E20F98E01E94D81E96DA0F98DC1E9AE00FA0E21EA0E4A0E61E9CE49AE20F98E0",
      INIT_20 => X"09B383F0AA87E7B28CECA994E4120098DC389AE00FA0E21EA0E4A0E61E9CE49A",
      INIT_21 => X"4892908A128824848280E012A2A6A484E8A6AAA888ECAAB0AC8CF2B0B4B292F6",
      INIT_22 => X"80A886E60F80E086DA8C1E9C94E40F8CE894DC881EA080E40F88E890E01E0090",
      INIT_23 => X"80E086DA8C1E9C94E40F8CE894DC881EA080E40F88E890E09298E28890E41EA6",
      INIT_24 => X"86EA10A4E8A4E8A2E6A2E6A0E4A0E41080200090E03C8288E21EA48CA894E40F",
      INIT_25 => X"E68AE692E68A92E6949698E890E688E890E888E8908482E680E686E88086EA80",
      INIT_26 => X"10862086E688E48A8B9092949698E89290EA8B86E6908B8A86E08AE2928AE492",
      INIT_27 => X"83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFF008640888A8B9086008640888A8B9086",
      INIT_28 => X"000E00FF000D000C000B000A00090008001C1A18161412204000060200800100",
      INIT_29 => X"FE4296FF4BE983D473F24BC6A3F04D96601737200F538020B890B6D583A30008",
      INIT_2A => X"3AD41AD4A8808A75F289D26AB266926EC6A3F090C4AFAE27A95EC6F803FA5EC6",
      INIT_2B => X"AB6B1F53E747FB73BB10B979E990C4AFAE2737043BF4370404F490C408B94DC6",
      INIT_2C => X"FB06BAACEA24A485AFAEA02720B89BE9C0BB06BA9548B940C4F5AF3F53AE7777",
      INIT_2D => X"FFFFFFFF40C4F598C6F6030F5380AF3F537777FBAB6B1737686797A81F53E747",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_31 => X"43F264C629D4FE841BFB83E31BFB3696F1112F96FB30B98322E8229629D426C4",
      INIT_32 => X"A8D529D483C500BF00BED55CD283F865D48317C5AFAED5AFAE4F9637A829D4AA",
      INIT_33 => X"FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE70F53F883F8C565D4",
      INIT_34 => X"C0437777AD7FFDAC6EFCB77662780342FFFF83AE1F8CE66F1F88E66FFE837596",
      INIT_35 => X"FFFFFFFFFFFF40E4F583C596C4B5163968D5A3C0437777AD7FFDAC6EFCC5A8A3",
      INIT_36 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_37 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_38 => X"D4D583D4808A03B905C653D43AD41AD45A92A85EC622B4C51BFBD5AB1E04FCE2",
      INIT_39 => X"C51BFBD5AB12E434E990D4D57F9A12C6A9FA03FA27E990D4D503B91CE990D483",
      INIT_3A => X"BF8305E45FF447E453E990D4D583D483D4A9FA3CC653D43AD41AD4A85EC622B4",
      INIT_3B => X"AB7777FB7AEE08BEB3F98363960D03F9196596F81882F400E576F402B8F0B980",
      INIT_3C => X"0353AB04BA9E8FE4278FF66F8378EA39AFFF238FE66F94F2A30353AB04BA85E4",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFA8E427A8F66F8391EA39AFFF23A8E66FADF2A3",
      INIT_3E => X"0064F5F80044F5F80024F5F80004F5F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFECE8E4E0DCD8D4D000E4F5F800C4F5F800A4F5F80084F5F8",
      INIT_40 => X"FE903F0BC3F808BD0F4BC03CFC03FF047F028FC0F0FC0F5F80E3E00F7C7083A3",
      INIT_41 => X"0FF07C2FC14FC0E0FC0F8F40FE907F481BF00BF0B03F81EF0E0BF811F80F4B41",
      INIT_42 => X"D06EA907F03C3F02F740FF242FC057F0C1FC0F3F098BC01FD0D0FF093F0783F0",
      INIT_43 => X"F01EB80BFC07FC02FF00FE01BF802FD07FC083F03CF80BBC1C7E039F291FC067",
      INIT_44 => X"CFC0FF003FC02FF01FF00BF406F807FC03BE01FF00FE00FF80BFC01FD03BD01F",
      INIT_45 => X"02FF00FF407F80F1E07FC03FC02DF03DBC0FB02BF00FF406FD00FC03FF00FF00",
      INIT_46 => X"0EF434F835B82F203FA00FF80FE40F3C07DE07E81F8E07F403FC07D303FE00FC",
      INIT_47 => X"BF40BF00FF40FF80BF803EC0AFC0BF410FC07BC0BFD03FC053F02FF047F052F8",
      INIT_48 => X"BC1C7C0F6E0A7D067C0F5F03E80E740FFC03FC02FC03EF01AF03FF017F0083A3",
      INIT_49 => X"FC01FC0FCF01FF00FF01FC03AF01FE01BF00FF00FF80F8745F50F864FC09FD08",
      INIT_4A => X"FE01FE052F40FF00FF841F91D2E15F0BAE00FC03FF82FC00FD03D781EB81FC03",
      INIT_4B => X"BE01FC303ED07D50BF079E0F81F81F46D2E15F40F7C03F40FF40FF007F40FF01",
      INIT_4C => X"F00FF40FF00BF00FF00FF01FF01FF01FC092F03F5E43F141FE03F483C7C1F078",
      INIT_4D => X"D1F90BC3E0BF01FD00FF42FE003F00FF403FC02FF03F80FD280BF80FF00FF403",
      INIT_4E => X"C01FE01FE607F02F0D0FC07DF41FC00FD03FE01FF00FD00FF03D3F038F06E574",
      INIT_4F => X"F40FBC06CF82E3C1E1F0B47780FAC0FF403F00FF00BFC0AF807FC02FF03F806F",
      INIT_50 => X"03FC02FB03FD00FF00FF00FF00FF403F80BFC01FF00FF00FE03AF00FBC0383A3",
      INIT_51 => X"6E707F0F42CB6A0FD04BF80BF00FF00FF00BF00FF00FBC0BA4A743B903FC0BE9",
      INIT_52 => X"7F407FC02FE00BF00BFC03FD0BE50AE15D90BF01FF00FF00BF007F80EEB02F70",
      INIT_53 => X"0FF00BF803FD00FF81C3F03D7F407F007F40B7E43C3D1D0FCB07F407FD03FC04",
      INIT_54 => X"FC10FF406FB00FE830FD0B43F842FC03D7D0F0F8383FC01FC03EF806FF082FD0",
      INIT_55 => X"FC03F515B51FD01FF016FC01FD61C2FD019EE05FE02F92A952FC02FF002FC0BA",
      INIT_56 => X"F46AA5557E097E416F9462FD038FD017F80ABE903E5596A5B24F856B906BE807",
      INIT_57 => X"42D3D1AA1B90B6F815F907D07EA03DB41F893A81FE00FF01FD03E991AF8157C1",
      INIT_58 => X"7F942F41F9287E0A9B51E5574B817ED06AE07DA42F902FE902FD0B8E157E83A3",
      INIT_59 => X"47956955B929B838BA82B5A47D1695B946F80AF903E701FE546E59A15FA06F80",
      INIT_5A => X"E457A951BD259B81F46D2E169B82E6596995A69655B91A6D17B42AB82BA52E1E",
      INIT_5B => X"1EA55AAA1A596D556E515FA42AB807F903FD10AF80FAA07E516BC17A915FA0A9",
      INIT_5C => X"45AE5476A566962E564EA5647E4A5A6A929E46E15E6559E50FA546B952B565B8",
      INIT_5D => X"6955BA42EA54FD05BE05B953A5696D0BD457A94B91E5A59A55B907E1D1F825EA",
      INIT_5E => X"B51E555B96479691F45BA46AA91B955AA556AA55695E55A5E15BA1AA5A56AA1A",
      INIT_5F => X"9196D4B2D479A91E955AAA0BA952E569A52F456AE06BD0AAA92AA92A6A569695",
      INIT_60 => X"FE903F0BC3F808BD0F4BC03CFC03FF047F028FC0F0FC0F5F80E3E00F7C7083A3",
      INIT_61 => X"0FF07C2FC14FC0E0FC0F8F40FE907F481BF00BF0B03F81EF0E0BF811F80F4B41",
      INIT_62 => X"D06EA907F03C3F02F740FF242FC057F0C1FC0F3F098BC01FD0D0FF093F0783F0",
      INIT_63 => X"F01EB80BFC07FC02FF00FE01BF802FD07FC083F03CF80BBC1C7E039F291FC067",
      INIT_64 => X"CFC0FF003FC02FF01FF00BF406F807FC03BE01FF00FE00FF80BFC01FD03BD01F",
      INIT_65 => X"02FF00FF407F80F1E07FC03FC02DF03DBC0FB02BF00FF406FD00FC03FF00FF00",
      INIT_66 => X"0EF434F835B82F203FA00FF80FE40F3C07DE07E81F8E07F403FC07D303FE00FC",
      INIT_67 => X"BF40BF00FF40FF80BF803EC0AFC0BF410FC07BC0BFD03FC053F02FF047F052F8",
      INIT_68 => X"BC1C7C0F6E0A7D067C0F5F03E80E740FFC03FC02FC03EF01AF03FF017F0083A3",
      INIT_69 => X"FC01FC0FCF01FF00FF01FC03AF01FE01BF00FF00FF80F8745F50F864FC09FD08",
      INIT_6A => X"FE01FE052F40FF00FF841F91D2E15F0BAE00FC03FF82FC00FD03D781EB81FC03",
      INIT_6B => X"BE01FC303ED07D50BF079E0F81F81F46D2E15F40F7C03F40FF40FF007F40FF01",
      INIT_6C => X"F00FF40FF00BF00FF00FF01FF01FF01FC092F03F5E43F141FE03F483C7C1F078",
      INIT_6D => X"D1F90BC3E0BF01FD00FF42FE003F00FF403FC02FF03F80FD280BF80FF00FF403",
      INIT_6E => X"C01FE01FE607F02F0D0FC07DF41FC00FD03FE01FF00FD00FF03D3F038F06E574",
      INIT_6F => X"F40FBC06CF82E3C1E1F0B47780FAC0FF403F00FF00BFC0AF807FC02FF03F806F",
      INIT_70 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_71 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_72 => X"163968D5A33F537777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFC62780342",
      INIT_73 => X"0FF00BF803FD00FF81C3F03D7F407F007F40B7E43C3D1D0FCB0783E5C544C463",
      INIT_74 => X"FC10FF406FB00FE830FD0B43F842FC03D7D0F0F8383FC01FC03EF806FF082FD0",
      INIT_75 => X"FC03F515B51FD01FF016FC01FD61C2FD019EE05FE02F92A952FC02FF002FC0BA",
      INIT_76 => X"3E3C3A38363432302E2C2A28262422201E1C1A18161412100E0C0A0806040200",
      INIT_77 => X"020406080A0C0E10121416181A1C1E20222426282A2C2E30323436383A3C3E40",
      INIT_78 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_79 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_7A => X"C540E45F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC",
      INIT_7B => X"1EA55AAA1A596D556E515FA42AB807F903FD10AF80FAA07E516BC17A915F83E5",
      INIT_7C => X"45AE5476A566962E564EA5647E4A5A6A929E46E15E6559E50FA546B952B565B8",
      INIT_7D => X"6955BA42EA54FD05BE05B953A5696D0BD457A94B91E5A59A55B907E1D1F825EA",
      INIT_7E => X"9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500",
      INIT_7F => X"050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_01 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_02 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_03 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_04 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_05 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_06 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_07 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_08 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_09 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0A => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0B => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0C => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0D => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0E => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0F => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_10 => X"6655559599999959666666565565556666666666665655555500000000000000",
      INIT_11 => X"9995999999595695555566666666566659595696595959595959596666666665",
      INIT_12 => X"66934D9595965966969966666656595696A69999555666969959599999999999",
      INIT_13 => X"594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965",
      INIT_14 => X"26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59",
      INIT_15 => X"595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36",
      INIT_16 => X"5999995599D99499659A55536696995966565666666696599699995966999999",
      INIT_17 => X"D364564D9A55656659666695595996655699998D995999999565665599995599",
      INIT_18 => X"E42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600",
      INIT_19 => X"DCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46",
      INIT_1A => X"83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1",
      INIT_1B => X"E08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0",
      INIT_1C => X"07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78",
      INIT_1D => X"1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087",
      INIT_1E => X"F8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F",
      INIT_1F => X"8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C",
      INIT_20 => X"83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200",
      INIT_21 => X"033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0",
      INIT_22 => X"E0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3",
      INIT_23 => X"980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78",
      INIT_24 => X"0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971",
      INIT_25 => X"1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E",
      INIT_26 => X"38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771",
      INIT_27 => X"F8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF",
      INIT_28 => X"133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F",
      INIT_29 => X"CCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286",
      INIT_2A => X"1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927",
      INIT_2B => X"E61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88",
      INIT_2C => X"C6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907",
      INIT_2D => X"7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B",
      INIT_2E => X"64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E",
      INIT_2F => X"E02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359",
      INIT_30 => X"A4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000",
      INIT_31 => X"98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799",
      INIT_32 => X"32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4",
      INIT_33 => X"66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373",
      INIT_34 => X"F9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662",
      INIT_35 => X"89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C",
      INIT_36 => X"F8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E",
      INIT_37 => X"1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F",
      INIT_38 => X"2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F",
      INIT_39 => X"CC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333",
      INIT_3A => X"E3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67",
      INIT_3B => X"1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878",
      INIT_3C => X"E10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27",
      INIT_3D => X"94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98",
      INIT_3E => X"5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5",
      INIT_3F => X"30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A",
      INIT_40 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_41 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_42 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_43 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_44 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_45 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_46 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_47 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_48 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_49 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_4A => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_4B => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_4C => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_4D => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_4E => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_4F => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_50 => X"6655559599999959666666565565556666666666665655555500000000000000",
      INIT_51 => X"9995999999595695555566666666566659595696595959595959596666666665",
      INIT_52 => X"66934D9595965966969966666656595696A69999555666969959599999999999",
      INIT_53 => X"594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965",
      INIT_54 => X"26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59",
      INIT_55 => X"595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36",
      INIT_56 => X"5999995599D99499659A55536696995966565666666696599699995966999999",
      INIT_57 => X"D364564D9A55656659666695595996655699998D995999999565665599995599",
      INIT_58 => X"E42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600",
      INIT_59 => X"DCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46",
      INIT_5A => X"83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1",
      INIT_5B => X"E08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0",
      INIT_5C => X"07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78",
      INIT_5D => X"1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087",
      INIT_5E => X"F8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F",
      INIT_5F => X"8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C",
      INIT_60 => X"83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200",
      INIT_61 => X"033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0",
      INIT_62 => X"E0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3",
      INIT_63 => X"980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78",
      INIT_64 => X"0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971",
      INIT_65 => X"1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E",
      INIT_66 => X"38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771",
      INIT_67 => X"F8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF",
      INIT_68 => X"133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F",
      INIT_69 => X"CCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286",
      INIT_6A => X"1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927",
      INIT_6B => X"E61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88",
      INIT_6C => X"C6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907",
      INIT_6D => X"7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B",
      INIT_6E => X"64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E",
      INIT_6F => X"E02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359",
      INIT_70 => X"A4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000",
      INIT_71 => X"98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799",
      INIT_72 => X"32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4",
      INIT_73 => X"66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373",
      INIT_74 => X"F9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662",
      INIT_75 => X"89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C",
      INIT_76 => X"F8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E",
      INIT_77 => X"1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F",
      INIT_78 => X"2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F",
      INIT_79 => X"CC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333",
      INIT_7A => X"E3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67",
      INIT_7B => X"1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878",
      INIT_7C => X"E10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27",
      INIT_7D => X"94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98",
      INIT_7E => X"5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5",
      INIT_7F => X"30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_01 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_02 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_03 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_04 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_05 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_06 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_07 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_08 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_09 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0A => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0B => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0C => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0D => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0E => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0F => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_10 => X"6655559599999959666666565565556666666666665655555500000000000000",
      INIT_11 => X"9995999999595695555566666666566659595696595959595959596666666665",
      INIT_12 => X"66934D9595965966969966666656595696A69999555666969959599999999999",
      INIT_13 => X"594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965",
      INIT_14 => X"26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59",
      INIT_15 => X"595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36",
      INIT_16 => X"5999995599D99499659A55536696995966565666666696599699995966999999",
      INIT_17 => X"D364564D9A55656659666695595996655699998D995999999565665599995599",
      INIT_18 => X"E42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600",
      INIT_19 => X"DCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46",
      INIT_1A => X"83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1",
      INIT_1B => X"E08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0",
      INIT_1C => X"07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78",
      INIT_1D => X"1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087",
      INIT_1E => X"F8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F",
      INIT_1F => X"8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C",
      INIT_20 => X"83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200",
      INIT_21 => X"033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0",
      INIT_22 => X"E0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3",
      INIT_23 => X"980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78",
      INIT_24 => X"0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971",
      INIT_25 => X"1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E",
      INIT_26 => X"38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771",
      INIT_27 => X"F8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF",
      INIT_28 => X"133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F",
      INIT_29 => X"CCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286",
      INIT_2A => X"1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927",
      INIT_2B => X"E61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88",
      INIT_2C => X"C6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907",
      INIT_2D => X"7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B",
      INIT_2E => X"64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E",
      INIT_2F => X"E02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359",
      INIT_30 => X"A4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000",
      INIT_31 => X"98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799",
      INIT_32 => X"32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4",
      INIT_33 => X"66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373",
      INIT_34 => X"F9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662",
      INIT_35 => X"89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C",
      INIT_36 => X"F8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E",
      INIT_37 => X"1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F",
      INIT_38 => X"2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F",
      INIT_39 => X"CC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333",
      INIT_3A => X"E3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67",
      INIT_3B => X"1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878",
      INIT_3C => X"E10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27",
      INIT_3D => X"94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98",
      INIT_3E => X"5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5",
      INIT_3F => X"30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A",
      INIT_40 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_41 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_42 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_43 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_44 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_45 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_46 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_47 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_48 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_49 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_4A => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_4B => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_4C => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_4D => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_4E => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_4F => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_50 => X"6655559599999959666666565565556666666666665655555500000000000000",
      INIT_51 => X"9995999999595695555566666666566659595696595959595959596666666665",
      INIT_52 => X"66934D9595965966969966666656595696A69999555666969959599999999999",
      INIT_53 => X"594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965",
      INIT_54 => X"26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59",
      INIT_55 => X"595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36",
      INIT_56 => X"5999995599D99499659A55536696995966565666666696599699995966999999",
      INIT_57 => X"D364564D9A55656659666695595996655699998D995999999565665599995599",
      INIT_58 => X"E42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600",
      INIT_59 => X"DCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46",
      INIT_5A => X"83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1",
      INIT_5B => X"E08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0",
      INIT_5C => X"07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78",
      INIT_5D => X"1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087",
      INIT_5E => X"F8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F",
      INIT_5F => X"8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C",
      INIT_60 => X"83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200",
      INIT_61 => X"033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0",
      INIT_62 => X"E0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3",
      INIT_63 => X"980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78",
      INIT_64 => X"0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971",
      INIT_65 => X"1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E",
      INIT_66 => X"38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771",
      INIT_67 => X"F8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF",
      INIT_68 => X"133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F",
      INIT_69 => X"CCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286",
      INIT_6A => X"1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927",
      INIT_6B => X"E61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88",
      INIT_6C => X"C6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907",
      INIT_6D => X"7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B",
      INIT_6E => X"64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E",
      INIT_6F => X"E02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359",
      INIT_70 => X"A4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000",
      INIT_71 => X"98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799",
      INIT_72 => X"32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4",
      INIT_73 => X"66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373",
      INIT_74 => X"F9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662",
      INIT_75 => X"89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C",
      INIT_76 => X"F8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E",
      INIT_77 => X"1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F",
      INIT_78 => X"2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F",
      INIT_79 => X"CC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333",
      INIT_7A => X"E3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67",
      INIT_7B => X"1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878",
      INIT_7C => X"E10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27",
      INIT_7D => X"94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98",
      INIT_7E => X"5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5",
      INIT_7F => X"30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8559CAA8C006428CD5450E284029F670D4337FFFFFFFFFFF8DF94D0A08080AAD",
      INIT_01 => X"155FFE1548A408FFBC8E6B669B843800946E431C71C70C30C3D19323B4880CE1",
      INIT_02 => X"442A7485455180005AD96CFECD3DF7FD6F80161D3FF42FED40016DD3FF56FF54",
      INIT_03 => X"0EA29380A4A84257C1DFF50E4E4649414205012069066641D180A0B6D4AAB11A",
      INIT_04 => X"00492080000108C99952494904C8E62ED247D83EA86D8B422A9FC85CC1A8E588",
      INIT_05 => X"204FF00A3B33E4E9AF913B171A001DD0B2E8CE2003CF49409504000000000900",
      INIT_06 => X"3AA366E45ECAD9295E0314008010429E716542CE85965C004852830812A1620C",
      INIT_07 => X"B5A80AA80053334516CD482B4A00400802AA0CC73694F594350937771DC583A8",
      INIT_08 => X"262262B2B3241088612ACB32BA69AD75C082C610840D80581B0069512026EEE8",
      INIT_09 => X"0F10805294008010055497762BC0652801002080F2204268CC7E84201944A242",
      INIT_0A => X"85434308945262891D795428222DB6DB6CCC2286108E5BB90A242B12A468B6FE",
      INIT_0B => X"1DE7E90CA0730D18569EA47222638E8C2B4B5239823088A8623854282AC24823",
      INIT_0C => X"04CEA67F73EDDB8499B98F91FA417BFFCF60C993CA31325D126675C4D01CE3E2",
      INIT_0D => X"908060A2A101392113A8A0CE43E67E905FFFCF665C9C4C8946AD7AF11AED1BBC",
      INIT_0E => X"0C2250BAA74E9D417AA14210A54360301CD5058E5C458D2670445CE18D3B0014",
      INIT_0F => X"23FFB3FFB3FD6D63B7B58516DB50375F3670A0014A73505A59CD416B7833492D",
      INIT_10 => X"9BEDF6CE4C82456019368140686610DA042110421029177DE117D85951080149",
      INIT_11 => X"8FC7ED86B7C716C3DFEA7CFECFDBF744F0F874B73578F0B9C7B410016333732A",
      INIT_12 => X"0D955F6DF6C65C826451FFF7FB30A6D1225AF59695D055826C804D6E67FD9BF6",
      INIT_13 => X"DB6D77EE67FFE3330E1EFBFE1EB695FA77EBFB7DBFE845EBE8F7F1A9A69780D8",
      INIT_14 => X"FEF51F3C5F1FF2EC2BAB0BB4ABEDBEDACF905C8A2B1987378927E3ED1E54D411",
      INIT_15 => X"727F277EF7F7999E7FEFD9FEFDBCF6FCF2DC7BE532B796F34D3733A69DF7B95F",
      INIT_16 => X"969289E6ECC342000200D0185DA66C96950E51DB6D3BBB67BFB737BEFF7FF540",
      INIT_17 => X"DE1C666DF6DF926D9BFBC7FFE79F3FFFF3C992DBEFC90A45C65CCCD567E7F867",
      INIT_18 => X"3FDA9B68547F3EBEA7F1AF4BBB8A5421CC1BC3B1BA5DDDDCCFA731BFFF6DBFC7",
      INIT_19 => X"0B6D6D8FA194B943CA582B3A3FBEF8DB1E5042858FEDBFED0A16802290554290",
      INIT_1A => X"55E1E347975AFE353A7FFDD63F9740D602624243312D0A68FFCD8915B46D1B0D",
      INIT_1B => X"69524F28FBAA9C6E67FB668DF1448CCED45F8D8EDFB66DBBAE5DB3F3100959F5",
      INIT_1C => X"6EEDDE6ECDB86B77FCEEC8816192F9F8219B99D0F066742CFFFD2DADFDF719CB",
      INIT_1D => X"53C798E39E38E3CF1E47D6CECEAECE4B63796C2F6AA5BA8DBBECDB3F6DC580C6",
      INIT_1E => X"92AB12B493281483210B303967842AAD049CEA4445D3B5C67B53896D40C75A81",
      INIT_1F => X"4B1CF3C36551B2BC224B2A2AB529DC89C1B19C122694A860DAE91F35FBD6EC35",
      INIT_20 => X"B6D20F1B10BC707247A404458A1866B06366B66346B46346B463141B4015171C",
      INIT_21 => X"A2A03DF0BB7D9986D97D4599A34B634F62510F0FC41752B895D4A2750DB6F105",
      INIT_22 => X"00F7D6B84310163214A5942840DA7003D0D0F4027C772A309AA860A0ABBD7A02",
      INIT_23 => X"128B2490EC20682B44497879CFA0509150354A0A0204626C36903C36C59711A4",
      INIT_24 => X"FF1C1D1A325919059256714E6A715BB4CEB589CC649841888E7E5EAF4840238E",
      INIT_25 => X"50405F58414A217D12941035D0D70906D89B3D1AA011AC1771783380A2011C16",
      INIT_26 => X"824485C5257F6BB74A1B50242A2560102B78D8D4C591A252320CA806A0A3DD6B",
      INIT_27 => X"B7FF97FD6A56D99FB9DD47DE60FF5CAC8F31D2AA816A27518E1C9EBC0D18640C",
      INIT_28 => X"A6E9D3AB80A0A4208C69BC2D225CA94A528924AD0CC8530A5524CCD3991C6BD4",
      INIT_29 => X"0518557B2A402A7D951227121FABE1FA3E0A0B4A04F210C26BAAB2C34349199D",
      INIT_2A => X"000F055700006A37008800290269015F00C7170A0006A3EF03BA03290003045A",
      INIT_2B => X"0000000000000000000000000000000000028A9200444C646064044A0412010A",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"1100889988998899444444444444000000000000444444000000000000366662",
      INIT_31 => X"C000FFFF000000000000000000000000BBAABBAABBAA22222222222211000011",
      INIT_32 => X"3DF0F83C3C1E1E1E1C3C78738E38E71CC633999B36494AD2D2ACC3F01FE003FF",
      INIT_33 => X"55555BF01F83F03F07C0F83E0F83C1E0F0E1E3C38F1C718C6666D2D2482C0562",
      INIT_34 => X"FFF2F803FE00FF803FC01FE01FC03F80FE07F03F03F07C1F0787870E3989AA55",
      INIT_35 => X"871C0E730FFE38C0000001FFF0001F1FFC01F866383FFFFE00000007E32D83FF",
      INIT_36 => X"15401545B6BC50AFAFFFAFB2F3C0FF007871C70F07FC0F1C3C0FC03C79E0F01F",
      INIT_37 => X"8785A0CC20390EB48DC2000083E08000A0E82000284B0800021BD2000384D000",
      INIT_38 => X"87AA1CE879A5C697AA5EA978A1C2A006BF200D6D8433DB746FF0E5C69D73091B",
      INIT_39 => X"DCC783E0F19CE731E0F83C6739CC783E0F19CE731E0F83C6739CC783E0F19CE3",
      INIT_3A => X"0000000000007FFFFE0007FFC00F00FFC07FFC07F81F80F03F0787C1E1F0F878",
      INIT_3B => X"55AAAAAAAAAAAAAAAC3C1F07E0C3E03E03F03F007E01EFF801FFC0FF00003FFC",
      INIT_3C => X"540000000377EEEAAA33006677777EEEEFFFEEEEEEE7777777F777777EEEEEEE",
      INIT_3D => X"3D09412E097737008300028482081DD50A9414C0115E666666EEEEEEEEEEEEEE",
      INIT_3E => X"02BE00AA702A817FFEF6E933797F84825F8907A1E1E1E1C3C3C3C3878787870B",
      INIT_3F => X"5555555556519BB82686B9DB0A3F41D003BD024552AED985A6BA0504A234D4F8",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"64CD7AA0321732A0970209D47C12852A20337FC2201005A0CE280D0808080A59",
      INIT_01 => X"61A22945D012801A08E3214A49695640A37221084210843A007959A257C6271C",
      INIT_02 => X"A811FF785C8105DC3962769019D1158E1630B8481B0E007A985E804EA6E54618",
      INIT_03 => X"214113304050733594234234317F3E1D484A3DD68A0A4616DA95562357155D94",
      INIT_04 => X"8872CA10235161E41EF92F87D6828280156C20851A412121A428813678D74688",
      INIT_05 => X"4553F91F822B5462F9588A91C9785DFA89A4C928408744482A419991F150A154",
      INIT_06 => X"001181B0420E70064F8A89CFE7F4CCDB239FBEEB50AC4BD10112A63B05DB1456",
      INIT_07 => X"48849247070A421B0DE41F0B51721BB09D14081A90295AF402C0FC0511BD1146",
      INIT_08 => X"5B27A18E90FF5C34AC212CA8193A88290EC0CD42CAF0D9224411000384D59D41",
      INIT_09 => X"119C46C31B5924014A1001451540C64E740BD380891614A01A0C29403605D0C1",
      INIT_0A => X"094148ED6A312272D5E0B20F9E42AB0F0A84B43A338C38C30D06D86368615080",
      INIT_0B => X"5D1DD5A34021D9332003301A21A41C06093DA0892739CE1491A313862201645C",
      INIT_0C => X"D863270560A815E05C27752738AE126E91AA1420F5930E02168A20A8A50521A8",
      INIT_0D => X"0546C258C107116582F338188C25C2862902A9178790FDF01957150028048486",
      INIT_0E => X"061D9C19A02014279010B193A4679891202808058C64DC730956085CE4E69240",
      INIT_0F => X"2A001FD464AB914A37D54F1D17DA114FE1031905B8F3B699B3493C1C9A39230F",
      INIT_10 => X"EEEE7210B3C1E11893B47A69D119DB000254B348594B007024ED19DB0328AC1E",
      INIT_11 => X"284390FF7FD904C62C5A3D184224AC50C420CE5A966689424A0160A1628EEEE6",
      INIT_12 => X"30ACB543C3A0106AD4283042852BA8A57396EBEFFC4D0F93A5027C0050330723",
      INIT_13 => X"24BC3CE7F02849212901890E0D638111921C61829540C2B06A92430CC5588550",
      INIT_14 => X"888E7F5EAB4860238E928B6490EDB1C14A20F50194A4E1AE84B8492FD03415A2",
      INIT_15 => X"8CC06B8BC18C84601181EFF141912235999051254716F6B7952B4EEA52D9E741",
      INIT_16 => X"4AB23422F8A1C4545A3196280000000953BD4209AD34438FFD40003871426511",
      INIT_17 => X"1090A252A7FCA201629102E215B84168397504869DA215290B0CD1D1B4000B42",
      INIT_18 => X"6AB44BD008D68ED01AB0100F0096D0E84240A02028A199215054EF0202100904",
      INIT_19 => X"456F4BD628BD4D3EBEC936F61FB7FBE9FD8289A02B90050E049252A2C8C0B4C4",
      INIT_1A => X"A4BA51D42A54A8781B3CD4B31A80CECEED411B753BC9F7C14C68289512A0AD04",
      INIT_1B => X"4EF7376FA8D331F3A6048496A4B6D40C100170DA41494A0A5056AA58ED5A9152",
      INIT_1C => X"072B5000CAA027E905895C507894E5065487A507742D8BC5763A84694CD6A9C3",
      INIT_1D => X"0CB2A55BD0418C55ED0180000A4EA94A123215CE94999334F7CE3D4A0474077C",
      INIT_1E => X"FE9DE7343CFBCAD4A1118618AA8E8068095A1A874510A00EB601D300020C196B",
      INIT_1F => X"FE9E6603955BE089E62A0DBBA1587E5A448C925400012A0108F56F53EB5BD409",
      INIT_20 => X"351B60663FF6EABDB063F4BC357623FA6E1F5F0AC4B03FFF3B3B837CE5F7FCF4",
      INIT_21 => X"F0B4220410D9BF7FD874841400018E0508E9632CE5B509E1346C12D0C20DF2BE",
      INIT_22 => X"D602187002E04080ADB57AF96014C554147FD57F7C2152504C13E3000F0222BA",
      INIT_23 => X"B993CF6BDFB48887FBF7DB7DF2610152B2C2158204AAA2A56879926B60F4B0C1",
      INIT_24 => X"B1CDB408801B867800F85CF3A173CE8B2744DB972A9919D890506F2016EBFFBF",
      INIT_25 => X"4B765BEFE623ACB30BA9F8F7251288CCDCE2F1EBAF677969D32346C6C0FF7FDE",
      INIT_26 => X"617700CE809050411402480068501B4B0E0C60B0E0F515A10024011C0A3DD1AC",
      INIT_27 => X"7B3011320088FFFFF800E6409204280090A1A810701E0381354668ABF3BFB397",
      INIT_28 => X"52826406194112866406194132866402000D28111D3981075B7D226C215CA177",
      INIT_29 => X"040681A926BF54312287942475FF8190CA118D2961D004AC59F30C59F3D0C80C",
      INIT_2A => X"0482003485502029A16018D755052947EA15C63A42901870D7FD8BAD08543D5E",
      INIT_2B => X"A54B0475A612BAE1485069C358A1E8F020509704F541565827A814D945088EC1",
      INIT_2C => X"EC078DD3A1C0A0E1510CCB0CA346E463082027C0100543B688808C4684228468",
      INIT_2D => X"0837E2BC7A86B8301DB6EE26620C0C00107C600B6A31213299BF740CA54F67A1",
      INIT_2E => X"24D7CEAB4A79F811BDDD6541BF4480B4E87DB182E731FFE9FFB00EFD31AC59E0",
      INIT_2F => X"3BFF2510E209BE7435603FA3B43FA03F000D2F86973AD5A3C1DEEC24A8C941FF",
      INIT_30 => X"614B23BD52D356AD0043A140865A5B4C3C3D22A538E351A1703D063C50EB4679",
      INIT_31 => X"0A165859058823000016040BC10084A0204205A14110963190F00A03C028140E",
      INIT_32 => X"E5F0E9C3D3D5D429423A8FE878A695D0CDDCF85685A53C52D8FB5E10D2C7C2C4",
      INIT_33 => X"EF3F3E8FDEE7FE55FFE1E0FE6A53BC85A9DEE3D518BDE461E1DD53C42B879B98",
      INIT_34 => X"DE244EFFFBBB8568359C37CE3EDE41445B19FFDFEDCDBE6CD445B777BFF79EEE",
      INIT_35 => X"0041F040405074106014258404010DE90401C26000000000924001AFD69F77EF",
      INIT_36 => X"5F8907A3B211B859E84A09704BB9BBB5E2857D79E6F715555555555555556102",
      INIT_37 => X"3C3D024552AED985A6BA0504A034D4F802BE00AA702A81003EF6E933797F8482",
      INIT_38 => X"3F8C30843802FC1FF8120AA02888B2A20AA02C88BF6DBC8019C4108000001C3C",
      INIT_39 => X"DC18DD98ECCD480000010C82A80B222C0AA88322A40AA80B22A5218634863086",
      INIT_3A => X"000001B8C77BDC53C1C18001E01FE00002888800A5C40A00405CA88909DD89EC",
      INIT_3B => X"000000000000000220DEE3B8C77B8EFEEBBBE086318C62108421000000000000",
      INIT_3C => X"55618C7718C6318C6318C6318C630000084210056B5AD6B50C6018C631884200",
      INIT_3D => X"001731111010008D00001000040808EDE617F73239C8094D8E96F67271E901D5",
      INIT_3E => X"244473C6E3DF3A4B29459EC844441A9F2B280066600660060888800009E03345",
      INIT_3F => X"04221080000000000164737700000000000000000000000000A6190D2A5B3693",
      INIT_40 => X"91457A25577AD6855FAD0850A024E29945409506C48A947B14EF0BDC9422DB98",
      INIT_41 => X"5AC398120C79E830328EAC5FD90C44029867560EEA181CD58BFB2682061A8B32",
      INIT_42 => X"564B2A36A550911CCD670A452305A0146680172E383BD4054021446075AC1347",
      INIT_43 => X"C088D29230FA061A3E113272E12F2EA50D8A247052305129252C24402090D487",
      INIT_44 => X"2410888A5CA8285A4789128655555E0A2F9B180220483AB35608CA22535ABBC0",
      INIT_45 => X"A7550C650DAB55572412CD6DF97B76C8C5E241544A001702644AEB40A4833BD4",
      INIT_46 => X"A83064E25978951A6802949E486587AA21C3EAB50055211C31123B8668BE3BCE",
      INIT_47 => X"17844994F7E8489920A466A4A14DAB5CEBEDADDCFDEDC4F3CC4A57DD2B20A2CC",
      INIT_48 => X"D13C73224149284E73BDE73A04E768139EC752538124C50A8B2C200D2B7E6E56",
      INIT_49 => X"04026A9F955E5426FA425094A50E40082323DAE32C883C10FFDFF6BFF5AFFEDC",
      INIT_4A => X"3BB3F78EF764EFF4EFF7D5F392115214A835283590302104B434B13B5054028A",
      INIT_4B => X"9F7BB7CBDDE6F963C53166C104B45965B4E9166D965B65965B472146FC50DBC3",
      INIT_4C => X"F33CAD1A1A3C53659F9F007EFFC77C6E837CB638F1FDFED662651502BE7E7D45",
      INIT_4D => X"A24142464292454641FA2F46D090096480868A1746CCE3DC8D73E68ABE3C66A9",
      INIT_4E => X"8ED2A902941485314940EBBA8326514149A828190A2347885F65312280942023",
      INIT_4F => X"E6678EDEFF5D5BEB9AB7F6668B9AB7F7356DEE3BC2E01D3B3C0210A231DB1D34",
      INIT_50 => X"D17A52677DCE3B99E2E7654B3427C515DEFFB33A6B449FF95CCF62C7F20EEFB8",
      INIT_51 => X"D4E7D4FF5A99E3A05DA5969474BE3E839FF7FFA7FCEFA87BE77CB7F15BE0F7E7",
      INIT_52 => X"8BFFDDFF7FF63FADCB0995E6EF67244BCE733FB7B79E048014D6914BF9F9DEFC",
      INIT_53 => X"124202F5BD6A925C0A02BB9F3CF908FF5FE62E5C994C120F293766F0E87CA393",
      INIT_54 => X"40244D7233EF9755412D10685399F1E75F4040F10EE3B0F0B0A9A7622093DEB5",
      INIT_55 => X"E96727395115CF5A49586F71606D3B3C5270AC114E06283A00021678954CDA88",
      INIT_56 => X"65A4CB5873ADF99976250CE4896953A48B84C2509391659080BEB2108F59D2FE",
      INIT_57 => X"424011FE894B5294CBB292964A952ADD149A851BF40D224041043053050C3992",
      INIT_58 => X"4013C5C08912244178450CB28444C5C25A508064004121004294280621A094B0",
      INIT_59 => X"3A278E4709D1061A298B64091C29203301B9B0B1DFEF32C4A682029048024135",
      INIT_5A => X"D5C5A2A33CD5062C405AA980E478F38923C055A4B2D304587C8211284440A968",
      INIT_5B => X"117FECC0BC86C4DB2A10466CD940A6BEE88B7B004601F11A88FEDC40B53F5554",
      INIT_5C => X"108328371C9140506170B163EF7F6363C1AD4784F822FFD9855044000FC00F7C",
      INIT_5D => X"0EE43B596331E87A85D62D75C833220068000ABB26863F5AD4430D5666428010",
      INIT_5E => X"66410268683A554456E96A00089CC274F3894D2C0108B6B20838AA8C00000668",
      INIT_5F => X"000000000401DCC80012482AC10ACF54F05301016D97242852D1B242B8D14529",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"49970C0E137C442A0B989784BC25E28852C2540000000003320000001961B129",
      INIT_01 => X"D5F56A78F6C6B5A96A5892222222030104BD860FC8907460A5128000008202CE",
      INIT_02 => X"2DD7F2DE4655BB805301BE02239A08812CB2766118C46631EDB48622A2BAB116",
      INIT_03 => X"0CB864C804496690610CE177761304D34522D00DFD55B1B2F599E9621AA96F27",
      INIT_04 => X"0000000000000000000000000000000000000000000000008040140100009970",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"28C8B060A2159240B2418804E554D0812816542889D5AD0D30CD049292998911",
      INIT_01 => X"618AA044B482A0A8E2C03C21016D2B10EE63294A5294A5B204C945826C9EA65D",
      INIT_02 => X"0A11EE3659B044CC9172649018C05109520A982A016A804039200120947006D8",
      INIT_03 => X"4CD9155A42444551132C164615378204224E3D42130388494AE6A561746A22E6",
      INIT_04 => X"2A468B0A4612D208718ACA421CAD22722E0F0111F1A90B8784812C020C08AE70",
      INIT_05 => X"C19984C549208159A00A08604F3499F891470C4C285398E29BA0C452FD8092AB",
      INIT_06 => X"E200C956085809D043482055F34710802957D589D0A8C8204468C80B0353C00F",
      INIT_07 => X"47204032774E5CAD052A0D1F5DA0ABB40912081400D191D0A00305441D8EAFBA",
      INIT_08 => X"ADA9783D538A693437EF0424915281B80C8EC464C222240812577FAE5799A4D0",
      INIT_09 => X"A10852C312649AA462D4847CCC68C76C0C6B0301215611A22A0C23455B85657F",
      INIT_0A => X"12FB9B8016AFEB9EC12308A901BA66D9FE62915C210930C30C53D8624D2B16A4",
      INIT_0B => X"000811C96E0663D852D4122B90BC11BF782F3B804A526E0EDBFAE547BD0FCEE0",
      INIT_0C => X"91762C1345C95372C96FEC8230B7026338B8A4C639742C4E8D6DB28D13669569",
      INIT_0D => X"060E4A502183091052B8B8DC4E0177EFA551E046E45481C645485522A2ED42F2",
      INIT_0E => X"860BC981C44C4A16C4CC8F1A06D0D48F1A1D3E8581E4C274CE49871E22392263",
      INIT_0F => X"468E33191B03186DA383344B365015800D035801A8339882302C75EE4C1D1822",
      INIT_10 => X"A3B222AD8830B423422F48DA100B4352AD8C548A991A3C4185A18B430591E08E",
      INIT_11 => X"86539DCEF39C83088B4334064505E013E410445A09A015A18D088889408A3B22",
      INIT_12 => X"24AE4669E92575357CC97A5AD64AE8ADFB04A3160C470A613D4A436B0D5A3463",
      INIT_13 => X"100A1452FC0843292D058417550DD742C0A86186145292BAACF81316C2618414",
      INIT_14 => X"011294B20722C55E0CD04240204894690238E44980A48AE8ABA0493673E1AE73",
      INIT_15 => X"92D46029C75025C0714168B74142804141482860B489DE5682990AE569648066",
      INIT_16 => X"D39781DFE92138EC8CBCF5585A72F77124B9FC492F3AF4BE8258A085A9714066",
      INIT_17 => X"D55945D45951040449B04AC058B9F4348B6B09248DC9367A4BAE045008202392",
      INIT_18 => X"3BCE6341F6383CA414B885D4536993EE905EC9373DB9E1E1E1DC0FA082925CF5",
      INIT_19 => X"45EF33FF06480C23DBFBE5DB4DEEBBEDFDD0EE092B04166E79934D201B91EF39",
      INIT_1A => X"77D9B2F8F9B30ECC5A2005A637CBC40B438789E183210ECF7E5C06104227DCC4",
      INIT_1B => X"C6663124F9B1186E9A460444101A547CF04060880C5171319953C62A0418428E",
      INIT_1C => X"538E1099692227C00D187400D1864006E465954A20244A057A5804554C0DBFFA",
      INIT_1D => X"BF73ED82EEC8427F34AD23A65910C9035CE050EE124F0220B8F15B560481A61C",
      INIT_1E => X"241DE71C1E98EFE2243965C9BA6B1921C666A279C4C4820295030B13C96A8282",
      INIT_1F => X"964CC22AA57BD159079B31F7EDDCFEDC20A68A1000000C63087B560593DD0122",
      INIT_20 => X"9CED702289327FCC9062300D153667EA269C196CC3BA92691919A136BD967CF6",
      INIT_21 => X"3194011440058EF39E65461A8C84B67093256988A24EB64289324C932B44F332",
      INIT_22 => X"C2D6D34680649D16F597687A4D12CEA0B27DC7693D6408CD4E93A900A54E2CD6",
      INIT_23 => X"7FB238E3E49D55523372CB64B869823BF81217EB4CF9E6845C9C94A72670B25C",
      INIT_24 => X"3C09252A3009A49D6FB46C3191B0C65EED038C9D3252183D32CA6EA452E541EB",
      INIT_25 => X"5B2509AF9391144BD913B386CC032AD7644644811952E53326209A5099CEF39B",
      INIT_26 => X"2657C7A1E53C95F23E4872E70CC30F2076A5DA3D4C218712EDA44E19861C006F",
      INIT_27 => X"911993122008CDED4426CF931070ACD0F0B4C54A769C86739F31C0664E5A2769",
      INIT_28 => X"A2AD4428D154A2A94428D154A2A9442C2A88FAE8388C4418BFAE70C411B8918D",
      INIT_29 => X"C8ECE222E8C39E9AAA44DF7777B6BD102918C7B46ABB38BAD38BD6AC3E6E8851",
      INIT_2A => X"C2E1877BF48C3DDDA39CEAD5883584349FAEA7376BDFDEEED519E8828C1C02C1",
      INIT_2B => X"31C0EF17DB75D6DDAF7F7BBB54E0140E461D78F7C20C418B5E11937F1AF78780",
      INIT_2C => X"745268C30180AC8C159EDB80A6C8E473E4076A0024854322BBCEB98CCF871C8C",
      INIT_2D => X"08D2C2549FE78C1804926A22364548B508E46ED7EEF765309C88FCCD3843B304",
      INIT_2E => X"592AA3BD8E3D6E13454474E0EC23F25DB82CB08AEFD7692FF7935E57A72E911A",
      INIT_2F => X"5DEF8402C0481E7EF8E4D71555CA901534C71A92073080EADD55556E7664CAA2",
      INIT_30 => X"A64B7A133031B3249053A7C86B2E09C73F09477910417289389E2EB449634D82",
      INIT_31 => X"C8E5144D34892550D016848D2939909698482EA93512D601194728E51CA3010A",
      INIT_32 => X"B5D2A553D3EEECAD22AA0DA87B8211546E5CDF42A585BDCBD87B2E06DBC3DBDE",
      INIT_33 => X"A20C7D8A47A6FA4BA66DF1F3DB56DEA7AB6F538D663AE5A7E1654BC5AC85DAAA",
      INIT_34 => X"69029B6E9A9E322CD20A15043E55E72C6FAAD75DB4F689E470C6F995B99147B3",
      INIT_35 => X"0002284000008A900008020400000401000000000000002400000026759F772F",
      INIT_36 => X"3C050F681A2CD820C8B2051028888720280222228A208FFFFFFFFFFFFFFFA100",
      INIT_37 => X"4EDF014370320200A320A10C2019050AA80C00AABA8000C01DD5F0414C1C0282",
      INIT_38 => X"6FCC2DA42802FC1FFFFDC544C44CC55CC6C61C554F6DBE00108410AD6B0B9661",
      INIT_39 => X"AAE63638E2AA7FFC0017FD1113E7FFD13FFFE537711113E7FFD26D856D856C85",
      INIT_3A => X"D6B185CC333A5A5C01C06B80FFFC17FFF600001E6D16D1667E70E2AA663E30E2",
      INIT_3B => X"084A129B0BDCA2116E521A2434E26B44A421415855688002A042120473B5611A",
      INIT_3C => X"8888D91645910D388E2434E7109AD6D4F22C0502C8B2154E02C8B539A2515451",
      INIT_3D => X"24011EFEF0000626800010C08001048201209208249249249249249249249288",
      INIT_3E => X"4C4EB4E2F5EB0F9DAD8D1288845591D3B3B0820444D54D5540001889837649F6",
      INIT_3F => X"18FEC6E67C1E18E602201075F663142201D2008847ECFDA050C4DA2D89153B6D",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"14700228809442A8B2040C08220576B24416543FFFFFFFFF89FE6493929989A9",
      INIT_01 => X"D55C5455703508F71B03CB37B992108013CC678E38E38E38F395132324880C60",
      INIT_02 => X"9A91478494540000DA4DBCDBCFE7D659268002176A03E290D8002376A02A288D",
      INIT_03 => X"9B220124A0C813C2A5DFD32464586262E146638A6E831049E214124A57352B0B",
      INIT_04 => X"000000000000A9EC8A3C8241D9031A0A1116581A915E27960CCC0116D584900A",
      INIT_05 => X"2066C0801DED75743CD282551E0016B7A280842012CF49501470000000000020",
      INIT_06 => X"28E34240D68AD06D24931400A4116697256106818D1450000A4209881BA14026",
      INIT_07 => X"DF3248F8004A815197844D214A824008832118E2126D91508581377474C6EBE9",
      INIT_08 => X"A00A01B0238015CF44604926675F7678E4ADEF7AD0DABA484960F8380926EE88",
      INIT_09 => X"16521A42950480110642375424926028014822CCC40276244632242258044220",
      INIT_0A => X"107A63795013881007B8C0E2A524B2CB2C4534675BC7191BD88623A72F5C90A1",
      INIT_0B => X"79D5D310CCFD87EDE7574C03CEFEC3F6F3ABA60147D755145534C98D34B82D3C",
      INIT_0C => X"A446823F733D9D9C78F7677E74F9D9DD42706BE68CD93EC442223447713F617B",
      INIT_0D => X"28402EC7C4331A609739E46FD9FD9F3E59DD42F29D340F39C47D38B5708B163E",
      INIT_0E => X"9C6F4CD0A3062C40345010C61886A0131E8011CA9801884EB0011CB18A3502B2",
      INIT_0F => X"335D5D1111A4A432D098C93249412F53B3B41009A124F0495CB145277ABA639D",
      INIT_10 => X"C9BCB2E8D1C026549316099DCEA332582529570836A76DA4E1DA4B9201098848",
      INIT_11 => X"B45B3CA23C4B2BDE6BA97E5554992114A44B5435D895D2A8AD02900B71111187",
      INIT_12 => X"0DC3CF3CB2E0C1C087657DF2CB1992E03B6EB4DAD5FC3DC64FBA47AABD7AEBBA",
      INIT_13 => X"49251A232AA231118F384B1217A4DF92DE497FB4ADB16468AFF1B065965782D8",
      INIT_14 => X"CA26928D42DD40AC144B01B879E7965C183800EC8988CD9601ADB1E6BB50D0E4",
      INIT_15 => X"1332EC695FD3E95DCEAEEE896790478B6D7A4D61C8C2DFD10D1555B6D91A0F99",
      INIT_16 => X"552D805A14D80D40077D10B8768C3A373988644925888D1988D19A3917D11D80",
      INIT_17 => X"4606232CB2CB67242F7E9569C51A55A7A7A70E5965B398C1A464444D4796D01F",
      INIT_18 => X"1AE8ED441C3AB3D2564EE9F888EDA6B35629A898D9575555549322D2492493A1",
      INIT_19 => X"17B5BCD6C8B3B479C88E0C1F70DFFC49EE4462F4E9B6B535AB93D3AD9915ABDB",
      INIT_1A => X"5DF4C23F51D6D72E6D569D632BF5816AD555455759F325FDC37ED7187F9EA7EB",
      INIT_1B => X"2F0AEF2269FFD02AAB5DABD563A2C444C287408659DABCAAC6D6D93984450A93",
      INIT_1C => X"22A4A624473CB9921D44480A60EAA8FCA0888D407822376FC35AF6B7DD7BB88B",
      INIT_1D => X"DAE788A28A68A66B96F31BEFCE47CF3D679CE53279B6D3CDB8D8D19FBE83D062",
      INIT_1E => X"0A3F12B5130E908221355A2A57090FAD4498C388639356003C60100260E75F90",
      INIT_1F => X"45F7DF0E61193088C4410915770191898531BEB0FE970B75FEED5C34F95AE836",
      INIT_20 => X"92550D3B739260FA43BC8046885AC4D04544544D44D44544544D2221C5629A06",
      INIT_21 => X"80E13554A96588A2F13F44888769676964D94F4DA443261B30D9F3468D925085",
      INIT_22 => X"0091454A4F02B403C212C63B5049540201D9000904A38036231C71902DA4AEE1",
      INIT_23 => X"D04240200567C35CE6201428A7981084501F084A9206201414A8347C119AB100",
      INIT_24 => X"8B70142805149482860B48BCE46029908E56924A3A441E011095B00722C54E0C",
      INIT_25 => X"980E5051090239645014995D15340924FC4206684CF26A940538EA24AF871412",
      INIT_26 => X"A2702555842F61304EA13AE182840996EB7B041CC6048D9E2088109620E3D420",
      INIT_27 => X"1964BF2E3D635C8E8D4D9EE8754986EC2E14F28F816A251C53A262E947394920",
      INIT_28 => X"84952A50B565460565719EAD36C6A9221CE134A68569C463C6A44462E9DFCED9",
      INIT_29 => X"89D994682804CA3414272C0304B7776B7743CB3C606003CE7FFE08F33170888D",
      INIT_2A => X"014B251D000C2051018800A90467036B000533C90083089908900477004553F2",
      INIT_2B => X"00000000000000000000000000000000000282040000000000000DD106186039",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"BAAB23233232232300000000000000000000000000000000000000000086666A",
      INIT_31 => X"FFFF0000000000000000000000000000ABABBABAABAB323232323232ABBABABA",
      INIT_32 => X"DE00FFC03FE01FE01FC07F83F03F07E0F83C1E1C38718C9B64CF03FFE00003FF",
      INIT_33 => X"55555BFFE003FFC007FF003FF003FE00FF01FC03F01F81F07878E364B0130200",
      INIT_34 => X"FFFCFFFC0000FFFFC0001FFFE0003FFF0007FFC003FF801FF807F80FC1F1CC55",
      INIT_35 => X"07E001F0FFFFC0C0000000000FFFFFFFFFFE00783FC00001FFFFFFF803CE03FF",
      INIT_36 => X"EEFBBBAEE6AD00EEEEBAFFA3FC00FFFFF80FC0FF00000FE03FF00003F81FFFE0",
      INIT_37 => X"B4012267205A08560B420000045080000115200010040800000802000000002E",
      INIT_38 => X"83160C183060C183060C183060C180039A00011FCD005AF9269888E40C818C17",
      INIT_39 => X"FC3F8000FE1F1F0FE0003F87C7C3F8000FE1F1F0FE0003F87C7C3F8000FE1F40",
      INIT_3A => X"000000003FFFFFFFFE0000003FF0FFFFC0007C0007FF800FFF007FDFE00FF807",
      INIT_3B => X"55FFFFFFFFFFFFFFF03FE007FF7C003FFC003FFF8001F00001FFFFFFFFFFC000",
      INIT_3C => X"7EA000000AAAAAAAAA2D33AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"191640A205111000810000F3C4DF5DD70A895E11015AAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"A80C00AABA8000FFFDD5F0414C1C02823C050F601FE01EC03FC03D807F807B04",
      INIT_3F => X"555555555700D26D4DE720D36629D840018F014370320200A32A010C2019050A",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"34C8A060A2159240B2418804E554D0812816542889D5AD0D50CD049292998911",
      INIT_01 => X"618AA044B482A0A8E2C03C21016D2B10EE63294A5294A5B204F945826F9EA65D",
      INIT_02 => X"0A11EE3659B044CC9162649018C05109520A982A016A804039200121947006D8",
      INIT_03 => X"9CD9155A42444551132C164615378204224E3D42130388494AE6A561746A22E6",
      INIT_04 => X"406F2EDCB2493DE11D7617710CA012A9956E0CAC9C1A171DE464A8006C9BAA55",
      INIT_05 => X"C19984C549208159A00A08604F3499F891470C4C285398E29BA0C454FD830860",
      INIT_06 => X"E000CB76005809D043482055F34710802957D489D0B888204468C80B035FC00F",
      INIT_07 => X"C8A04032774E5CAD052A0D1F5DA0ABB40905281400D181D0AB0F05441C96AFBA",
      INIT_08 => X"ADA9783D538A693437EF0424915281B80C8EC464C2227408125760C244D14E70",
      INIT_09 => X"A10852C312649AA462D4847CCC68C76C0C6B0301215611A22A0C23455B85657F",
      INIT_0A => X"D3534F257BBE92ACEC89A3DA9E1048607262915C210930C30C53D8624D2B16A4",
      INIT_0B => X"7C5F832A2223F8BCDE01801F218A01413EFFEA906318C6B625129A6B84935268",
      INIT_0C => X"9922022644C81362482FEC8230B753AC05B9242A39C92861A78E20AC432564A8",
      INIT_0D => X"068C4A502183091052B8A8DCCE0176EFA550E046E45481C029494F015D445050",
      INIT_0E => X"3E3FEDBF9C4601B7A306155FFFA70873C60421813557A4E10D8D11055775F7CB",
      INIT_0F => X"AA603314BFA31C431249344B365015800D035801A82F3AFE3B85A63AE978A63E",
      INIT_10 => X"B2B22215A1D401061684684A100B43795A51B14A991A004185A18B430511E08E",
      INIT_11 => X"66539DCEF39883700743340E4585E1D3E410444AB626BF59B2C40A98492A3B22",
      INIT_12 => X"24B6466AE920343C7CC97A52AD49E8ADFB02A3160C470DE49D4A400010160626",
      INIT_13 => X"100A1452FC0843292D058417550DD742C0A86186145292BAACF81316C2618414",
      INIT_14 => X"011294B20722C55E0CD04240204894690238E44980A48AE8ABA0493673E1AE73",
      INIT_15 => X"92D46029C74025C0714168B74142804141482860B489DE5682990AE569648066",
      INIT_16 => X"D39481F7F92139EC9CBDA1D80000001B63B08D49A4AAF4BEA258020665310066",
      INIT_17 => X"248A94629938A0044B904AC058B9F4348B6B0BA48DC9367A4BAE54502800CB92",
      INIT_18 => X"59135988DA870D641EB88014011B3F6E9240C9207EB9C8E9A1DC0FA0829ACF69",
      INIT_19 => X"45EF33FD16540CF7DBFBE5DA0DEEFBEDFDD0E9082B04166E631A82589B951C99",
      INIT_1A => X"77D9B2FA59B30EC81B3DD3914A6945654770D3A702E44101894C06104227DCC4",
      INIT_1B => X"C6663124F9B118629A460444101A547CF047608E0C5161311953C62A0418428E",
      INIT_1C => X"038E1003E92127C00D187400D1864105E4659582EC36EA05795A84554C0DBF5A",
      INIT_1D => X"E125ADFAAA5D387FF48714A0191AC9035CE050EE12458220B8F01B5604800E0C",
      INIT_1E => X"241DE71C1E98EFE2243965C9BA6B19213662E27554F4820295030B0273E9AE19",
      INIT_1F => X"970CC22A955BD8C295B155F7E9DCFEDC608E8A1000000C63087B560593DD0101",
      INIT_20 => X"84ED702289327FCC90A2300D153667EA269C196CC1BA92691919A1339D9A7CF6",
      INIT_21 => X"3194040020418EF39E25461A8C84B67093216B09E19D42953759D63E3844F332",
      INIT_22 => X"C2D6D34680649D16F597687A4D12CEC0B27DC7693D6408CD4E93A900A54E2CD6",
      INIT_23 => X"7FB238E3E4FD55523372CB64B869823BF812062B4CF9E684509C94A72670B25C",
      INIT_24 => X"3809252A3009A49803B46C3191B0C637FB043A64C916183512CCEEA452E541EB",
      INIT_25 => X"7DE509AF9391144BDF13B466CC032AD7644644811804213326209A5091CEF39B",
      INIT_26 => X"72578DA1C5363C90E92E9F4E0546132E4D364820ECA99DF06925C619861C0077",
      INIT_27 => X"9110AA100189FFFFF800EBBDE0A533CB39C98A41200D23983946311B4A0AA31B",
      INIT_28 => X"02AD4428D15402A94428D154A2A9442C2A88FAE8388C8419BFAE70C5B1BE918D",
      INIT_29 => X"C8ECE73AE8C39E9AAA44DC7777B6BD102918C7B46AB0066449B564C8B9F68851",
      INIT_2A => X"C2E1875AF4B4243DA39C14D5883604949FAEA7376BDFDEEED519E9C28C1C02C1",
      INIT_2B => X"31C0EF17DB75D6DDAF7F63BB54E0140E461D78F7C20C418B5E11837F4AF786C0",
      INIT_2C => X"749268C30180AC81159EDB08A6C9E473E4076A0024854322BBCEB98CCF871C9C",
      INIT_2D => X"48D2C2548EE78C1804926A22224548A500E46EAC6EF765309C88FCCD3843A704",
      INIT_2E => X"EC63ED6AB53D6E729D4474ED894C98ADB86CB083C11D692BF7904E5DA72C514E",
      INIT_2F => X"5DEF8402C0488E7EF8E4D71555CA901534C71A92073080EADD55556E7664C2C9",
      INIT_30 => X"A64B7A133031B3249053A7C86B2E09C73F09477914517289389E2EB449634D82",
      INIT_31 => X"C8E5144D34892550D016848D4939909668482EA92112D601194728E51CA3010A",
      INIT_32 => X"B1D2A553D3EEECAD22AA0DA87B8211546E5CDF42A585BDCBD87B2E06DBC3DBDE",
      INIT_33 => X"A20C7D8A47A6FA4BA66DF0F30B16DE478B6F038D683AE5A7E164CBC58C85DAA8",
      INIT_34 => X"69029B6E9A9E322CD20A95043E55E72C6FAAD75DB4F6896470C6F995B99147B3",
      INIT_35 => X"0002284040008A90700802041C000401050000000000002400000026759F772F",
      INIT_36 => X"3C050F681A2CD820C8B2051028888420280222228A208FFFFFFFFFFFFFFFA100",
      INIT_37 => X"C01F014370320200A32A010C2019050AA80C00AABA8000803DD5F0414C1C0282",
      INIT_38 => X"6FCC2DA42802FC1FF8131BB75DDCC7F75FF759DCCF6DBC8512C5BDDDEA13103F",
      INIT_39 => X"E6BAFFABCEE6DAA800010DD7FDD677315FFD5E77315FFDD677326D856D856C85",
      INIT_3A => X"9E239D5FEE358EDC01C06806000010000200000AE0780966766F8AA2ABFFBACE",
      INIT_3B => X"A1EA7A9E27A8EA3BEEAD7F5FFEB1DC4401115DEC8F0803BDC75FE95006A1EF12",
      INIT_3C => X"AA1B8EE9A7102B5848E7108E0AD6F5350F51407408E21090DADFF580017EBF06",
      INIT_3D => X"20033EFEF0000625000000C083F3F3F3FBFBFBFFFDCDE54D4C4444C0C0523022",
      INIT_3E => X"4C4EB4E2F5EB0F9DAD8D1288847711D3B3B027E7F767FE7778998880047049E6",
      INIT_3F => X"95F74769EA7A9EA7822010750000000000000000000000000120504680C996D7",
      INIT_40 => X"F8C8CC6AF2160D18331A3AF5EA7BE46D34E8009CCDA912F11325098E93ACAA8D",
      INIT_41 => X"E105D4D98A618623160CEC4D4B84BCE20E56932FC11109DD89AB779A04C1CB38",
      INIT_42 => X"36F3D1647D09D2ABCD22BB4522B118B645C0048EB4BB88812B5257D2CE105444",
      INIT_43 => X"2B1599FACB31DD5D3A403C99433DAEA214057C5A4620B8238FCF72ED6830BE56",
      INIT_44 => X"AC45FFEE8645103D184F0241220E2091B0D6BAD74165B1B788336430FC5C450A",
      INIT_45 => X"4D621832D6850E292444375D4A19698806622EF289ED860644C9E2D08F83BB08",
      INIT_46 => X"AC125673554CBD175D25DA22601243C478F1D848390392A2CF3A5482798C5543",
      INIT_47 => X"83CDC8DF94A5BF70B48D6A9B912E1059955E9F643EDD405AECC9959421249BAA",
      INIT_48 => X"5B140281250212D6B58C631830AD0DB18C4330920830D697EF822109E2AE2506",
      INIT_49 => X"C9A46DB9DB7A744D712067069A7B1C344DC8084510EC2E30DB511214948C4446",
      INIT_4A => X"3DFD9B167BB9BA95D6F34DEB333774EF5C7F6A90A224CD0E3226235F2339C0AE",
      INIT_4B => X"773893DBC463B972C49188EBAF1E618623BCF88E38E1861862377177664ECD8B",
      INIT_4C => X"75D899E7F3EF55D5F78D00FE6CDB1916B15EB33874C8D7663E44CF3A6EB238E7",
      INIT_4D => X"1C793C71096602E23943A8742E9029F298E556B06E1843CE2E1B729A5715469D",
      INIT_4E => X"2B4D84B10C95A3008964906E42A5DE3DC80737D10435F58E6FACFDE2E1B475B9",
      INIT_4F => X"5D75AEC643C840D3108187B28F9082322106671E45228F9EAEA3DA923B583502",
      INIT_50 => X"4E3B717D35DEAA88F2F1F4CB132555655764911CD380D91454763AF7B2052314",
      INIT_51 => X"4CF3483B0918629A70905A6D52369A52C46E47B35EC6903A4F49B2213D687362",
      INIT_52 => X"DC924E79E5973ECC88208AA2332235D8C63559D51A8880E01ED64CF59D305764",
      INIT_53 => X"1042B6338C6419CF992634EB4BBD297B0FAA117CE8E00384A86AA2307808A8DC",
      INIT_54 => X"636E1A62099B7EEAA408C738913591C49D3946C4AD6895B7B495CC2D48975A94",
      INIT_55 => X"68CC9D0E2EAD2FFA9FC08B6D152F9EAF4A9098191E8747F1447A3621F79ADC08",
      INIT_56 => X"5DF8D528AF8ECA8862F4C453DE19F77AEDA0C079C15BF011BA5C4C108FE6D11D",
      INIT_57 => X"7378BADB61192738F35A67178D8C36A8024A5BC978EE4591DA4925496C0259F4",
      INIT_58 => X"82729A618F163C78726458AEFAE4F4BC01AE2739B6188CF246106625739ED2BE",
      INIT_59 => X"1D250071AD6D4A3620955616194401B111E9BEBD4FB7A35807CAC0142BC06311",
      INIT_5A => X"5556AA119CBF225ADECEA505044CA56426B94212492D0C09BAC10EC9AFAA4E46",
      INIT_5B => X"395FB838D525BCD0A0C341575D569A6AF2ED1520423892DAF8DE4849D09DD8F4",
      INIT_5C => X"10A225134C555A4A28281772C7632C6DC994B4012672BF706BFABFE00FC00F93",
      INIT_5D => X"46D71C7C1115C47441868E71E811DDDD90000ABA25255E5880CB12E3FECA34BA",
      INIT_5E => X"B6A91A3C45BC8777207A1B180DEBE8685173884E4948B33AC934BA4EFB80476C",
      INIT_5F => X"000000000907746B007FB4E5218C9C9EF502919A51C6C10B1CE8EC631DE2FE36",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBA0184205EC0B66A19436A5B52DA9AA5422954000000000B6000000013B4F2A",
      INIT_01 => X"7DDB7A91A400541304C1341414141414EDE92D142DB8A6DDECB00164960B03E2",
      INIT_02 => X"6C7586B0D20907023E04910461891180022375E8BCDE247188B93517F7DFB9B6",
      INIT_03 => X"7F7E7F7EA6CA673CE41FC2666E44100A00800A06922080223085E101485B62B2",
      INIT_04 => X"0000000000000000000000000000000000000000000000000050149DAECCFEFE",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"236D20686A9550482542A3E1855450A10816954C89A04E07A12F4C2868717115",
      INIT_01 => X"C71444D4224B0693098CF36645492240AAAB6B5AD6B5AD74415BE76605D42D10",
      INIT_02 => X"0AD5B37614B149699546EDA6DDC1C499C50E2090336AAAD0291F1170841402B1",
      INIT_03 => X"4A9D2333CB548332104D54F455108A0C282E024A8141421BC043FE2820688296",
      INIT_04 => X"62A21252A6D22514C48912A6242924E6404303A1813128C104830E9A0C1BDC42",
      INIT_05 => X"455BA9A34C2D187563524A056B632A08A9644985ADD26AE2C1F6408287C0D222",
      INIT_06 => X"574E8553CE7E14FE5004A1401202BB96E50040ADE0AD84220C60501B4062BDC7",
      INIT_07 => X"4E15129626284A121BA722104A5206E6988929621003F1508002EFAAFF451540",
      INIT_08 => X"0A2A1438129604624945A6A049E6189D3C4068026E10812242322C20413734DF",
      INIT_09 => X"15AD4B8E36892D10262041849422D498CC3E1E21052C60B25018C164A4868089",
      INIT_0A => X"0BCC0C42411F0C04A0A20C57B716E9221052642AB5AC638E388A31C6D0A73102",
      INIT_0B => X"2121334AA94AA36926420E80B09C511840071308296DC52A4CC308119005C4C2",
      INIT_0C => X"14A0153382D81229581554A6624AC8C43C3C8DCE701604C890724D84C1225523",
      INIT_0D => X"62D958AB2ED8EC96454CCB904823030826046901365EC82374EE8A7D7D10EA68",
      INIT_0E => X"EC384B0F1DD88AF0DDA9B2B2EC5585B2B2EB6AAC38858C05925C4D22D6C97D11",
      INIT_0F => X"839B423247768F32D11429155E68B70A86074D06D006116D6161E90958F4B0ED",
      INIT_10 => X"677663033310C0640643E04F1624461B03A691903A0E6D868603A446020623A4",
      INIT_11 => X"45D7B3AD6B5B31398C0640459806032C5888CC623A232074D11D232294666666",
      INIT_12 => X"7048B82345AEC2297128B1715B5D89D1E630764C9ACC0E89334EC0E75DBB76E6",
      INIT_13 => X"B20F62940D10A5649002A71A3B268C833226C7189C81C121D8464631883A2720",
      INIT_14 => X"2FE5565EAC62F5E614528B6C94DB908526AF8305B092EF28BEA144AA98377A7B",
      INIT_15 => X"059FCCEBD58489A766CF48956DC7AA27908051264114E6E757306CEF13C9E24D",
      INIT_16 => X"245136AE8105D5D8922036E4248A2505828D6160A34ABB1D7F0D5F78D1CB2DD1",
      INIT_17 => X"F20F30B30B328A1D210B05891DB85C233FA0141652220CA4957090B330964241",
      INIT_18 => X"2729F31602903A1052A008F265B0D6E04146A0B00C803951D48E99C21A5C4030",
      INIT_19 => X"81082C2404A108204C82C94182404034980C51209630474E02D2B24251419CB5",
      INIT_1A => X"E1B0D6ADEB978F5E0C64965D3583C69251C4C852AF266B5CE26E0C540A45F88C",
      INIT_1B => X"5FE627FC49977D499644824A1264A85CB0D361486D529263D3A31D6AA442930A",
      INIT_1C => X"4B0641A149A216E0311C344311C24416D066966D2085CD11E22894C26EDEBD5A",
      INIT_1D => X"FB7A64A3EFC94A5428C632090922A31B70E362C843991B80B2C9294710A1970E",
      INIT_1E => X"4A1084305CB9CE862D51D64BA84C30E39E17B3F9C88B208B2A828E3818C6C6C6",
      INIT_1F => X"925CE629AC7AD31B8F1F75776C5BC35840A44B76DB6490401B846942291A5048",
      INIT_20 => X"80EF50EE9BEFEA87F0E7B09D353E22DA6C903A78C02A36DFFF7F27E69DA4E104",
      INIT_21 => X"6790C11511452D6B5C2D508054AC3674A1ED082CA6FBB011FFFED9B32B4DAE34",
      INIT_22 => X"CED2B24282A40A41AA0552814C26CD905202175540251BC980D04A00A10E2EAE",
      INIT_23 => X"39CA8C42DDB22223776EDD6EB0092350E21417CA4288A394540BF90665F6B3DB",
      INIT_24 => X"340A151A121B353DAEB45CF39173CE52A12314AD52545C38D3CC77E48B54039B",
      INIT_25 => X"90155B280A9312537B11B6868462B3CCCCC295B31312ED4F022C185213AD6B5A",
      INIT_26 => X"355706C89D78F0EE1C7AF380CCC80988263122024C8404444CA40099901150CC",
      INIT_27 => X"BB37A1102018DDBCEC2EC4811609B49909BC8D8A52948C6F58B14C480852272F",
      INIT_28 => X"43B884B8215C43B884B8215C42B884B80100A40060895DDB0125E84583001173",
      INIT_29 => X"09BA5B25986B1D50004690A1E928821601138C248D5276A598DB2DE170290970",
      INIT_2A => X"92C104958C88A287801347E809258C65A3A916A1CA729B47E81990B01312450A",
      INIT_2B => X"2145B132D065208729DA6D1FA0922A504C1420A502484B6E88115200152A8448",
      INIT_2C => X"CEF606CA2B168895317B3308CD9E848220A5D202D5B4CA05339B59880BAC39E8",
      INIT_2D => X"28DBC254EB019FBB7FFFC666644C44203B6F14F0643044AA058088E21D0E76C5",
      INIT_2E => X"66766AC98BD4DC3708ED9982C0667653BB6DB2918E76DB25A4B616C6064C11D3",
      INIT_2F => X"8CA115578B6AAA14D1A24713399C9539224C9616D93A541D8ACCCC04CCB0C668",
      INIT_30 => X"A5B6CC3244042810437B5D183D101658180C22E4492034B10E82D54B2F1CAAED",
      INIT_31 => X"C8D554752C999900002D0C9771291C98964A3DB16D3396421746E8DD1B23EBF2",
      INIT_32 => X"E3FB25E3F3D91B31331BA36E58E91CD998C59F5FE7DEEC72275EC78733FAF3C4",
      INIT_33 => X"6F1E2E46D668924C6E796FBA3E368CE79B463D8FC09C723978DCF2F99BE7A3BE",
      INIT_34 => X"C8C4CFD9B9B83248931E338F2ECE46602D3BB6DF7F9F9E6CE402D73191B78E6E",
      INIT_35 => X"FC0E7B7FFF039EDFFFC0E787FFF03DEDFFFC0C6820820800000001A459F8EE38",
      INIT_36 => X"5C6B57BDD7FEFFBBEDFBEB7F5BAFFD37E005F7F9C47D95DDDD88888DDDDDE1FF",
      INIT_37 => X"EF3FFADDFCBAD3ABF2FFFDBEF9FBDE05555555FFDFFFFF7FE2BEF477EC5C65AB",
      INIT_38 => X"2FADE73DE802FC1FFFF222AB223ABA2221201298852489EA7A9EE780A07AD0FF",
      INIT_39 => X"C411090094C45AAC0017FC88882A4408820224840088882A440964AC21BCA5AC",
      INIT_3A => X"0E85BD671E106C67FE3FE400FFFC07FFF600000B38410E11010C908091010094",
      INIT_3B => X"21AF428E71484085CB7BD48280E2795AF50144738A7BD4F7BDEF7A94A5096B7A",
      INIT_3C => X"01117382172D4F6A1A82804239DE538810A9CE229652288023D607ACA0795EA5",
      INIT_3D => X"24201BB33040042E8000006206DA6934DA4D24D3492492492492492492492400",
      INIT_3E => X"1CCF7E56FBF9DF09A90C1209080381937371DD70BB33233A3AB32AB1005C4118",
      INIT_3F => X"18D6FEC60C3E180801C4E1540000020F1C260F771091028229137ECBFBFFBF03",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D1186088082D52A822014EA848A032949416957FFFFFFFFF8AF96C23687171AA",
      INIT_01 => X"955D501542A52ADD8BA490000D13300012D56BAEBAEBAEBAEBA1546B6DA92EE0",
      INIT_02 => X"0A4106741162000008104224B25129A4D10002178A808A0008002B78A808A000",
      INIT_03 => X"461A938090845AD21950410242524424B701AB8307D90108108210DE821FF151",
      INIT_04 => X"000004080082B14EB862494D7C0FB6D68040DA0314AE1BBA2ADD408C8814A22A",
      INIT_05 => X"C0C490C81029051038924110A8001C22861AD6A00A066D815184820820800000",
      INIT_06 => X"A0EB0DD14618C2463A1B593106A0822A513502198430C249294ACA3032010B28",
      INIT_07 => X"A4A828E0005B214D264DD0A52C1A915022030A8B7E1C0C24442CB330ABD5058D",
      INIT_08 => X"F40F409A2036D7211CE6DB764B6FBD64E0B846319180B35129600D1161AA661A",
      INIT_09 => X"0406114A583522A044061330C7436C32620D410172212E64CC204440AD86C344",
      INIT_0A => X"40DE5B5199136AB955B955AA6E8FBEFBEDCCA85295CF5B31799427520718B081",
      INIT_0B => X"56B5A1608FDC6C215AD685828DDE3610AD6B424190D6221348D3D980A76B60A2",
      INIT_0C => X"94CE267DC6776880502EEEE6E87149A042F6294208E0A24C8A6671D812F31B08",
      INIT_0D => X"80806804042F342C109FD4D19B9BB81C49A042711A118A30CA713A6563B56AFA",
      INIT_0E => X"36CC88A2A54A9544A0E940C630E520303480130BD08349F8208732B30B890054",
      INIT_0F => X"A53B3B3B3B6E6F61B9B581F6DB4634DCB5B410070271715859CDC56B6B4A6484",
      INIT_10 => X"9B2DB6F860D804665F36310A0C66FCD8C4B9769D67C6336DA506DE1B40110345",
      INIT_11 => X"2CFB2DC724EBA2EEDB6E6CECCDB233CE701D4AB330B1BE998984801463333366",
      INIT_12 => X"51A35B6DB6F070D80554FB76DB37E6C626EABEABDFF6D9C9ECB14C6663D99DB7",
      INIT_13 => X"DB6D36666666633357A8CB33766DB49D7277792D9B7154E99AB1305145518718",
      INIT_14 => X"DE6D4BAC07FB3A6C04A30E366B6DB6DF0C1B008A9B19BE36316DA21091F4F4D4",
      INIT_15 => X"3867A75EB5B199920CD6DD9D65BCF49D745DD961A0EFF6334C33336DBCBFDD41",
      INIT_16 => X"24FA906A0ED3080007FF60A071060E16FC9054DB6D599BB199B3373C0B333420",
      INIT_17 => X"521C667DB6DF827D8A7BE7DAFFDFBD63FFE58ADB6FC179CE044CCCD2E7C6822A",
      INIT_18 => X"36D8DB031E685716D6DECBA999F742F50E9D89B1F88DDDDDDF9717FFFFFFF710",
      INIT_19 => X"1B6D25D7CBB2B071C01A0E6DD1D6A7D98E04FFDF93FFAC7FBFFBE2AD191DAF72",
      INIT_1A => X"9CF2802A23D2B7273E7DCDC79B97D1EAF4646473792A397546486118330CC349",
      INIT_1B => X"6302CF00DDAAA12EEEDB674D7A410CCED2560106DBB625BB8E5DB773CCC01BBC",
      INIT_1C => X"EE7E8EFDDC880B7F1DDDC0A57CD2AED9319998D0906671A5464C2DA4BCFB38BB",
      INIT_1D => X"7A7FDEFBEFBFFEEF1ECB4BC7C647E72FE7DDE53228FFFD899C1C994FF68388CF",
      INIT_1E => X"903950F51B8C5282A12BF81A65840E3D46AAC35D789BD7C67873992502F6BA10",
      INIT_1F => X"85D7DD1B35011B842269A808A3A788ADC6B59CB6A695A822CA67F871846261E3",
      INIT_20 => X"B6440D0B23B1442B4335ECC4AA1856106156956156956956156942095342282C",
      INIT_21 => X"926D3152BB6D99A6F1670999AF6B6F2B68416D4D151B42F856D0A20605B64005",
      INIT_22 => X"008501514B0210CF3664902A819B55568158F88B8420A0148A19A7B40DD5AA81",
      INIT_23 => X"D28B2C9484306EF4F7641EC5285A21496514296C149C46C86E9C885240A0D584",
      INIT_24 => X"8956D062917888049262112C6C6568068EC0B4582209192FE35558A062F5D614",
      INIT_25 => X"081BC1C22526AF031612D5C5175428B44AC940605830A3F19D7AB082CDF660F0",
      INIT_26 => X"9344846595C06E300A2950E82A172080633B519D54B0851AB2101A06A6E024A0",
      INIT_27 => X"3B0D972409C6599998DC28D964DB8D24C530148E01EA351B575868E4255A2408",
      INIT_28 => X"AD89122083A3A41384098D2CA24C6548084D2280055BD5610314CCC199510CC2",
      INIT_29 => X"008705602E438270171EA4620CAF64CA76432B284472035AA8A249421B68199C",
      INIT_2A => X"0028091B000C687300A9002D00650110000223A9000681C901B803A5002204DA",
      INIT_2B => X"000000000000000000000000000000000002B43300B7FFBFFFFF055104304422",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"8889899888999889000000000000000000000000000000000000000000800000",
      INIT_31 => X"0000000000000000000000000000000010010011011000110011001189998899",
      INIT_32 => X"3FFF00003FFFE0001FFF8003FFC007FF003FE01FC07E0F1C78F003FFFFFFFC00",
      INIT_33 => X"55555BFFFFFC000007FFFFC00003FFFF0001FFFC001FFE007F80FC7866C8D93B",
      INIT_34 => X"0000FFFFFFFF000000001FFFFFFFC0000007FFFFFC00001FFFF8000FFE01F055",
      INIT_35 => X"07FFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFC0FFC00",
      INIT_36 => X"AFABEBFEE6FC00BEFFFAAEB2FFFF000007FFC000FFFFF0003FFFFFFFF8000000",
      INIT_37 => X"FDBFFE5FE36C5D3F3DC3FFF81CF6FFFE073DBFFF81CF0FFFE07BDBFFF818C02F",
      INIT_38 => X"8D0A3428D0A3428D0A3428D0A1428FFBABAFFFEFCFCEDF7FBFFAD2EDB5997E7B",
      INIT_39 => X"FC007FFF001FFF001FFFC007FFC007FFF001FFF001FFFC007FFC007FFF001FCB",
      INIT_3A => X"000000003FFFFFFFFFFFFFFFFFF000003FFFFC0000007FFFFF0000201FFFF800",
      INIT_3B => X"55BBBBB11111BBBBBFC00007FF80003FFFFC3FFFFFFE1FFFFE00000000000000",
      INIT_3C => X"7EA000000AAAAAAAAA2AD2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"7DBF7D6FEB75FF00030001938F28800875555405155AAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"555555FFDFFFFF4002BEF477EC5C65AB5C6B57BFFFE001FFFFC003FFFF8007F7",
      INIT_3F => X"55555555571CBEEB5FF765FF0FFDE7C639FFFADDFCBAD3ABF2FFFDBEF9FBDE05",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3B6D20686A9550482542A3E1855450A10816954C89A04E07862F4C2868717115",
      INIT_01 => X"C71444D4224B0693098CF36645492240AAAB6B5AD6B5AD74410BE76600D42D10",
      INIT_02 => X"0AD5B37614B14969955AEDA6DDC1C499C50E2090336AAAD0291F11708C1402B1",
      INIT_03 => X"329D2333CB548332104D54F455608A0C282E024A8141421BC043FE2820688296",
      INIT_04 => X"68101F3F3703E5223E91691506020B0208E811061220A5AC691506BFC7B41008",
      INIT_05 => X"455BA9A34C2D187563524A056B632A08A9644985ADD26AE2C1F6408C87C0A090",
      INIT_06 => X"400E8552427E14FE5004A1401202BB96E500412DE0AD84220C60501B4060BDC7",
      INIT_07 => X"AA95129626284A121BA722104A5206E6988C99621003E15081A6EFAAFE451540",
      INIT_08 => X"0A2A1438129604624945A6A049E6189D3C4068026E10812242322077159C881D",
      INIT_09 => X"15AD4B8E36892D10262041849422D498CC3E1E21052C60B25018C164A4868089",
      INIT_0A => X"6F2CA96C6AC76E2318964E64922020958462642AB5AC638E388A31C6D0A73102",
      INIT_0B => X"51B18D42646889100BA96BFB7FB7ED0125393A84E739CE44914210207365ADE4",
      INIT_0C => X"1CA0261682D81229581554A6624A144A1151019BA2B2153284A6C290A414A091",
      INIT_0D => X"625958AB2ED8EC96454CD3904823820826066901365EC820094B08000C0D7D7D",
      INIT_0E => X"0408F823B5AC1C621610F575244A3AD6AC2DFB07855C8B4740D96B7555D49B58",
      INIT_0F => X"1120422040568904259429155E68B70A86074D06D01E038A48F6C9B48929AC04",
      INIT_10 => X"766E6220649D0662180C80EF16244630046474D03A0E01868603A446030623A4",
      INIT_11 => X"25D7B3AD6B5800E01E0640459886032C5888CC640E90094A0249209121C676E6",
      INIT_12 => X"7058B82047A0005AB128B14915E909D1E634764C9ACC0892934EC000441616A6",
      INIT_13 => X"B20F62940D10A5649002A71A3B268C833226C7189C81C121D8464631883A2720",
      INIT_14 => X"2FE5565EAC62F5E614528B6494DB908526AF8305B092EF28BEA144AA98377A7B",
      INIT_15 => X"059FCCEBD58489A766CF48956DC7AA27908051264114E6E757306CEF13C9E24D",
      INIT_16 => X"24523682C105D558E2219C60000000009F408B4584AABB1D5F080332D12B25D1",
      INIT_17 => X"491691429328C08D213305891DB85C233FA0161652220CA49570E0B310006A41",
      INIT_18 => X"D51229893B52AF1054A0081200DF57204140A0A02080305D948E99C21A506892",
      INIT_19 => X"81082C270CA908804C82C94002400034980C51201630074E06F06E325142F3C4",
      INIT_1A => X"E1B0D6AF6B978F6008B4D23B5A42ECCCEC5956D3B758A287832E0C540A45F88C",
      INIT_1B => X"5FE627FC49977D499644824A1264A85CB0D6614C6D528A6313A31D6AA4429302",
      INIT_1C => X"0506400049A316E0311C344311C24415F046968550932D11E12814C26EDEBDDA",
      INIT_1D => X"0C968738D9093C5488A030000920A31B70E362C842911B80B2C8294710A00336",
      INIT_1E => X"4A1084301CBA4E862D51D64BA84C30E30042425444B3200B2A828E0058C1E985",
      INIT_1F => X"929CE629889AE2908421D977785BC35980884B76DB6490401B846942291A5005",
      INIT_20 => X"90EF50EE9BEFEA87F067B09D353E22DE6C903A78C22A36DFFF7F27EFF5A0E104",
      INIT_21 => X"6790D40510052D6B5C69508054AC367CA1F10A2F61B123046C08D9094C4DAE34",
      INIT_22 => X"CED2B24282A40A41AA0552814C26CD105202175540251BC980D04A00A10E2EAE",
      INIT_23 => X"39CA8C5ADDE22223776EDD6EB0092350E214378A4089E394500BF90665F6B3DB",
      INIT_24 => X"340A151A101B353803B45CF39173CE712B245AA549141C1CF3C837E48B54039B",
      INIT_25 => X"B4955B280A9312537A11B266846AB3CCCCC295B31114EF4F02AC185223AD6B5A",
      INIT_26 => X"597700C88449992572592C96C4421BB689B80068E237721860AC8099901350C0",
      INIT_27 => X"BB3098329898FFFFF80080171208A49252929A08BC300A408CCC3CA0C000EB55",
      INIT_28 => X"83B884B8215C03B884B8215C42B884B80000A40060A19DDE0125E84CC3001173",
      INIT_29 => X"09BA5831986B1D500046901CE928821601138C248D5006CCD9BD2CD8B0C10970",
      INIT_2A => X"92C104B48C80A0A7801059E809250C85A3A916A1CA729B47E81993201312450A",
      INIT_2B => X"2145B132D065208729DA711FA0922A504C1420A502484B6E88114200052A8488",
      INIT_2C => X"CDB606CA2B168894017B3330CD9E848220A5D202D5B4CA05339B59880BAC39EA",
      INIT_2D => X"68DBC254EA019FBB7FFFC606604C4420236F1537643044AA058088E21D0E6CC5",
      INIT_2E => X"16DC3E824354DC4334CD99881945AA53BBCDB2010738DB21A4B026C406CC41A0",
      INIT_2F => X"8CA115578B69AA14D1A24713399C9539224C9616D93A541D8ACCCC04CCB0C0DB",
      INIT_30 => X"A5B6CC3244042810437B5D183D101658180C22E44D3034B10E82D54B2F1CAAED",
      INIT_31 => X"C8D554752C999900002D0C9791291C98464A3DB1613396421746E8DD1B23EBF2",
      INIT_32 => X"E2FB25E3F3D91B31331BA36E58E91CD998C59F5FE7DEEC72275EC78733FAF3C4",
      INIT_33 => X"6F1E2E46D668924C6E796FBA0E268C079346258FCC9C723978DC32F993E7A3B8",
      INIT_34 => X"C8C4CFD9B9B83248931E338F2CCE46602D3BB6DF7F9F9E0CE402D73191B78E6E",
      INIT_35 => X"FC0E7B7F7F039EDFEFC0E787EFF03DEDFFFC0C6820820800000001A459F8EE38",
      INIT_36 => X"5C6B57BDD7FEFFBBEDFBEB7F5BAFFDB7E005F7F9C47D95DDDD88888DDDDDE1FA",
      INIT_37 => X"003FFADDFCBAD3ABF2FFFDBEF9FBDE05555555FFDFFFFF0022BEF477EC5C65AB",
      INIT_38 => X"2FADE73DE802FC1FF8113119908890013119908894492AF058D04708E2381FC0",
      INIT_39 => X"8845440048885AA800010C4C46642224C446642224C44664222564AC21BCA5AC",
      INIT_3A => X"9057A94F6B5AD427FE3FE003FFFFF00002000003962C89110100488854440048",
      INIT_3B => X"3D4F6A1056A1057A14D435A84210F6BBFEEEA738010A945738A1138EF7890000",
      INIT_3C => X"D5EB5840E739C4211C4211C4710223A9E2388EA11CE211D0205E5005C42102F5",
      INIT_3D => X"20201BB33040042F0000006205D415D5D415D51417E60FE7A6AEAE2A2AAAEDFD",
      INIT_3E => X"1CCF7E56FBF9DF09A90C120908660193737138BA2223B22223233BB000504108",
      INIT_3F => X"53DCEA14A0014A0001C4E154000000000000000000000000002E2905A1D9B282",
      INIT_40 => X"4044AB9729940A952A9420081000F0C920E250BFCEA912A2526D291292269998",
      INIT_41 => X"A184A1D100018443848ED049407CB49A688680D8C629C55A8928093404418550",
      INIT_42 => X"20C0984216139A28CCA22C44A22312CCC47FCC94A5F4088608461886CA184084",
      INIT_43 => X"0A110842E7313D58B8462D1101A9BD02100054908A58B0A49302688992C88C66",
      INIT_44 => X"94CCACBD004F1525725412467A8E38132ADB26844145310E4C30442130927408",
      INIT_45 => X"85631C62ACB58E391CCA68C2DC1B712B02630C3089125A2B5CA98E19124AF408",
      INIT_46 => X"A03C84E2AAA83224451D6AD0A86610C65204184C2BA2BD28CC72B626700CB717",
      INIT_47 => X"81B23992B1A7BF70A29CA29B9128A9156CD1ACCE39CCE089AC892790A5E69378",
      INIT_48 => X"DF35821001492BCE739CE738D0B01C739CC7111C342014989E2141170B206E46",
      INIT_49 => X"CB646E5F74F4643C610D46989460183523207CC41588B472F7D3777DF5CEEEFD",
      INIT_4A => X"B18D93476350A6B186634D7B0A08C80205A09B39E2608F0E6262719323098BB0",
      INIT_4B => X"F621B62B0E76657AC4B10041041041040228A004104104104025ED54EC4EC9A3",
      INIT_4C => X"355894AD696C3861361B42586DA831169BB2B622C59DB6C67B54861259B1B8A6",
      INIT_4D => X"06C70949985922A72506A0CE22522860B69C314084394AA09C54A79A4C310691",
      INIT_4E => X"8E490C629052E5214482EB78CA9448626804A12160A0818942048202E119B647",
      INIT_4F => X"DDD5BD0663888453110886668B11083262126710C5639810AD9A52901448C40E",
      INIT_50 => X"CA39086F75FCBB9CE2D3C48B1237C53CCCEDB337C3088951ECD446E5A24D6B34",
      INIT_51 => X"4A834873090A2E920494F24452269A51AC70D7B3DE8690F2DE5AFF613768E3F2",
      INIT_52 => X"ABFFD9DF7DF6AD8D84808066776634B9CE733B33D99908A057E8D423B569CCEE",
      INIT_53 => X"384ACEB5AD6011DF93653DCB58B18C368B67205CDC2262CC48E66670E188ACA3",
      INIT_54 => X"4D9D0862C78F1671D018866A53F19605401802D485E9B6B7B495BD65218ED6B4",
      INIT_55 => X"90FF1F173C34D0AEDD00E410476810AC4AB498522C16012840748C9A1DF8D8A9",
      INIT_56 => X"16360D302341DB9C6A648CD049842314476020590215C42092D0C33281832162",
      INIT_57 => X"5A59932CA20E1EF7ED125ED06359AD8D00D0E19290B533242492534B288A101B",
      INIT_58 => X"035A08C0D9BB76C8F0D8B86271C6C688290244E249618C239A10664B260492D3",
      INIT_59 => X"0EB9B0536C72FC62C6BC9B6F990C249A0919B8B8CB6B8392057A4854A9A14337",
      INIT_5A => X"C8F72B138DFF66D99BDB0637046B14E4AC75D2A49246252B836FE5F30006AB09",
      INIT_5B => X"BBDFFEE28946C5DAA064435451629452E8E5B3094A0816C4F380C9DBECBB64DC",
      INIT_5C => X"52A8E5366C444B4A68582D7ACE8B2868E844DDBE3F77BFFDC45550400FC00F1F",
      INIT_5D => X"5E0578710776DDB0638F9CE3D07723AB78000ABB4C4A61B191C63386FFCC0A36",
      INIT_5E => X"470A463161DA450455E1C0842998D274F38F6C3C9239B6BAA83AEC47BAC0432C",
      INIT_5F => X"000000000420ECE9001202C34528D654C1110530430724182318334AFD599400",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBB00852B57EAEEFC5D775FBAFDD75A9B436FA4000000003400000000F26640B",
      INIT_01 => X"C9B67F168004952549525424242424228AB10C143950ACD136396DB6DF6A2AA2",
      INIT_02 => X"02858B915A2D57C3BB86D2E41140527A5533AF4EFEF6B1FD81B3655FF7593B66",
      INIT_03 => X"C0818000513498411A002D1111A4262A0A8028ADB6BA01177A2BF6056DF8150B",
      INIT_04 => X"000000000000000000000000000000000000000000000000890004F251790103",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"768D63656A6D536521A2DE1E951747AD0C36FA5556B51474A0D0427D6D656555",
      INIT_01 => X"82017ED42FEB8CD2E9022D1B7501B645AAEB7BDEF7BDEF76445B04B2C5C76F1C",
      INIT_02 => X"6FD5F70897DBA02FF516EDBFDBCB6CA96D4B6D1A9F0AFF80080181E8A49C7AA0",
      INIT_03 => X"7A2C22277F5E8224E39D795555709B5EAFEBC2EFDDEF76B6C35B55B0A2AA2068",
      INIT_04 => X"7A2E9B5A3A9A214755995A2AAD69E96E05028DF1A827A8ED428D4F6A356FADE8",
      INIT_05 => X"EAA0EB235938726463FF4F5F484A8808DA39D3370AB85047152908E205449ABB",
      INIT_06 => X"57C89F7FF6CE83C6E056F402102ABE9EF5084A8A304EB4201DEB441DAA4B15D6",
      INIT_07 => X"AED51A96A4BA6B528BA3EBEA685B5440DA3FEFBB500155C6D001015055015113",
      INIT_08 => X"086854D09A1ED6C1697565A50F222E8B09525C285A14D9B768BAAD65616204F0",
      INIT_09 => X"5FBF6B0416CD3C4BBFF1A95791B4C01066A4040195B8304F1530609E248DCA81",
      INIT_0A => X"6E6C7E6B6DD65D4536B6DFFDFD52ED735355B6A2FFAEC104102AA082DAB7FF8D",
      INIT_0B => X"BDB5B62881ECD535AB6B6ED500DB5B5AD6C7A55DBD6F56AA6CD65C415AB1E957",
      INIT_0C => X"1AA855B60AEC1EA55A1447B6C168FD8113DB1B6BD0E7D7FA20FB69DFFBEFD5FE",
      INIT_0D => X"EE397F675D3A13BEFB111F154A812B50BF105DB02E05CA2AE05CAAFFD5205464",
      INIT_0E => X"1CBF0F5FBFFA27F8FF8BF0709D3FA7F0708BE9FFFBA7A707DA7F9C35CFE1FBF7",
      INIT_0F => X"C6ABA09F1AA01C5BF1A8EDBF7259D5855F12EB50BD96B45CE5FFE1097A7472FC",
      INIT_10 => X"44445589402D213A13A33449114213BB89D5C6F8971AAE01F90D421381110855",
      INIT_11 => X"B91A546B5AD002915212A104016908C441158B90CD0C712AA84F3332C3DDDDCC",
      INIT_12 => X"3FE0F5B615D8EB7C5A36A5756BB1D026A41A554A968AD611E46944B5962C58A5",
      INIT_13 => X"49CEA5AD03981176DA9BBC50B0742C1A1B558201D5C4FF858B436C0B03B47571",
      INIT_14 => X"7FA2147AF4E76F06256FEFB6DEDA3A15B6A901B5BEDAA82960A2B6A802B4B004",
      INIT_15 => X"6904809BEFE6D750DF5D55BF5D5EBC15E192E3B4073853D2CE10EA7D03018455",
      INIT_16 => X"FF714092D79D126BFB6A2D42FFEE292DDB8E6B76E2805DD40AE80226A7C6BF3D",
      INIT_17 => X"8AA8AA8AA8A8A3A5B40FB707FE3F9162A97386D42B37FFF6DBB8DA155BDF786F",
      INIT_18 => X"B5AD47FE65BE6BDB5EAA828AB7FF73656D4536F28A9472431A4589176B76CA2A",
      INIT_19 => X"EC6FABD694F5A1A201221B08A49A69100B2941F6FC1FFF8FEF9AFB7B5769D6A1",
      INIT_1A => X"50804B12AD5A356861BED7F50425075768944A2043AAA868C368B556AB6206AE",
      INIT_1B => X"0A80424A2F8224915568DB6ADB76FC04016D55DDB5A3C0AD45F63A6DAEF01A2B",
      INIT_1C => X"6A356DEDAFB55435B151B05B151A26F54B50FBAD76BEAB2EC14BD6ACAA2AD582",
      INIT_1D => X"00A047B5032D6A01AEF7BB4DAFEAB5A5A355BA81DF1EABBA904095A477ABD568",
      INIT_1E => X"6F58CE3D50D1081A14AAAAFD4750D6AD4C552A5503AFB4DBBFCA2C09DD820202",
      INIT_1F => X"B49424192942B252041248888B523C50AD3D6DBB6DBEDBD7DDF7AD6BABE35A6D",
      INIT_20 => X"3A418845925488A52D522BAB26353A964BA056C8A7462492AAAAEA5DE568BF78",
      INIT_21 => X"FA1B111404042B5AD008F1B1B6D55552ED45DB08E49529215254953A9AC9422D",
      INIT_22 => X"5577B64F57F769242F97DAFD76F8A19B3B3FF7DD7EB66CEAE559FB875FB356B8",
      INIT_23 => X"004A423289208882A850904824716A94C06764D2852EBB864629201A14B8AAA9",
      INIT_24 => X"AE74D75EDB52F65369ADFF7BF6DD6BC7331577EBDFF9BA1A3A69CC34103E8112",
      INIT_25 => X"369752CFE3F279E30279A895801CDDC888B6356272DF2B0881C06CEC946B5AD4",
      INIT_26 => X"B5771ACE963CD8EB1E6E785B8B7EF3CF8B393FDD37BF79671737B716FDE59F15",
      INIT_27 => X"AA2460A27E14D500AA6AA040A02DEEADADEEBEE3BCEEB5A8D7AAA09131A2CBFB",
      INIT_28 => X"947929794E3C9C7929794E3C957929792F8FA1C5A2DAAEBD7365386C0B715B72",
      INIT_29 => X"2EC95D34E942921DC56E972EFA34D4A015B10B2E975507304383832E181252F2",
      INIT_2A => X"CEE79D9DE6ABA8B3AA365DDB2CA6B5A50EB877AEF79D9E5DDB1525005B1B4483",
      INIT_2B => X"21D4ED0AF3A70CB39C6471676ADA2419751CCCE64B2A69CB325D9E76A544596B",
      INIT_2C => X"88A07CEBBE0AF5042E466215162AC6E322B53655C7D6EB1059BAD6AC2E9CF2AB",
      INIT_2D => X"EB55CBCEAB515025A924A444594BD9EBCC48749A7BDF17B34000B2F4D5E44514",
      INIT_2E => X"B8B45531545C9725208AF2CAFC45B4108069AAD96FB49219A92514D79B88BA55",
      INIT_2F => X"37D155FF05EBEE3176EB435222945FA8BB4AD4D56F3DDA594A8888214CCA844D",
      INIT_30 => X"B5B6CA316E2E3C38AF73FD7DA71F44B29A9FB4A6EBA8B8814EA2C18B3E503020",
      INIT_31 => X"4B57DE75ACFF93A56FF9BFFA59ED78FCF67BC139A9FF948FA75AEB5D6B2DFEAA",
      INIT_32 => X"42A814A2B2999A31FB93224E554D189D18810B84E54E2AA33556959B32BAB2A9",
      INIT_33 => X"452A2A449458247C4B514CAA242408451204212A9C105A395888B2B295652116",
      INIT_34 => X"992CA4952D28D2EA9F14228B2A8B57C452112492494954EAAC4522251522D444",
      INIT_35 => X"0001584000005610000015A4000001690000034024024000000001064497552F",
      INIT_36 => X"739488EA28012845520BD4DEA6D0151DD775D7D1E47F15F5F5DF5F58A0A0E100",
      INIT_37 => X"10380525034E2C540DE00241A9043C0AAAB6AA00500001401FC28B882BF39A44",
      INIT_38 => X"CFD00DB96802FC1FFFF12332232AA99223223233256DAB081140B03C0F0390E0",
      INIT_39 => X"99111911919958240017FC8888EECC888ECAAC8CC88888AACCCA8F3DEA108F39",
      INIT_3A => X"C0F201C2CBC5B9BFFFFFEFFF0003F7FFF600001145B6DB55555DD5D591191191",
      INIT_3B => X"9C00295B0ADEB0842E121A743405420406B4AE211D38907120073B4A84216B03",
      INIT_3C => X"0000D85C422DA811C4743405015AD6D6A780210BD4F584210BD4F0B905121A83",
      INIT_3D => X"24B01880000002AE80000080C4DB49A4D36934934D34926DA49A6D349B49B400",
      INIT_3E => X"03FE18E0F08B0701297CA2523E5F1F5090907D703A22B2AAA101010890CD7019",
      INIT_3F => X"18C6C6CC0C76186D015779468C80E040FE00FFFF8208FC410480277C04004702",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_decoder is
  port (
    cnd_tf_s : out STD_LOGIC;
    timer_int_enable_q_reg : out STD_LOGIC;
    int_type_q : out STD_LOGIC;
    timer_overflow_q_reg : out STD_LOGIC;
    ale_q : out STD_LOGIC;
    int_q_reg : out STD_LOGIC;
    int_enable_q_reg : out STD_LOGIC;
    int_in_progress_q_reg : out STD_LOGIC;
    mb_q : out STD_LOGIC;
    cnd_f1_s : out STD_LOGIC;
    branch_taken_q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mnemonic_q_reg[4]_0\ : out STD_LOGIC;
    int_pending_s : out STD_LOGIC;
    \mnemonic_q_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mnemonic_q_reg[0]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_1\ : out STD_LOGIC;
    dmem_addr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mnemonic_q_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mnemonic_q_reg[1]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_0\ : out STD_LOGIC;
    \temp_req_q_reg[0]\ : out STD_LOGIC;
    \accu_shadow_q_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \opc_opcode_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mnemonic_q_reg[0]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_3\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_3\ : out STD_LOGIC;
    clk_multi_cycle_s : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_opcode_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \use_xtal_div.xtal_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mnemonic_q_reg[0]_4\ : out STD_LOGIC;
    take_branch_q : out STD_LOGIC;
    dmem_we : out STD_LOGIC;
    \dmem_addr_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mnemonic_q_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_opcode_q_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mnemonic_q_reg[0]_5\ : out STD_LOGIC;
    \accumulator_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \program_counter_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \opc_opcode_q_reg[5]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_2\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    take_branch_q_reg : out STD_LOGIC;
    \mnemonic_q_reg[5]_1\ : out STD_LOGIC;
    \FSM_onehot_int_state_q_reg[1]\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_4\ : out STD_LOGIC;
    \opc_opcode_q_reg[2]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_6\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_0\ : out STD_LOGIC;
    timer_int_enable_q_reg_0 : out STD_LOGIC;
    \mnemonic_q_reg[5]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_3\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_7\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_4\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]\ : out STD_LOGIC;
    \psw_q_reg[1]\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_3\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_3\ : out STD_LOGIC;
    \opc_opcode_q_reg[4]_1\ : out STD_LOGIC;
    tim_start_t_s : out STD_LOGIC;
    mb_q56_out : out STD_LOGIC;
    \mnemonic_q_reg[5]_5\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_6\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_3\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_4\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_8\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_4\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_5\ : out STD_LOGIC;
    branch_taken_s : out STD_LOGIC;
    \mnemonic_q_reg[2]_5\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_5\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_6\ : out STD_LOGIC;
    int_in_progress_q : out STD_LOGIC;
    \mnemonic_q_reg[0]_9\ : out STD_LOGIC;
    timer_flag_q_reg : out STD_LOGIC;
    \mnemonic_q_reg[1]_6\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_4\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_6\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[1]\ : out STD_LOGIC;
    \program_counter_q_reg[9]\ : out STD_LOGIC;
    \program_counter_q_reg[8]\ : out STD_LOGIC;
    \psw_q_reg[3]\ : out STD_LOGIC;
    \psw_q_reg[2]\ : out STD_LOGIC;
    \psw_q_reg[1]_0\ : out STD_LOGIC;
    \psw_q_reg[0]\ : out STD_LOGIC;
    \sp_q_reg[2]\ : out STD_LOGIC;
    \sp_q_reg[0]\ : out STD_LOGIC;
    \sp_q_reg[0]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[4]_2\ : out STD_LOGIC;
    \inc_sel_q_reg[0]\ : out STD_LOGIC;
    timer_flag_q_reg_0 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    ale_q_reg : in STD_LOGIC;
    timer_int_enable_q_reg_1 : in STD_LOGIC;
    int_type_q_reg : in STD_LOGIC;
    timer_overflow_q_reg_0 : in STD_LOGIC;
    ale_q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_q_reg_0 : in STD_LOGIC;
    int_enable_q_reg_0 : in STD_LOGIC;
    int_in_progress_q_reg_0 : in STD_LOGIC;
    mb_q_reg_0 : in STD_LOGIC;
    f1_q_reg_0 : in STD_LOGIC;
    branch_taken_q_reg_1 : in STD_LOGIC;
    \p2_q_reg[7]\ : in STD_LOGIC;
    \p2_q_reg[6]\ : in STD_LOGIC;
    \p2_q_reg[5]\ : in STD_LOGIC;
    \p2_q_reg[4]\ : in STD_LOGIC;
    \p2_q_reg[3]\ : in STD_LOGIC;
    \p2_q_reg[3]_0\ : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p1_q[7]_i_11_0\ : in STD_LOGIC;
    \accumulator_q_reg[3]\ : in STD_LOGIC;
    \sp_q_reg[0]_1\ : in STD_LOGIC;
    \temp_req_q_reg[7]\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dmem_addr_q : in STD_LOGIC;
    \psw_q_reg[2]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \psw_q_reg[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[1]_i_3\ : in STD_LOGIC;
    \program_counter_q_reg[11]\ : in STD_LOGIC;
    \program_counter_q_reg[11]_0\ : in STD_LOGIC;
    \p1_q_reg[7]\ : in STD_LOGIC;
    \p2_q_reg[7]_0\ : in STD_LOGIC;
    \p1_q_reg[7]_0\ : in STD_LOGIC;
    \sp_q_reg[0]_2\ : in STD_LOGIC;
    \outreg_reg[7]_0\ : in STD_LOGIC;
    \bus_q_reg[7]\ : in STD_LOGIC;
    \accumulator_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_shadow_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    program_counter_q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \temp_req_q_reg[6]\ : in STD_LOGIC;
    \p1_q[7]_i_16\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_q_reg[5]\ : in STD_LOGIC;
    outreg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    psw_bs_s : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \opc_opcode_q_reg[2]_1\ : in STD_LOGIC;
    \dmem_addr_q_reg[3]\ : in STD_LOGIC;
    \p2_q_reg[1]\ : in STD_LOGIC;
    \counter_q_reg[6]_0\ : in STD_LOGIC;
    \p2_q_reg[6]_0\ : in STD_LOGIC;
    \sp_q_reg[2]_0\ : in STD_LOGIC;
    \sp_q_reg[0]_3\ : in STD_LOGIC;
    \sp_q_reg[1]\ : in STD_LOGIC;
    \p2_q_reg[2]\ : in STD_LOGIC;
    \p2_q_reg[2]_0\ : in STD_LOGIC;
    \p2_q_reg[2]_1\ : in STD_LOGIC;
    \p2_q_reg[2]_2\ : in STD_LOGIC;
    \p2_q_reg[2]_3\ : in STD_LOGIC;
    \bus_q_reg[7]_0\ : in STD_LOGIC;
    \bus_q[7]_i_5_0\ : in STD_LOGIC;
    \dmem_addr_q_reg[2]\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_1\ : in STD_LOGIC;
    \dmem_addr_q[5]_i_5_0\ : in STD_LOGIC;
    \dmem_addr_q[5]_i_8_0\ : in STD_LOGIC;
    \p2_q_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p2_q_reg[0]\ : in STD_LOGIC;
    dac_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[0]_i_3\ : in STD_LOGIC;
    \p1_q[3]_i_3\ : in STD_LOGIC;
    \p1_q[7]_i_16_0\ : in STD_LOGIC;
    \p2_q_reg[4]_0\ : in STD_LOGIC;
    \p2_q_reg[5]_0\ : in STD_LOGIC;
    psw_f0_s : in STD_LOGIC;
    \p2_q_reg[6]_1\ : in STD_LOGIC;
    psw_aux_carry_s : in STD_LOGIC;
    \p1_q[7]_i_7\ : in STD_LOGIC;
    psw_carry_s : in STD_LOGIC;
    \p2_q_reg[2]_4\ : in STD_LOGIC;
    \p1_q[2]_i_2\ : in STD_LOGIC;
    \p2_q_reg[1]_0\ : in STD_LOGIC;
    \p1_q[1]_i_2\ : in STD_LOGIC;
    \p2_q_reg[3]_1\ : in STD_LOGIC;
    \psw_q_reg[3]_i_4_0\ : in STD_LOGIC;
    \p1_q[6]_i_17_0\ : in STD_LOGIC;
    \program_counter_q_reg[8]_0\ : in STD_LOGIC;
    \program_counter_q_reg[0]\ : in STD_LOGIC;
    \p2_q_reg[1]_1\ : in STD_LOGIC;
    \p2_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p2_q_reg[1]_2\ : in STD_LOGIC;
    \p1_q[2]_i_3\ : in STD_LOGIC;
    \p1_q[6]_i_23\ : in STD_LOGIC;
    \p1_q[4]_i_3\ : in STD_LOGIC;
    \p1_q[6]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p1_q[6]_i_5_1\ : in STD_LOGIC;
    \accumulator_q_reg[3]_0\ : in STD_LOGIC;
    \accumulator_q[3]_i_5_0\ : in STD_LOGIC;
    take_branch_q_i_2_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p1_q[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \psw_q[3]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnd_take_branch_s : in STD_LOGIC;
    \dmem_addr_q[5]_i_3_0\ : in STD_LOGIC;
    \p1_q[0]_i_2_0\ : in STD_LOGIC;
    \inc_sel_q_reg[0]_0\ : in STD_LOGIC;
    int_in_progress_q_reg_1 : in STD_LOGIC;
    \p1_q[7]_i_27_0\ : in STD_LOGIC;
    \p1_q[6]_i_3\ : in STD_LOGIC;
    \p1_q[7]_i_11_1\ : in STD_LOGIC;
    \p1_q[6]_i_17_1\ : in STD_LOGIC;
    \p1_q[6]_i_17_2\ : in STD_LOGIC;
    \dmem_addr_q[5]_i_5_1\ : in STD_LOGIC;
    take_branch_q_i_3_0 : in STD_LOGIC;
    \program_counter_q_reg[9]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \program_counter_q_reg[8]_1\ : in STD_LOGIC;
    \psw_q_reg[2]_0\ : in STD_LOGIC;
    \inc_sel_q_reg[1]\ : in STD_LOGIC;
    \inc_sel_q_reg[0]_1\ : in STD_LOGIC;
    \opc_opcode_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_opcode_q_reg_rep[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mnemonic_q_reg[5]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_decoder : entity is "t48_decoder";
end dkong_dkong_system_wrapper_0_0_t48_decoder;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_decoder is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \accu_shadow_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \accu_shadow_q_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_13_n_0\ : STD_LOGIC;
  signal \accumulator_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \accumulator_q_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal branch_taken_q_i_4_n_0 : STD_LOGIC;
  signal \bus_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \^clk_multi_cycle_s\ : STD_LOGIC;
  signal \^cnd_f1_s\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_11_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_12_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_13_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_14_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_15_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_16_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_18_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_19_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_20_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_22_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_23_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_5_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_6_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_7_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_8_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_9_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g3_b0_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal \i__i_3_n_0\ : STD_LOGIC;
  signal \i__i_4_n_0\ : STD_LOGIC;
  signal \i__i_5_n_0\ : STD_LOGIC;
  signal \i__i_6_n_0\ : STD_LOGIC;
  signal \i__i_7_n_0\ : STD_LOGIC;
  signal \inc_sel_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \inc_sel_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \inc_sel_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \inc_sel_q[1]_i_4_n_0\ : STD_LOGIC;
  signal int_b_n_57 : STD_LOGIC;
  signal int_b_n_58 : STD_LOGIC;
  signal int_b_n_78 : STD_LOGIC;
  signal int_b_n_79 : STD_LOGIC;
  signal int_b_n_80 : STD_LOGIC;
  signal int_b_n_81 : STD_LOGIC;
  signal \^mb_q\ : STD_LOGIC;
  signal mb_q_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_14_n_0 : STD_LOGIC;
  signal \mem_reg_0_63_0_0_i_8__0_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_1\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_2\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_3\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_6\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_7\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_8\ : STD_LOGIC;
  signal \mnemonic_q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[1]_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[1]_2\ : STD_LOGIC;
  signal \^mnemonic_q_reg[1]_4\ : STD_LOGIC;
  signal \mnemonic_q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[2]_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[2]_2\ : STD_LOGIC;
  signal \^mnemonic_q_reg[2]_3\ : STD_LOGIC;
  signal \mnemonic_q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[3]_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[3]_2\ : STD_LOGIC;
  signal \^mnemonic_q_reg[3]_3\ : STD_LOGIC;
  signal \^mnemonic_q_reg[3]_4\ : STD_LOGIC;
  signal \mnemonic_q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[4]_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_2\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_3\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_4\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_5\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_6\ : STD_LOGIC;
  signal \mnemonic_q_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg_n_0_[0]\ : STD_LOGIC;
  signal mnemonic_v : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal multi_cycle_q_reg_i_3_n_0 : STD_LOGIC;
  signal multi_cycle_q_reg_i_4_n_0 : STD_LOGIC;
  signal \^opc_opcode_q_reg[2]_0\ : STD_LOGIC;
  signal \^opc_opcode_q_reg[5]_0\ : STD_LOGIC;
  signal \^opc_opcode_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \opc_opcode_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[0]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[1]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[2]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[3]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[4]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[5]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[6]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[7]\ : STD_LOGIC;
  signal \p1_q[0]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_13_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_17_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_18_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_17_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_18_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_14_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_17_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_18_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_19_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_20_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_21_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_22_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_30_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_31_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_34_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_35_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_36_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_37_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_40_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_45_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_46_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_47_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_14_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_17_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_18_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_19_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_24_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_25_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_26_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_28_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_29_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_30_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_31_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_32_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_33_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_37_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_39_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_40_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_41_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_42_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_43_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_47_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_49_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_50_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_51_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_52_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_53_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_54_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_55_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_56_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_57_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_58_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_59_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_62_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_63_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_64_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_65_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_67_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_68_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[11]_i_7_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_10_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_11_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_9_n_0\ : STD_LOGIC;
  signal \psw_b/sp_q\ : STD_LOGIC;
  signal \psw_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \psw_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \psw_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \psw_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \psw_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \psw_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_11_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_12_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_13_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_14_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_15_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_16_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_17_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_18_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_19_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_20_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_21_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_22_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_23_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_25_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_26_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_27_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_7_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_8_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_9_n_0\ : STD_LOGIC;
  signal \psw_q_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal rd_q_i_3_n_0 : STD_LOGIC;
  signal \sp_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \sp_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \sp_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \sp_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \sp_q[2]_i_4_n_0\ : STD_LOGIC;
  signal take_branch_q_i_10_n_0 : STD_LOGIC;
  signal take_branch_q_i_11_n_0 : STD_LOGIC;
  signal take_branch_q_i_12_n_0 : STD_LOGIC;
  signal take_branch_q_i_13_n_0 : STD_LOGIC;
  signal take_branch_q_i_14_n_0 : STD_LOGIC;
  signal take_branch_q_i_15_n_0 : STD_LOGIC;
  signal take_branch_q_i_16_n_0 : STD_LOGIC;
  signal take_branch_q_i_17_n_0 : STD_LOGIC;
  signal take_branch_q_i_19_n_0 : STD_LOGIC;
  signal take_branch_q_i_20_n_0 : STD_LOGIC;
  signal take_branch_q_i_21_n_0 : STD_LOGIC;
  signal take_branch_q_i_22_n_0 : STD_LOGIC;
  signal take_branch_q_i_23_n_0 : STD_LOGIC;
  signal take_branch_q_i_24_n_0 : STD_LOGIC;
  signal take_branch_q_i_25_n_0 : STD_LOGIC;
  signal take_branch_q_i_26_n_0 : STD_LOGIC;
  signal take_branch_q_i_27_n_0 : STD_LOGIC;
  signal take_branch_q_i_28_n_0 : STD_LOGIC;
  signal take_branch_q_i_29_n_0 : STD_LOGIC;
  signal take_branch_q_i_30_n_0 : STD_LOGIC;
  signal take_branch_q_i_31_n_0 : STD_LOGIC;
  signal take_branch_q_i_32_n_0 : STD_LOGIC;
  signal take_branch_q_i_33_n_0 : STD_LOGIC;
  signal take_branch_q_i_34_n_0 : STD_LOGIC;
  signal take_branch_q_i_35_n_0 : STD_LOGIC;
  signal take_branch_q_i_36_n_0 : STD_LOGIC;
  signal take_branch_q_i_37_n_0 : STD_LOGIC;
  signal take_branch_q_i_38_n_0 : STD_LOGIC;
  signal take_branch_q_i_39_n_0 : STD_LOGIC;
  signal take_branch_q_i_40_n_0 : STD_LOGIC;
  signal take_branch_q_i_7_n_0 : STD_LOGIC;
  signal take_branch_q_i_8_n_0 : STD_LOGIC;
  signal \^take_branch_q_reg\ : STD_LOGIC;
  signal take_branch_q_reg_i_9_n_0 : STD_LOGIC;
  signal \temp_req_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_req_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_req_q[6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_req_q[6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_11_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_9_n_0\ : STD_LOGIC;
  signal \^tim_start_t_s\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \accu_shadow_q[7]_i_9\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \accumulator_q[7]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \bus_q[7]_i_4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dmem_addr_q[4]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_19\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_20\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_9\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of f1_q_i_2 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of f1_q_i_3 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \i__i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \i__i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i__i_6\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \i__i_7\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \inc_sel_q[0]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \inc_sel_q[1]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \inc_sel_q[1]_i_4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of int_enable_q_i_2 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of int_enable_q_i_3 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of mb_q_i_3 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of mb_q_i_4 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of mb_q_i_6 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of mem_reg_0_63_0_0_i_10 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of mem_reg_0_63_0_0_i_13 : label is "soft_lutpair216";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \opc_opcode_q_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[6]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[7]\ : label is "no";
  attribute SOFT_HLUTNM of \p1_q[0]_i_6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p1_q[2]_i_12\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p1_q[2]_i_18\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \p1_q[3]_i_18\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \p1_q[4]_i_4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p1_q[4]_i_6\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p1_q[4]_i_7\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p1_q[5]_i_15\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p1_q[5]_i_4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p1_q[5]_i_6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p1_q[5]_i_7\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p1_q[6]_i_22\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p1_q[6]_i_37\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \p1_q[6]_i_40\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \p1_q[6]_i_45\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p1_q[6]_i_46\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \p1_q[6]_i_6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \p1_q[6]_i_8\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \p1_q[6]_i_9\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p1_q[7]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p1_q[7]_i_10\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p1_q[7]_i_15\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p1_q[7]_i_17\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p1_q[7]_i_41\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p1_q[7]_i_43\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \p1_q[7]_i_49\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \p1_q[7]_i_5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \p1_q[7]_i_50\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \p1_q[7]_i_58\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \p1_q[7]_i_65\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \p1_q[7]_i_67\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pmem_addr_q[11]_i_7\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \pmem_addr_q[7]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \pmem_addr_q[7]_i_5\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_7\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \psw_q[0]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \psw_q[1]_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \psw_q[2]_i_5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \psw_q[3]_i_11\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \psw_q[3]_i_14\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \psw_q[3]_i_15\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \psw_q[3]_i_17\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \psw_q[3]_i_20\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \psw_q[3]_i_21\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \psw_q[3]_i_23\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \psw_q[3]_i_25\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \psw_q[3]_i_26\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \psw_q[3]_i_27\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sp_q[1]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sp_q[2]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of take_branch_q_i_10 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of take_branch_q_i_17 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of take_branch_q_i_19 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of take_branch_q_i_23 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of take_branch_q_i_6 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \temp_req_q[6]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \temp_req_q[6]_i_4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \temp_req_q[6]_i_6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_7\ : label is "soft_lutpair242";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  clk_multi_cycle_s <= \^clk_multi_cycle_s\;
  cnd_f1_s <= \^cnd_f1_s\;
  mb_q <= \^mb_q\;
  \mnemonic_q_reg[0]_1\ <= \^mnemonic_q_reg[0]_1\;
  \mnemonic_q_reg[0]_2\ <= \^mnemonic_q_reg[0]_2\;
  \mnemonic_q_reg[0]_3\ <= \^mnemonic_q_reg[0]_3\;
  \mnemonic_q_reg[0]_6\ <= \^mnemonic_q_reg[0]_6\;
  \mnemonic_q_reg[0]_7\ <= \^mnemonic_q_reg[0]_7\;
  \mnemonic_q_reg[0]_8\ <= \^mnemonic_q_reg[0]_8\;
  \mnemonic_q_reg[1]_0\ <= \^mnemonic_q_reg[1]_0\;
  \mnemonic_q_reg[1]_2\ <= \^mnemonic_q_reg[1]_2\;
  \mnemonic_q_reg[1]_4\ <= \^mnemonic_q_reg[1]_4\;
  \mnemonic_q_reg[2]_0\ <= \^mnemonic_q_reg[2]_0\;
  \mnemonic_q_reg[2]_2\ <= \^mnemonic_q_reg[2]_2\;
  \mnemonic_q_reg[2]_3\ <= \^mnemonic_q_reg[2]_3\;
  \mnemonic_q_reg[3]_0\ <= \^mnemonic_q_reg[3]_0\;
  \mnemonic_q_reg[3]_2\ <= \^mnemonic_q_reg[3]_2\;
  \mnemonic_q_reg[3]_3\ <= \^mnemonic_q_reg[3]_3\;
  \mnemonic_q_reg[3]_4\ <= \^mnemonic_q_reg[3]_4\;
  \mnemonic_q_reg[4]_0\ <= \^mnemonic_q_reg[4]_0\;
  \mnemonic_q_reg[5]_0\ <= \^mnemonic_q_reg[5]_0\;
  \mnemonic_q_reg[5]_2\ <= \^mnemonic_q_reg[5]_2\;
  \mnemonic_q_reg[5]_3\ <= \^mnemonic_q_reg[5]_3\;
  \mnemonic_q_reg[5]_4\ <= \^mnemonic_q_reg[5]_4\;
  \mnemonic_q_reg[5]_5\ <= \^mnemonic_q_reg[5]_5\;
  \mnemonic_q_reg[5]_6\ <= \^mnemonic_q_reg[5]_6\;
  \opc_opcode_q_reg[2]_0\ <= \^opc_opcode_q_reg[2]_0\;
  \opc_opcode_q_reg[5]_0\ <= \^opc_opcode_q_reg[5]_0\;
  \opc_opcode_q_reg[7]_0\(6 downto 0) <= \^opc_opcode_q_reg[7]_0\(6 downto 0);
  take_branch_q_reg <= \^take_branch_q_reg\;
  tim_start_t_s <= \^tim_start_t_s\;
\accu_shadow_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000214000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \accu_shadow_q[7]_i_4_n_0\
    );
\accu_shadow_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBFAAAABBBF"
    )
        port map (
      I0 => \accu_shadow_q[7]_i_7_n_0\,
      I1 => \temp_req_q_reg[7]\,
      I2 => psw_aux_carry_s,
      I3 => \p1_q[7]_i_11_0\,
      I4 => \accu_shadow_q[7]_i_8_n_0\,
      I5 => \p2_q_reg[2]_0\,
      O => \accu_shadow_q[7]_i_5_n_0\
    );
\accu_shadow_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF4700CFFFCFFF"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(5),
      I1 => \accu_shadow_q[7]_i_8_n_0\,
      I2 => \bus_q_reg[7]_0\,
      I3 => \accu_shadow_q[7]_i_7_n_0\,
      I4 => \^opc_opcode_q_reg[2]_0\,
      I5 => \temp_req_q_reg[7]\,
      O => \accu_shadow_q[7]_i_6_n_0\
    );
\accu_shadow_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFEFFFE7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \accu_shadow_q[7]_i_7_n_0\
    );
\accu_shadow_q[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100140200000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \accu_shadow_q[7]_i_8_n_0\
    );
\accu_shadow_q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \opc_opcode_q_reg_n_0_[2]\,
      I1 => \^opc_opcode_q_reg[7]_0\(2),
      O => \^opc_opcode_q_reg[2]_0\
    );
\accu_shadow_q_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_shadow_q[7]_i_5_n_0\,
      I1 => \accu_shadow_q[7]_i_6_n_0\,
      O => \accu_shadow_q_reg[7]_i_3_n_0\,
      S => \accu_shadow_q[7]_i_4_n_0\
    );
\accumulator_q[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77747777"
    )
        port map (
      I0 => \p2_q_reg[3]_0\,
      I1 => \^mnemonic_q_reg[0]_7\,
      I2 => \accumulator_q_reg[3]\,
      I3 => \^opc_opcode_q_reg[7]_0\(2),
      I4 => \opc_opcode_q_reg_n_0_[2]\,
      O => \accumulator_q[3]_i_13_n_0\
    );
\accumulator_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE400E4"
    )
        port map (
      I0 => \^mnemonic_q_reg[3]_2\,
      I1 => \accumulator_q_reg[3]_0\,
      I2 => \temp_req_q_reg[7]\,
      I3 => \^mnemonic_q_reg[0]_7\,
      I4 => \program_counter_q_reg[8]_0\,
      I5 => \^mnemonic_q_reg[5]_4\,
      O => \mnemonic_q_reg[3]_1\
    );
\accumulator_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FBFFFFFCEFFFF"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \mnemonic_q_reg[0]_9\
    );
\accumulator_q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE2EEFFFF0000"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \^mnemonic_q_reg[5]_4\,
      I2 => \p2_q_reg[7]_0\,
      I3 => \^mnemonic_q_reg[0]_7\,
      I4 => \accumulator_q_reg[3]_i_11_n_0\,
      I5 => \^mnemonic_q_reg[3]_2\,
      O => \FSM_onehot_mstate_q_reg[4]\
    );
\accumulator_q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBE6EFB3BFFFB5F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \^mnemonic_q_reg[3]_2\
    );
\accumulator_q[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06C185041104402A"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \^mnemonic_q_reg[0]_7\
    );
\accumulator_q[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A774FFFEFA7FF3DC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^mnemonic_q_reg[5]_4\
    );
\accumulator_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => \accumulator_q_reg[7]_0\(0),
      I1 => \temp_req_q_reg[7]\,
      I2 => \^opc_opcode_q_reg[7]_0\(3),
      I3 => \accumulator_q[7]_i_2_n_0\,
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(2),
      O => \opc_opcode_q_reg[4]_0\(0)
    );
\accumulator_q[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      O => \accumulator_q[7]_i_2_n_0\
    );
\accumulator_q_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accumulator_q[3]_i_5_0\,
      I1 => \accumulator_q[3]_i_13_n_0\,
      O => \accumulator_q_reg[3]_i_11_n_0\,
      S => \^mnemonic_q_reg[5]_4\
    );
branch_taken_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C44"
    )
        port map (
      I0 => branch_taken_q_i_4_n_0,
      I1 => \program_counter_q_reg[8]_0\,
      I2 => \program_counter_q[7]_i_9_n_0\,
      I3 => cnd_take_branch_s,
      O => branch_taken_s
    );
branch_taken_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEFFFFFF7FFF7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(1),
      O => branch_taken_q_i_4_n_0
    );
branch_taken_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg,
      D => branch_taken_q_reg_1,
      Q => branch_taken_q_reg_0
    );
\bus_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \sp_q_reg[0]_2\,
      I1 => \bus_q[7]_i_2_n_0\,
      I2 => \bus_q_reg[7]\,
      I3 => \^q\(3),
      I4 => \bus_q[7]_i_4_n_0\,
      I5 => \bus_q[7]_i_5_n_0\,
      O => \mnemonic_q_reg[4]_2\(0)
    );
\bus_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \bus_q[7]_i_2_n_0\
    );
\bus_q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      O => \bus_q[7]_i_4_n_0\
    );
\bus_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFF4000"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \bus_q_reg[7]_0\,
      I4 => \^q\(0),
      I5 => \bus_q[7]_i_6_n_0\,
      O => \bus_q[7]_i_5_n_0\
    );
\bus_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFCFFFF"
    )
        port map (
      I0 => \bus_q[7]_i_5_0\,
      I1 => \p2_q_reg[7]_0\,
      I2 => \^opc_opcode_q_reg[7]_0\(0),
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \bus_q[7]_i_6_n_0\
    );
\dmem_addr_q[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \dmem_addr_q_reg[2]\,
      O => \^mnemonic_q_reg[2]_2\
    );
\dmem_addr_q[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFF33FFFF"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_3_0\,
      I1 => \dmem_addr_q[5]_i_5_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \dmem_addr_q[5]_i_22_n_0\,
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \dmem_addr_q[5]_i_11_n_0\
    );
\dmem_addr_q[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC5555CCCC0005"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^opc_opcode_q_reg[7]_0\(2),
      I3 => \sp_q_reg[0]_1\,
      I4 => \^q\(1),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \dmem_addr_q[5]_i_12_n_0\
    );
\dmem_addr_q[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02200222"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \p2_q_reg[3]_1\,
      I5 => \dmem_addr_q[5]_i_23_n_0\,
      O => \dmem_addr_q[5]_i_13_n_0\
    );
\dmem_addr_q[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F113F220F113F2F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \dmem_addr_q[5]_i_5_0\,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \dmem_addr_q[5]_i_14_n_0\
    );
\dmem_addr_q[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0E0F0F0F0E0"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(2),
      I1 => \sp_q_reg[0]_1\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \bus_q_reg[7]_0\,
      O => \dmem_addr_q[5]_i_15_n_0\
    );
\dmem_addr_q[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000D00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dmem_addr_q[5]_i_5_1\,
      I2 => \^q\(3),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \dmem_addr_q[5]_i_16_n_0\
    );
\dmem_addr_q[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00083008"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_5_0\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \dmem_addr_q[5]_i_8_0\,
      I5 => \dmem_addr_q[5]_i_22_n_0\,
      O => \dmem_addr_q[5]_i_18_n_0\
    );
\dmem_addr_q[5]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \dmem_addr_q[5]_i_19_n_0\
    );
\dmem_addr_q[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p1_q_reg[7]\,
      O => \dmem_addr_q[5]_i_20_n_0\
    );
\dmem_addr_q[5]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \dmem_addr_q[5]_i_22_n_0\
    );
\dmem_addr_q[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF50FF5F045404"
    )
        port map (
      I0 => \^q\(4),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \dmem_addr_q[5]_i_23_n_0\
    );
\dmem_addr_q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFC0C0EFEFCFCF"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_7_n_0\,
      I1 => \dmem_addr_q[5]_i_8_n_0\,
      I2 => \^q\(4),
      I3 => \dmem_addr_q[5]_i_9_n_0\,
      I4 => \dmem_addr_q_reg[5]_1\,
      I5 => \dmem_addr_q[5]_i_11_n_0\,
      O => \mnemonic_q_reg[5]_1\
    );
\dmem_addr_q[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000B"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_12_n_0\,
      I1 => \^q\(4),
      I2 => \dmem_addr_q[5]_i_13_n_0\,
      I3 => \dmem_addr_q[5]_i_14_n_0\,
      I4 => \dmem_addr_q[5]_i_15_n_0\,
      I5 => \dmem_addr_q[5]_i_16_n_0\,
      O => \dmem_addr_q[5]_i_5_n_0\
    );
\dmem_addr_q[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000400"
    )
        port map (
      I0 => \dmem_addr_q_reg[2]\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \dmem_addr_q[5]_i_6_n_0\
    );
\dmem_addr_q[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => \dmem_addr_q[5]_i_7_n_0\
    );
\dmem_addr_q[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA888888888888"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_18_n_0\,
      I1 => \dmem_addr_q[5]_i_19_n_0\,
      I2 => \dmem_addr_q[5]_i_20_n_0\,
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \psw_q[1]_i_3_n_0\,
      I5 => \dmem_addr_q[5]_i_5_0\,
      O => \dmem_addr_q[5]_i_8_n_0\
    );
\dmem_addr_q[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      O => \dmem_addr_q[5]_i_9_n_0\
    );
f1_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      O => \mnemonic_q_reg[2]_5\
    );
f1_q_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \^mnemonic_q_reg[3]_3\
    );
f1_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(0),
      O => \mnemonic_q_reg[2]_4\
    );
f1_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg,
      D => f1_q_reg_0,
      Q => \^cnd_f1_s\
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F40060FF9FF08C"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000C487FE1003A"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \^mnemonic_q_reg[0]_3\
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0063FFEBFFA30620"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F637FFAB0074F1A4"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE8007C006008F7"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF5BFFC70710"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0BFF070000F847"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b5_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00740020005CFFC3"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400020FF4B0048"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000400B400A4"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008005800C0FF5B"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400B0006400F0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800EC0020FFAF"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b5_n_0
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000F70703"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b0_n_0
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF63FF8B00AB074B"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540008F7DFF00B"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800F4F868FFFC"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C001000440050"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF83FF4FF80BFF8F"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b5_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B400A0FF97FFC0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b0_n_0
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C8FF2300A0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b1_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D400C8FF17FFC0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800970048FFDF"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0064FF70FF2F00F0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAB00AFFFEB002F"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b5_n_0
    );
\i__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAFAAAFE"
    )
        port map (
      I0 => \i__i_2_n_0\,
      I1 => \i__i_3_n_0\,
      I2 => \^opc_opcode_q_reg[7]_0\(3),
      I3 => \sp_q_reg[0]_1\,
      I4 => \i__i_4_n_0\,
      I5 => \i__i_5_n_0\,
      O => \opc_opcode_q_reg[4]_1\
    );
\i__i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000011130000"
    )
        port map (
      I0 => \p2_q_reg[7]_0\,
      I1 => \i__i_6_n_0\,
      I2 => \i__i_7_n_0\,
      I3 => \^q\(1),
      I4 => \^opc_opcode_q_reg[7]_0\(3),
      I5 => \accumulator_q_reg[3]\,
      O => \i__i_2_n_0\
    );
\i__i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \i__i_3_n_0\
    );
\i__i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \i__i_4_n_0\
    );
\i__i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \i__i_5_n_0\
    );
\i__i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \i__i_6_n_0\
    );
\i__i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => \i__i_7_n_0\
    );
\inc_sel_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tim_start_t_s\,
      I1 => \inc_sel_q[1]_i_3_n_0\,
      I2 => \inc_sel_q_reg[0]_1\,
      O => \inc_sel_q_reg[0]\
    );
\inc_sel_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \inc_sel_q[0]_i_3_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \inc_sel_q_reg[0]_0\,
      I5 => \^q\(3),
      O => \^tim_start_t_s\
    );
\inc_sel_q[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      O => \inc_sel_q[0]_i_3_n_0\
    );
\inc_sel_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(3),
      I1 => \^q\(3),
      I2 => \sp_q_reg[0]_1\,
      I3 => \inc_sel_q[1]_i_2_n_0\,
      I4 => \inc_sel_q[1]_i_3_n_0\,
      I5 => \inc_sel_q_reg[1]\,
      O => \opc_opcode_q_reg[4]_2\
    );
\inc_sel_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^q\(2),
      O => \inc_sel_q[1]_i_2_n_0\
    );
\inc_sel_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040000000"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \^q\(3),
      I2 => \sp_q_reg[0]_2\,
      I3 => \inc_sel_q[1]_i_4_n_0\,
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \inc_sel_q[1]_i_2_n_0\,
      O => \inc_sel_q[1]_i_3_n_0\
    );
\inc_sel_q[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \inc_sel_q[1]_i_4_n_0\
    );
int_b: entity work.dkong_dkong_system_wrapper_0_0_t48_int
     port map (
      D(7 downto 0) => D(7 downto 0),
      \FSM_onehot_int_state_q[2]_i_2_0\ => \accumulator_q_reg[3]\,
      \FSM_onehot_int_state_q[2]_i_2_1\ => \p1_q_reg[7]\,
      \FSM_onehot_int_state_q_reg[1]_0\ => int_pending_s,
      \FSM_onehot_int_state_q_reg[1]_1\ => \FSM_onehot_int_state_q_reg[1]\,
      Q(5 downto 1) => \^q\(4 downto 0),
      Q(0) => \mnemonic_q_reg_n_0_[0]\,
      \accu_shadow_q_reg[7]\(7 downto 0) => \accu_shadow_q_reg[7]_0\(7 downto 0),
      \accu_shadow_q_reg[7]_0\ => \accu_shadow_q_reg[7]_i_3_n_0\,
      \accumulator_q_reg[7]\(7 downto 0) => \accumulator_q_reg[7]\(7 downto 0),
      ale_q => ale_q,
      ale_q_reg_0 => ale_q_reg,
      ale_q_reg_1(0) => ale_q_reg_0(0),
      clk_multi_cycle_s => \^clk_multi_cycle_s\,
      cnd_tf_s => cnd_tf_s,
      \counter_q_reg[4]\ => \counter_q_reg[4]\,
      \counter_q_reg[5]\ => \counter_q_reg[5]\,
      \counter_q_reg[6]\(4 downto 0) => \counter_q_reg[6]\(4 downto 0),
      \counter_q_reg[6]_0\ => \^opc_opcode_q_reg[5]_0\,
      \counter_q_reg[6]_1\(4 downto 2) => \p1_q[7]_i_16\(5 downto 3),
      \counter_q_reg[6]_1\(1 downto 0) => \p1_q[7]_i_16\(1 downto 0),
      \counter_q_reg[6]_2\ => \counter_q_reg[6]_0\,
      dac_out(3) => dac_out(7),
      dac_out(2 downto 0) => dac_out(5 downto 3),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      dmem_addr_q => dmem_addr_q,
      \dmem_addr_q_reg[2]\ => \^mnemonic_q_reg[2]_2\,
      \dmem_addr_q_reg[3]\ => \dmem_addr_q_reg[3]\,
      \dmem_addr_q_reg[5]\(5 downto 0) => \dmem_addr_q_reg[5]\(5 downto 0),
      \dmem_addr_q_reg[5]_0\ => \dmem_addr_q[5]_i_5_n_0\,
      \dmem_addr_q_reg[5]_1\ => \dmem_addr_q[5]_i_6_n_0\,
      \dmem_addr_q_reg[5]_2\(5 downto 0) => \dmem_addr_q_reg[5]_0\(5 downto 0),
      int_enable_q_reg_0 => int_enable_q_reg,
      int_enable_q_reg_1 => int_enable_q_reg_0,
      int_in_progress_q => int_in_progress_q,
      int_in_progress_q_reg_0 => int_in_progress_q_reg,
      int_in_progress_q_reg_1 => int_in_progress_q_reg_0,
      int_in_progress_q_reg_2 => int_in_progress_q_reg_1,
      int_q_reg_0 => int_q_reg,
      int_q_reg_1 => int_q_reg_0,
      int_type_q => int_type_q,
      int_type_q_reg_0 => int_type_q_reg,
      mb_q => \^mb_q\,
      \mnemonic_q_reg[1]\ => \mnemonic_q_reg[1]_3\,
      \mnemonic_q_reg[1]_0\ => \mnemonic_q_reg[1]_6\,
      \mnemonic_q_reg[3]\ => \mnemonic_q_reg[3]_6\,
      \opc_opcode_q_reg[0]\ => int_b_n_78,
      \opc_opcode_q_reg[0]_0\ => int_b_n_79,
      \opc_opcode_q_reg[0]_1\ => int_b_n_80,
      \opc_opcode_q_reg[0]_2\ => int_b_n_81,
      \opc_opcode_q_reg[2]\ => \opc_opcode_q_reg[2]_1\,
      outreg(7 downto 0) => outreg(7 downto 0),
      \outreg_reg[0]\ => \outreg_reg[7]\(0),
      \outreg_reg[1]\ => \outreg_reg[7]\(1),
      \outreg_reg[2]\ => \outreg_reg[7]\(2),
      \outreg_reg[3]\ => \outreg_reg[7]\(3),
      \outreg_reg[4]\ => \outreg_reg[7]\(4),
      \outreg_reg[4]_0\(1) => int_b_n_57,
      \outreg_reg[4]_0\(0) => int_b_n_58,
      \outreg_reg[5]\ => \outreg_reg[7]\(5),
      \outreg_reg[6]\ => \outreg_reg[7]\(6),
      \outreg_reg[7]\ => \outreg_reg[7]\(7),
      \p1_q[2]_i_3_0\(7 downto 3) => \^opc_opcode_q_reg[7]_0\(6 downto 2),
      \p1_q[2]_i_3_0\(2) => \opc_opcode_q_reg_n_0_[2]\,
      \p1_q[2]_i_3_0\(1 downto 0) => \^opc_opcode_q_reg[7]_0\(1 downto 0),
      \p1_q[3]_i_3_0\ => \p1_q[3]_i_3\,
      \p1_q[3]_i_3_1\ => \p1_q[3]_i_17_n_0\,
      \p1_q[3]_i_4_0\ => \p1_q[3]_i_18_n_0\,
      \p1_q[6]_i_23\ => \p1_q[6]_i_23\,
      \p1_q[6]_i_23_0\ => \^mnemonic_q_reg[0]_3\,
      \p1_q[6]_i_23_1\ => \p1_q[5]_i_12_n_0\,
      \p1_q[7]_i_7_0\ => \p1_q[7]_i_7\,
      \p1_q[7]_i_7_1\ => \p1_q[7]_i_39_n_0\,
      \p2_q_reg[0]\ => \p1_q[0]_i_2_n_0\,
      \p2_q_reg[0]_0\ => \p1_q[7]_i_17_n_0\,
      \p2_q_reg[0]_1\ => \p1_q[0]_i_8_n_0\,
      \p2_q_reg[0]_2\ => \p2_q_reg[0]\,
      \p2_q_reg[0]_3\ => \p1_q[0]_i_11_n_0\,
      \p2_q_reg[0]_4\(2 downto 0) => \p2_q_reg[0]_0\(2 downto 0),
      \p2_q_reg[1]\ => \p1_q[1]_i_4_n_0\,
      \p2_q_reg[1]_0\ => \p1_q[1]_i_5_n_0\,
      \p2_q_reg[1]_1\ => \p2_q_reg[1]_0\,
      \p2_q_reg[1]_2\ => \p2_q_reg[1]_1\,
      \p2_q_reg[1]_3\ => \^mnemonic_q_reg[0]_6\,
      \p2_q_reg[1]_4\ => \p2_q_reg[1]_2\,
      \p2_q_reg[1]_5\ => \p1_q[1]_i_9_n_0\,
      \p2_q_reg[2]\ => \p1_q[2]_i_4_n_0\,
      \p2_q_reg[2]_0\ => \p1_q[7]_i_19_n_0\,
      \p2_q_reg[2]_1\ => \p2_q_reg[2]_0\,
      \p2_q_reg[2]_2\ => \p2_q_reg[2]_1\,
      \p2_q_reg[2]_3\ => \p2_q_reg[2]_2\,
      \p2_q_reg[2]_4\ => \p2_q_reg[2]_3\,
      \p2_q_reg[2]_5\ => \p1_q[2]_i_9_n_0\,
      \p2_q_reg[2]_6\ => \p1_q[2]_i_5_n_0\,
      \p2_q_reg[2]_7\ => \p2_q_reg[2]_4\,
      \p2_q_reg[3]\ => \p2_q_reg[3]_0\,
      \p2_q_reg[3]_0\ => \p1_q[3]_i_2_n_0\,
      \p2_q_reg[3]_1\ => \p1_q[3]_i_5_n_0\,
      \p2_q_reg[3]_2\ => \^mnemonic_q_reg[0]_2\,
      \p2_q_reg[3]_3\ => \p1_q[6]_i_20_n_0\,
      \p2_q_reg[3]_4\ => \p1_q[3]_i_11_n_0\,
      \p2_q_reg[4]\ => \p1_q[4]_i_2_n_0\,
      \p2_q_reg[4]_0\ => \p1_q[6]_i_22_n_0\,
      \p2_q_reg[4]_1\ => \p1_q[4]_i_8_n_0\,
      \p2_q_reg[4]_2\ => \p2_q_reg[4]_0\,
      \p2_q_reg[4]_3\ => \p1_q[4]_i_10_n_0\,
      \p2_q_reg[5]\ => \p1_q[5]_i_2_n_0\,
      \p2_q_reg[5]_0\ => \p1_q_reg[6]_i_4_n_0\,
      \p2_q_reg[5]_1\ => \p1_q[5]_i_8_n_0\,
      \p2_q_reg[5]_2\ => \p2_q_reg[5]_0\,
      \p2_q_reg[5]_3\ => \p1_q[5]_i_11_n_0\,
      \p2_q_reg[6]\ => \p2_q_reg[6]\,
      \p2_q_reg[6]_0\ => \p1_q[6]_i_2_n_0\,
      \p2_q_reg[6]_1\ => \p1_q[6]_i_5_n_0\,
      \p2_q_reg[7]\ => \p1_q[7]_i_6_n_0\,
      \p2_q_reg[7]_0\(4) => \p2_q_reg[7]_1\(7),
      \p2_q_reg[7]_0\(3 downto 0) => \p2_q_reg[7]_1\(3 downto 0),
      \p2_q_reg[7]_1\ => \p1_q[7]_i_18_n_0\,
      p_0_in(0) => p_0_in(0),
      p_1_in(0) => p_1_in(0),
      \pmem_addr_q_reg[7]\ => \pmem_addr_q[7]_i_2_n_0\,
      program_counter_q(10 downto 0) => program_counter_q(10 downto 0),
      \program_counter_q_reg[0]\ => \^take_branch_q_reg\,
      \program_counter_q_reg[11]\ => \program_counter_q_reg[11]\,
      \program_counter_q_reg[11]_0\ => \program_counter_q_reg[11]_0\,
      \program_counter_q_reg[7]\(7 downto 0) => \program_counter_q_reg[7]\(7 downto 0),
      \program_counter_q_reg[8]\ => \program_counter_q_reg[8]\,
      \program_counter_q_reg[8]_0\ => \^mnemonic_q_reg[5]_2\,
      \program_counter_q_reg[8]_1\ => \program_counter_q_reg[8]_1\,
      \program_counter_q_reg[9]\ => \program_counter_q_reg[9]\,
      \program_counter_q_reg[9]_0\ => \program_counter_q_reg[9]_0\,
      psw_aux_carry_s => psw_aux_carry_s,
      psw_bs_s => psw_bs_s,
      psw_carry_s => psw_carry_s,
      psw_f0_s => psw_f0_s,
      \psw_q_reg[0]\ => \psw_q_reg[0]\,
      \psw_q_reg[0]_0\ => \psw_q[0]_i_2_n_0\,
      \psw_q_reg[1]\ => \psw_q_reg[1]_0\,
      \psw_q_reg[1]_0\ => \psw_q[1]_i_2_n_0\,
      \psw_q_reg[2]\ => \psw_q_reg[2]\,
      \psw_q_reg[2]_0\ => \psw_q_reg[2]_0\,
      \psw_q_reg[2]_1\ => \psw_q[2]_i_3_n_0\,
      \psw_q_reg[3]\ => \psw_q_reg[3]\,
      \psw_q_reg[3]_0\ => \psw_q[3]_i_2_n_0\,
      \psw_q_reg[3]_1\ => \psw_q[3]_i_3_n_0\,
      \psw_q_reg[3]_2\ => \psw_q_reg[3]_i_4_n_0\,
      soundclk => soundclk,
      sp_q => \psw_b/sp_q\,
      \sp_q_reg[0]\ => \sp_q_reg[0]\,
      \sp_q_reg[0]_0\ => \sp_q_reg[0]_0\,
      \sp_q_reg[0]_1\ => \sp_q_reg[0]_3\,
      \sp_q_reg[0]_2\ => \sp_q_reg[0]_2\,
      \sp_q_reg[0]_3\ => \sp_q[0]_i_2_n_0\,
      \sp_q_reg[0]_4\ => \sp_q_reg[0]_1\,
      \sp_q_reg[0]_5\ => \sp_q[0]_i_3_n_0\,
      \sp_q_reg[1]\ => \^mnemonic_q_reg[1]_0\,
      \sp_q_reg[1]_0\ => \sp_q_reg[1]\,
      \sp_q_reg[1]_1\ => \sp_q[1]_i_3_n_0\,
      \sp_q_reg[2]\ => \sp_q_reg[2]\,
      \sp_q_reg[2]_0\ => \sp_q_reg[2]_0\,
      take_branch_q_reg => \^mnemonic_q_reg[3]_3\,
      \temp_req_q_reg[5]\ => \temp_req_q[6]_i_5_n_0\,
      \temp_req_q_reg[5]_0\ => \temp_req_q[6]_i_2_n_0\,
      \temp_req_q_reg[5]_1\ => \temp_req_q[6]_i_4_n_0\,
      \temp_req_q_reg[6]\ => \temp_req_q_reg[6]\,
      \temp_req_q_reg[7]\ => \temp_req_q[7]_i_3_n_0\,
      timer_flag_q_reg_0 => timer_flag_q_reg,
      timer_flag_q_reg_1 => timer_flag_q_reg_0,
      timer_int_enable_q_reg_0 => timer_int_enable_q_reg,
      timer_int_enable_q_reg_1 => timer_int_enable_q_reg_0,
      timer_int_enable_q_reg_2 => timer_int_enable_q_reg_1,
      timer_overflow_q_reg_0 => timer_overflow_q_reg,
      timer_overflow_q_reg_1 => timer_overflow_q_reg_0,
      timer_overflow_q_reg_2 => \^mnemonic_q_reg[4]_0\,
      \use_xtal_div.xtal_q_reg[1]\ => \use_xtal_div.xtal_q_reg[1]\
    );
int_enable_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \^mnemonic_q_reg[5]_5\
    );
int_enable_q_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => \^mnemonic_q_reg[0]_8\
    );
mb_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \inc_sel_q_reg[0]_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => mb_q_i_6_n_0,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => mb_q56_out
    );
mb_q_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      O => \^mnemonic_q_reg[5]_3\
    );
mb_q_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      O => \^mnemonic_q_reg[2]_0\
    );
mb_q_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(2),
      O => mb_q_i_6_n_0
    );
mb_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => ale_q_reg,
      D => mb_q_reg_0,
      Q => \^mb_q\
    );
mem_reg_0_63_0_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => mem_reg_0_63_0_0_i_10_n_0
    );
mem_reg_0_63_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^mnemonic_q_reg[5]_3\,
      I3 => \^q\(0),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \accumulator_q_reg[3]\,
      O => mem_reg_0_63_0_0_i_11_n_0
    );
mem_reg_0_63_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => mem_reg_0_63_0_0_i_12_n_0
    );
mem_reg_0_63_0_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => mem_reg_0_63_0_0_i_13_n_0
    );
mem_reg_0_63_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0D0000000D00"
    )
        port map (
      I0 => \opc_opcode_q_reg_n_0_[2]\,
      I1 => \^opc_opcode_q_reg[7]_0\(2),
      I2 => \accumulator_q_reg[3]\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \program_counter_q_reg[8]_0\,
      O => mem_reg_0_63_0_0_i_14_n_0
    );
\mem_reg_0_63_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A888888"
    )
        port map (
      I0 => \sp_q_reg[0]_2\,
      I1 => \mem_reg_0_63_0_0_i_8__0_n_0\,
      I2 => \outreg_reg[7]_0\,
      I3 => mem_reg_0_63_0_0_i_10_n_0,
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(4),
      O => dmem_we
    );
\mem_reg_0_63_0_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => mem_reg_0_63_0_0_i_11_n_0,
      I1 => mem_reg_0_63_0_0_i_12_n_0,
      I2 => \program_counter_q_reg[0]\,
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => mem_reg_0_63_0_0_i_13_n_0,
      I5 => mem_reg_0_63_0_0_i_14_n_0,
      O => \mem_reg_0_63_0_0_i_8__0_n_0\
    );
\mnemonic_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_7\(0),
      CLR => ale_q_reg,
      D => mnemonic_v(0),
      Q => \mnemonic_q_reg_n_0_[0]\
    );
\mnemonic_q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[0]_i_2_n_0\,
      I1 => \mnemonic_q_reg[0]_i_3_n_0\,
      O => mnemonic_v(0),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_0,
      I1 => g1_b0_n_0,
      O => \mnemonic_q_reg[0]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_0,
      I1 => g3_b0_n_0,
      O => \mnemonic_q_reg[0]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_7\(0),
      CLR => ale_q_reg,
      D => mnemonic_v(1),
      Q => \^q\(0)
    );
\mnemonic_q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[1]_i_2_n_0\,
      I1 => \mnemonic_q_reg[1]_i_3_n_0\,
      O => mnemonic_v(1),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_0,
      I1 => g1_b1_n_0,
      O => \mnemonic_q_reg[1]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => g3_b1_n_0,
      O => \mnemonic_q_reg[1]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_7\(0),
      CLR => ale_q_reg,
      D => mnemonic_v(2),
      Q => \^q\(1)
    );
\mnemonic_q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[2]_i_2_n_0\,
      I1 => \mnemonic_q_reg[2]_i_3_n_0\,
      O => mnemonic_v(2),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_0,
      I1 => g1_b2_n_0,
      O => \mnemonic_q_reg[2]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_0,
      I1 => g3_b2_n_0,
      O => \mnemonic_q_reg[2]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_7\(0),
      D => mnemonic_v(3),
      PRE => ale_q_reg,
      Q => \^q\(2)
    );
\mnemonic_q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[3]_i_2_n_0\,
      I1 => \mnemonic_q_reg[3]_i_3_n_0\,
      O => mnemonic_v(3),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_0,
      I1 => g1_b3_n_0,
      O => \mnemonic_q_reg[3]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => g3_b3_n_0,
      O => \mnemonic_q_reg[3]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_7\(0),
      CLR => ale_q_reg,
      D => mnemonic_v(4),
      Q => \^q\(3)
    );
\mnemonic_q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[4]_i_2_n_0\,
      I1 => \mnemonic_q_reg[4]_i_3_n_0\,
      O => mnemonic_v(4),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_0,
      I1 => g1_b4_n_0,
      O => \mnemonic_q_reg[4]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_0,
      I1 => g3_b4_n_0,
      O => \mnemonic_q_reg[4]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_7\(0),
      D => mnemonic_v(5),
      PRE => ale_q_reg,
      Q => \^q\(4)
    );
\mnemonic_q_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[5]_i_3_n_0\,
      I1 => \mnemonic_q_reg[5]_i_4_n_0\,
      O => mnemonic_v(5),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_0,
      I1 => g1_b5_n_0,
      O => \mnemonic_q_reg[5]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_0,
      I1 => g3_b5_n_0,
      O => \mnemonic_q_reg[5]_i_4_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
multi_cycle_q_reg_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => multi_cycle_q_reg_i_3_n_0,
      I1 => multi_cycle_q_reg_i_4_n_0,
      O => \^clk_multi_cycle_s\,
      S => \^opc_opcode_q_reg[7]_0\(6)
    );
multi_cycle_q_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => int_b_n_78,
      I1 => int_b_n_79,
      O => multi_cycle_q_reg_i_3_n_0,
      S => \^opc_opcode_q_reg[7]_0\(5)
    );
multi_cycle_q_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => int_b_n_80,
      I1 => int_b_n_81,
      O => multi_cycle_q_reg_i_4_n_0,
      S => \^opc_opcode_q_reg[7]_0\(5)
    );
\opc_opcode_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(0),
      Q => \^opc_opcode_q_reg[7]_0\(0)
    );
\opc_opcode_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(1),
      Q => \^opc_opcode_q_reg[7]_0\(1)
    );
\opc_opcode_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => int_b_n_58,
      Q => \opc_opcode_q_reg_n_0_[2]\
    );
\opc_opcode_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(2),
      Q => \^opc_opcode_q_reg[7]_0\(2)
    );
\opc_opcode_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => int_b_n_57,
      Q => \^opc_opcode_q_reg[7]_0\(3)
    );
\opc_opcode_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(3),
      Q => \^opc_opcode_q_reg[7]_0\(4)
    );
\opc_opcode_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(4),
      Q => \^opc_opcode_q_reg[7]_0\(5)
    );
\opc_opcode_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(5),
      Q => \^opc_opcode_q_reg[7]_0\(6)
    );
\opc_opcode_q_reg_rep[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(0),
      Q => \opc_opcode_q_reg_rep_n_0_[0]\
    );
\opc_opcode_q_reg_rep[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(1),
      Q => \opc_opcode_q_reg_rep_n_0_[1]\
    );
\opc_opcode_q_reg_rep[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => int_b_n_58,
      Q => \opc_opcode_q_reg_rep_n_0_[2]\
    );
\opc_opcode_q_reg_rep[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(2),
      Q => \opc_opcode_q_reg_rep_n_0_[3]\
    );
\opc_opcode_q_reg_rep[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => int_b_n_57,
      Q => \opc_opcode_q_reg_rep_n_0_[4]\
    );
\opc_opcode_q_reg_rep[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(3),
      Q => \opc_opcode_q_reg_rep_n_0_[5]\
    );
\opc_opcode_q_reg_rep[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(4),
      Q => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\opc_opcode_q_reg_rep[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_1\(0),
      CLR => ale_q_reg,
      D => \opc_opcode_q_reg_rep[7]_0\(5),
      Q => \opc_opcode_q_reg_rep_n_0_[7]\
    );
overflow_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \^opc_opcode_q_reg[7]_0\(4),
      I2 => \pmem_addr_q[11]_i_7_n_0\,
      I3 => \sp_q[1]_i_4_n_0\,
      I4 => \^q\(0),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \^opc_opcode_q_reg[5]_0\
    );
\p1_q[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_2\,
      I1 => \^mnemonic_q_reg[0]_1\,
      I2 => \bus_q_reg[7]_0\,
      I3 => \^opc_opcode_q_reg[7]_0\(0),
      O => \p1_q[0]_i_11_n_0\
    );
\p1_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
        port map (
      I0 => \p1_q[0]_i_5_n_0\,
      I1 => \p1_q[7]_i_12_n_0\,
      I2 => \p1_q[0]_i_6_n_0\,
      I3 => \p1_q[7]_i_14_n_0\,
      I4 => \p1_q[0]_i_7_n_0\,
      I5 => \p2_q_reg[6]\,
      O => \p1_q[0]_i_2_n_0\
    );
\p1_q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0800FB080808"
    )
        port map (
      I0 => \p1_q[3]_i_2_0\(0),
      I1 => \p1_q[7]_i_25_n_0\,
      I2 => \p1_q[7]_i_26_n_0\,
      I3 => \^mnemonic_q_reg[1]_2\,
      I4 => \psw_q_reg[2]_i_4_0\(0),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => \p1_q[0]_i_5_n_0\
    );
\p1_q[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74337400"
    )
        port map (
      I0 => \p1_q[0]_i_2_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \psw_q_reg[2]_i_4_0\(4),
      I3 => \^mnemonic_q_reg[5]_0\,
      I4 => \psw_q_reg[2]_i_4_0\(1),
      O => \p1_q[0]_i_6_n_0\
    );
\p1_q[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD94"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(0),
      I3 => \psw_q_reg[2]_i_4\(0),
      O => \p1_q[0]_i_7_n_0\
    );
\p1_q[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111F"
    )
        port map (
      I0 => \p1_q[2]_i_13_n_0\,
      I1 => \sp_q_reg[0]_3\,
      I2 => dac_out(0),
      I3 => \p1_q[6]_i_22_n_0\,
      I4 => \p1_q[0]_i_3\,
      O => \p1_q[0]_i_8_n_0\
    );
\p1_q[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080CFB0808000808"
    )
        port map (
      I0 => \p1_q[3]_i_2_0\(1),
      I1 => \p1_q[7]_i_25_n_0\,
      I2 => \p1_q[7]_i_26_n_0\,
      I3 => \^mnemonic_q_reg[1]_2\,
      I4 => \^mnemonic_q_reg[5]_0\,
      I5 => \psw_q_reg[2]_i_4_0\(1),
      O => \p1_q[1]_i_10_n_0\
    );
\p1_q[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9D4"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4\(1),
      I3 => \psw_q_reg[2]_i_4_0\(1),
      O => \p1_q[1]_i_12_n_0\
    );
\p1_q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \p2_q_reg[6]\,
      I1 => \p1_q[1]_i_10_n_0\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \p2_q_reg[1]\,
      I4 => \p1_q[7]_i_14_n_0\,
      I5 => \p1_q[1]_i_12_n_0\,
      O => \p1_q[1]_i_4_n_0\
    );
\p1_q[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111F"
    )
        port map (
      I0 => \p1_q[2]_i_13_n_0\,
      I1 => \sp_q_reg[1]\,
      I2 => dac_out(1),
      I3 => \p1_q[6]_i_22_n_0\,
      I4 => \p1_q[1]_i_2\,
      O => \p1_q[1]_i_5_n_0\
    );
\p1_q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000020"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \^mnemonic_q_reg[0]_6\
    );
\p1_q[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888088FFFF8088"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(1),
      I1 => \^opc_opcode_q_reg[7]_0\(2),
      I2 => \^mnemonic_q_reg[0]_1\,
      I3 => \p2_q_reg[3]_0\,
      I4 => \^mnemonic_q_reg[0]_2\,
      I5 => \p1_q[1]_i_3\,
      O => \p1_q[1]_i_9_n_0\
    );
\p1_q[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0800FB080808"
    )
        port map (
      I0 => \p1_q[3]_i_2_0\(2),
      I1 => \p1_q[7]_i_25_n_0\,
      I2 => \p1_q[7]_i_26_n_0\,
      I3 => \^mnemonic_q_reg[1]_2\,
      I4 => \psw_q_reg[2]_i_4_0\(2),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => \p1_q[2]_i_10_n_0\
    );
\p1_q[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9D4"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4\(2),
      I3 => \psw_q_reg[2]_i_4_0\(2),
      O => \p1_q[2]_i_12_n_0\
    );
\p1_q[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ABABABABABABAB"
    )
        port map (
      I0 => \p1_q[6]_i_47_n_0\,
      I1 => \p2_q_reg[3]_1\,
      I2 => \psw_q_reg[3]_i_4_0\,
      I3 => \pmem_addr_q[7]_i_5_n_0\,
      I4 => \psw_q[3]_i_27_n_0\,
      I5 => \bus_q_reg[7]_0\,
      O => \p1_q[2]_i_13_n_0\
    );
\p1_q[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \p2_q_reg[3]_1\,
      I1 => \^opc_opcode_q_reg[7]_0\(4),
      I2 => \^opc_opcode_q_reg[7]_0\(6),
      I3 => \^opc_opcode_q_reg[7]_0\(5),
      O => \p1_q[2]_i_16_n_0\
    );
\p1_q[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040000"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \^opc_opcode_q_reg[7]_0\(3),
      I2 => \p1_q_reg[7]\,
      I3 => \^opc_opcode_q_reg[7]_0\(5),
      I4 => \^opc_opcode_q_reg[7]_0\(4),
      I5 => \^opc_opcode_q_reg[7]_0\(6),
      O => \p1_q[2]_i_17_n_0\
    );
\p1_q[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \opc_opcode_q_reg_n_0_[2]\,
      I1 => \^opc_opcode_q_reg[7]_0\(2),
      O => \p1_q[2]_i_18_n_0\
    );
\p1_q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \p2_q_reg[6]\,
      I1 => \p1_q[2]_i_10_n_0\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \p2_q_reg[2]\,
      I4 => \p1_q[7]_i_14_n_0\,
      I5 => \p1_q[2]_i_12_n_0\,
      O => \p1_q[2]_i_4_n_0\
    );
\p1_q[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F1FF"
    )
        port map (
      I0 => \p1_q[2]_i_13_n_0\,
      I1 => \sp_q_reg[2]_0\,
      I2 => \p1_q[2]_i_2\,
      I3 => dac_out(2),
      I4 => \p1_q[6]_i_22_n_0\,
      O => \p1_q[2]_i_5_n_0\
    );
\p1_q[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F203F3F2F203F30"
    )
        port map (
      I0 => \p1_q[2]_i_16_n_0\,
      I1 => \p1_q[2]_i_17_n_0\,
      I2 => \^mnemonic_q_reg[0]_1\,
      I3 => \p2_q_reg[3]_1\,
      I4 => \p1_q[2]_i_18_n_0\,
      I5 => \p1_q[2]_i_3\,
      O => \p1_q[2]_i_9_n_0\
    );
\p1_q[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFF7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \p1_q[3]_i_11_n_0\
    );
\p1_q[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFF7F7"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \^mnemonic_q_reg[0]_1\
    );
\p1_q[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111FFFFF111F"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_4\,
      I1 => \p1_q[7]_i_16\(2),
      I2 => program_counter_q(3),
      I3 => \p1_q[7]_i_16_0\,
      I4 => \^mnemonic_q_reg[1]_0\,
      I5 => program_counter_q(10),
      O => \p1_q[3]_i_17_n_0\
    );
\p1_q[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      O => \p1_q[3]_i_18_n_0\
    );
\p1_q[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4\(0),
      O => \temp_req_q_reg[0]\
    );
\p1_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
        port map (
      I0 => \p1_q[3]_i_7_n_0\,
      I1 => \p1_q[7]_i_12_n_0\,
      I2 => \p2_q_reg[3]\,
      I3 => \p1_q[7]_i_14_n_0\,
      I4 => \p1_q[3]_i_9_n_0\,
      I5 => \p2_q_reg[6]\,
      O => \p1_q[3]_i_2_n_0\
    );
\p1_q[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FF0000FFF708"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4_0\(3),
      I4 => \psw_q_reg[2]_i_4\(3),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => S(2)
    );
\p1_q[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FF0000FFF708"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4_0\(2),
      I4 => \psw_q_reg[2]_i_4\(2),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => S(1)
    );
\p1_q[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FF0000FFF708"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4_0\(1),
      I4 => \psw_q_reg[2]_i_4\(1),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => S(0)
    );
\p1_q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \p2_q_reg[3]_1\,
      I1 => \^opc_opcode_q_reg[7]_0\(4),
      I2 => \^opc_opcode_q_reg[7]_0\(6),
      I3 => \^opc_opcode_q_reg[7]_0\(5),
      I4 => \^mnemonic_q_reg[0]_1\,
      I5 => \bus_q_reg[7]_0\,
      O => \p1_q[3]_i_5_n_0\
    );
\p1_q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000000000000"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \^mnemonic_q_reg[0]_2\
    );
\p1_q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0800FB080808"
    )
        port map (
      I0 => \p1_q[3]_i_2_0\(3),
      I1 => \p1_q[7]_i_25_n_0\,
      I2 => \p1_q[7]_i_26_n_0\,
      I3 => \^mnemonic_q_reg[1]_2\,
      I4 => \psw_q_reg[2]_i_4_0\(3),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => \p1_q[3]_i_7_n_0\
    );
\p1_q[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9D4"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4\(3),
      I3 => \psw_q_reg[2]_i_4_0\(3),
      O => \p1_q[3]_i_9_n_0\
    );
\p1_q[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2A2A200A200A2"
    )
        port map (
      I0 => \p1_q[6]_i_20_n_0\,
      I1 => \p2_q_reg[7]_1\(4),
      I2 => \p1_q[7]_i_17_n_0\,
      I3 => \p1_q[7]_i_18_n_0\,
      I4 => sfx_port(3),
      I5 => \p1_q[4]_i_3\,
      O => \p1_q[4]_i_10_n_0\
    );
\p1_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p1_q[4]_i_4_n_0\,
      I1 => \p2_q_reg[4]\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \p1_q[4]_i_6_n_0\,
      I4 => \p1_q[7]_i_14_n_0\,
      I5 => \p1_q[4]_i_7_n_0\,
      O => \p1_q[4]_i_2_n_0\
    );
\p1_q[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD94"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(4),
      I3 => \psw_q_reg[2]_i_4\(4),
      O => \p1_q[4]_i_4_n_0\
    );
\p1_q[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \psw_q_reg[2]_i_4\(4),
      I2 => \^mnemonic_q_reg[5]_0\,
      I3 => O(0),
      O => \p1_q[4]_i_6_n_0\
    );
\p1_q[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(4),
      O => \p1_q[4]_i_7_n_0\
    );
\p1_q[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[6]_i_37_n_0\,
      I1 => psw_bs_s,
      I2 => program_counter_q(4),
      I3 => \p1_q[7]_i_16_0\,
      I4 => \p1_q[7]_i_16\(3),
      I5 => \^mnemonic_q_reg[1]_4\,
      O => \p1_q[4]_i_8_n_0\
    );
\p1_q[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A2A2A2"
    )
        port map (
      I0 => \p1_q[6]_i_20_n_0\,
      I1 => \p2_q_reg[7]_1\(5),
      I2 => \p1_q[7]_i_17_n_0\,
      I3 => sfx_port(0),
      I4 => \p1_q[7]_i_18_n_0\,
      O => \p1_q[5]_i_11_n_0\
    );
\p1_q[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB000100AB550100"
    )
        port map (
      I0 => \p1_q[5]_i_14_n_0\,
      I1 => \program_counter_q_reg[0]\,
      I2 => \p1_q[5]_i_15_n_0\,
      I3 => \p1_q[5]_i_16_n_0\,
      I4 => \p2_q_reg[3]_0\,
      I5 => \^opc_opcode_q_reg[7]_0\(3),
      O => \p1_q[5]_i_12_n_0\
    );
\p1_q[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \p1_q[5]_i_14_n_0\
    );
\p1_q[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(1),
      I1 => \^opc_opcode_q_reg[7]_0\(0),
      O => \p1_q[5]_i_15_n_0\
    );
\p1_q[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000001100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p1_q[5]_i_16_n_0\
    );
\p1_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p1_q[5]_i_4_n_0\,
      I1 => \p2_q_reg[5]\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \p1_q[5]_i_6_n_0\,
      I4 => \p1_q[7]_i_14_n_0\,
      I5 => \p1_q[5]_i_7_n_0\,
      O => \p1_q[5]_i_2_n_0\
    );
\p1_q[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B994"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \psw_q_reg[2]_i_4_0\(5),
      I2 => \^mnemonic_q_reg[5]_0\,
      I3 => \psw_q_reg[2]_i_4\(5),
      O => \p1_q[5]_i_4_n_0\
    );
\p1_q[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \psw_q_reg[2]_i_4\(5),
      I2 => \^mnemonic_q_reg[5]_0\,
      I3 => O(1),
      O => \p1_q[5]_i_6_n_0\
    );
\p1_q[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(5),
      O => \p1_q[5]_i_7_n_0\
    );
\p1_q[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[6]_i_37_n_0\,
      I1 => psw_f0_s,
      I2 => program_counter_q(5),
      I3 => \p1_q[7]_i_16_0\,
      I4 => \p1_q[7]_i_16\(4),
      I5 => \^mnemonic_q_reg[1]_4\,
      O => \p1_q[5]_i_8_n_0\
    );
\p1_q[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFD4FFFFEFFBB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \mnemonic_q_reg[3]_5\
    );
\p1_q[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30033503300F3503"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \accumulator_q_reg[3]\,
      I2 => \^mnemonic_q_reg[5]_6\,
      I3 => \^mnemonic_q_reg[2]_3\,
      I4 => \^mnemonic_q_reg[3]_4\,
      I5 => \p1_q[6]_i_3\,
      O => \FSM_onehot_mstate_q_reg[0]\
    );
\p1_q[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0462002004440402"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \mnemonic_q_reg[4]_4\
    );
\p1_q[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \p1_q[6]_i_16_n_0\
    );
\p1_q[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEF0FF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \p1_q[6]_i_30_n_0\,
      I2 => \p1_q[6]_i_31_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \p1_q[6]_i_17_n_0\
    );
\p1_q[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFFEFEE"
    )
        port map (
      I0 => \psw_q[2]_i_5_n_0\,
      I1 => \^q\(3),
      I2 => \dmem_addr_q[5]_i_5_0\,
      I3 => \psw_q[0]_i_3_n_0\,
      I4 => \p1_q[6]_i_17_0\,
      I5 => \p1_q[6]_i_34_n_0\,
      O => \p1_q[6]_i_18_n_0\
    );
\p1_q[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FFFFF700F700"
    )
        port map (
      I0 => \p1_q[6]_i_5_0\(1),
      I1 => \p1_q[6]_i_5_0\(0),
      I2 => \p1_q[6]_i_5_1\,
      I3 => \p1_q[7]_i_18_n_0\,
      I4 => \p1_q[7]_i_17_n_0\,
      I5 => \p2_q_reg[7]_1\(6),
      O => \p1_q[6]_i_19_n_0\
    );
\p1_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p1_q[6]_i_6_n_0\,
      I1 => \p2_q_reg[6]_0\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \p1_q[6]_i_8_n_0\,
      I4 => \p1_q[7]_i_14_n_0\,
      I5 => \p1_q[6]_i_9_n_0\,
      O => \p1_q[6]_i_2_n_0\
    );
\p1_q[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000D1C0"
    )
        port map (
      I0 => \program_counter_q_reg[0]\,
      I1 => \p1_q[6]_i_35_n_0\,
      I2 => \p2_q_reg[3]_0\,
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      I4 => \p1_q[6]_i_36_n_0\,
      O => \p1_q[6]_i_20_n_0\
    );
\p1_q[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[6]_i_37_n_0\,
      I1 => psw_aux_carry_s,
      I2 => program_counter_q(6),
      I3 => \p1_q[7]_i_16_0\,
      I4 => \p1_q[7]_i_16\(5),
      I5 => \^mnemonic_q_reg[1]_4\,
      O => \p1_q[6]_i_21_n_0\
    );
\p1_q[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p1_q[7]_i_40_n_0\,
      I1 => \program_counter_q_reg[0]\,
      I2 => \^opc_opcode_q_reg[7]_0\(0),
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      I4 => \p1_q[6]_i_40_n_0\,
      O => \p1_q[6]_i_22_n_0\
    );
\p1_q[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEB1BFEF1FC5BABA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(3),
      O => \^mnemonic_q_reg[3]_4\
    );
\p1_q[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF5FEFEFBBDFBF5"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \^mnemonic_q_reg[2]_3\
    );
\p1_q[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0252022091418B1D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(2),
      O => \^mnemonic_q_reg[5]_6\
    );
\p1_q[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFCF0FFFF"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(5),
      I1 => \p2_q_reg[1]_2\,
      I2 => \p1_q[6]_i_17_2\,
      I3 => \^opc_opcode_q_reg[7]_0\(2),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \p1_q[6]_i_30_n_0\
    );
\p1_q[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DFD5DFFFFF0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \p1_q[6]_i_17_0\,
      I2 => \^q\(3),
      I3 => \p2_q_reg[3]_1\,
      I4 => \p1_q[6]_i_17_1\,
      I5 => \^q\(1),
      O => \p1_q[6]_i_31_n_0\
    );
\p1_q[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF404440444044"
    )
        port map (
      I0 => \p1_q[6]_i_45_n_0\,
      I1 => \psw_q[0]_i_3_n_0\,
      I2 => \program_counter_q_reg[8]_0\,
      I3 => \program_counter_q_reg[0]\,
      I4 => \p1_q[6]_i_46_n_0\,
      I5 => \bus_q_reg[7]_0\,
      O => \p1_q[6]_i_34_n_0\
    );
\p1_q[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE7FFFFEFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \p1_q[6]_i_35_n_0\
    );
\p1_q[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FFFFFFFFFFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(4),
      O => \p1_q[6]_i_36_n_0\
    );
\p1_q[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \p1_q[6]_i_47_n_0\,
      I1 => \program_counter_q_reg[0]\,
      I2 => \^q\(3),
      I3 => \sp_q_reg[0]_1\,
      O => \p1_q[6]_i_37_n_0\
    );
\p1_q[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \pmem_addr_q[11]_i_7_n_0\,
      I1 => \sp_q[1]_i_4_n_0\,
      I2 => \^q\(0),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \sp_q_reg[0]_1\,
      I5 => \^opc_opcode_q_reg[7]_0\(4),
      O => \^mnemonic_q_reg[1]_4\
    );
\p1_q[6]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDBBFFAF"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \p1_q[6]_i_40_n_0\
    );
\p1_q[6]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \p1_q[6]_i_45_n_0\
    );
\p1_q[6]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      O => \p1_q[6]_i_46_n_0\
    );
\p1_q[6]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \p1_q[6]_i_47_n_0\
    );
\p1_q[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4F4F4FF"
    )
        port map (
      I0 => \p1_q[6]_i_19_n_0\,
      I1 => \p1_q[6]_i_20_n_0\,
      I2 => \p1_q[6]_i_21_n_0\,
      I3 => \p1_q[6]_i_22_n_0\,
      I4 => dac_out(6),
      I5 => \p2_q_reg[6]_1\,
      O => \p1_q[6]_i_5_n_0\
    );
\p1_q[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B994"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \psw_q_reg[2]_i_4_0\(6),
      I2 => \^mnemonic_q_reg[5]_0\,
      I3 => \psw_q_reg[2]_i_4\(6),
      O => \p1_q[6]_i_6_n_0\
    );
\p1_q[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \psw_q_reg[2]_i_4\(6),
      I2 => \^mnemonic_q_reg[5]_0\,
      I3 => O(2),
      O => \p1_q[6]_i_8_n_0\
    );
\p1_q[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(6),
      O => \p1_q[6]_i_9_n_0\
    );
\p1_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(0),
      I1 => \p1_q_reg[7]_0\,
      I2 => \p1_q[7]_i_4_n_0\,
      I3 => \p1_q[7]_i_5_n_0\,
      I4 => \^opc_opcode_q_reg[7]_0\(1),
      O => \opc_opcode_q_reg[0]_0\(0)
    );
\p1_q[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7E7FFE"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \p1_q[7]_i_10_n_0\
    );
\p1_q[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF00C000A000C0"
    )
        port map (
      I0 => O(3),
      I1 => \p1_q[7]_i_24_n_0\,
      I2 => \p1_q[7]_i_25_n_0\,
      I3 => \p1_q[7]_i_26_n_0\,
      I4 => \^mnemonic_q_reg[1]_2\,
      I5 => \p1_q[7]_i_28_n_0\,
      O => \p1_q[7]_i_11_n_0\
    );
\p1_q[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005040004"
    )
        port map (
      I0 => \p1_q[7]_i_29_n_0\,
      I1 => \p1_q[7]_i_30_n_0\,
      I2 => \p1_q[7]_i_31_n_0\,
      I3 => \^q\(0),
      I4 => \p1_q[7]_i_32_n_0\,
      I5 => \p1_q[7]_i_33_n_0\,
      O => \p1_q[7]_i_12_n_0\
    );
\p1_q[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFE0"
    )
        port map (
      I0 => \p1_q[7]_i_11_0\,
      I1 => \accumulator_q_reg[3]\,
      I2 => \^q\(1),
      I3 => \p1_q[7]_i_37_n_0\,
      I4 => \p1_q[7]_i_26_n_0\,
      O => \p1_q[7]_i_14_n_0\
    );
\p1_q[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD94"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \^mnemonic_q_reg[5]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(7),
      I3 => \psw_q_reg[2]_i_4\(7),
      O => \p1_q[7]_i_15_n_0\
    );
\p1_q[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \p1_q[7]_i_40_n_0\,
      I1 => \program_counter_q_reg[0]\,
      I2 => \^opc_opcode_q_reg[7]_0\(1),
      O => \p1_q[7]_i_17_n_0\
    );
\p1_q[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \p1_q[7]_i_17_n_0\,
      I1 => \p1_q[7]_i_41_n_0\,
      I2 => \^mnemonic_q_reg[5]_3\,
      I3 => \^q\(1),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \p2_q_reg[3]_0\,
      O => \p1_q[7]_i_18_n_0\
    );
\p1_q[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEEEEEEEEE"
    )
        port map (
      I0 => \p1_q[7]_i_42_n_0\,
      I1 => \p1_q_reg[7]\,
      I2 => \temp_req_q[6]_i_4_n_0\,
      I3 => \p1_q[7]_i_43_n_0\,
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(3),
      O => \p1_q[7]_i_19_n_0\
    );
\p1_q[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \^mnemonic_q_reg[4]_0\
    );
\p1_q[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAA2022"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4\(7),
      I1 => \p1_q[7]_i_47_n_0\,
      I2 => \p1_q[7]_i_11_1\,
      I3 => \pmem_addr_q[11]_i_7_n_0\,
      I4 => \p1_q[7]_i_49_n_0\,
      I5 => O(3),
      O => \p1_q[7]_i_24_n_0\
    );
\p1_q[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFDFDFD"
    )
        port map (
      I0 => \p1_q[7]_i_50_n_0\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_11_0\,
      O => \p1_q[7]_i_25_n_0\
    );
\p1_q[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \p1_q[7]_i_51_n_0\,
      I1 => \p1_q[7]_i_52_n_0\,
      I2 => \p1_q[7]_i_53_n_0\,
      I3 => \p1_q[7]_i_54_n_0\,
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \p1_q[7]_i_55_n_0\,
      O => \p1_q[7]_i_26_n_0\
    );
\p1_q[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555777F"
    )
        port map (
      I0 => \inc_sel_q[0]_i_3_n_0\,
      I1 => \^mnemonic_q_reg[5]_5\,
      I2 => \accumulator_q_reg[3]\,
      I3 => \p1_q[7]_i_11_0\,
      I4 => \p1_q[7]_i_56_n_0\,
      I5 => \p1_q[7]_i_57_n_0\,
      O => \^mnemonic_q_reg[1]_2\
    );
\p1_q[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222002"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(7),
      I1 => \p1_q[7]_i_49_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_47_n_0\,
      O => \p1_q[7]_i_28_n_0\
    );
\p1_q[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00AEA00A00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \p2_q_reg[7]_0\,
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \sp_q_reg[0]_1\,
      I5 => \^q\(3),
      O => \p1_q[7]_i_29_n_0\
    );
\p1_q[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFFEAFFEA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \accumulator_q_reg[3]\,
      O => \p1_q[7]_i_30_n_0\
    );
\p1_q[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA0BBB0AAA0"
    )
        port map (
      I0 => \p1_q[7]_i_58_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \p2_q_reg[7]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \p1_q[7]_i_31_n_0\
    );
\p1_q[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D7F7DFFF"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \p2_q_reg[7]_0\,
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_59_n_0\,
      O => \p1_q[7]_i_32_n_0\
    );
\p1_q[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30F3CE3F30F3C2"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \p2_q_reg[7]_0\,
      O => \p1_q[7]_i_33_n_0\
    );
\p1_q[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0150"
    )
        port map (
      I0 => \p1_q[7]_i_47_n_0\,
      I1 => \accumulator_q_reg[3]\,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \p1_q[7]_i_49_n_0\,
      O => \^mnemonic_q_reg[5]_0\
    );
\p1_q[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5F5F5FFDFF5F5F"
    )
        port map (
      I0 => \temp_req_q[6]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \accumulator_q_reg[3]\,
      I4 => \^q\(0),
      I5 => \p2_q_reg[7]_0\,
      O => \p1_q[7]_i_37_n_0\
    );
\p1_q[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[6]_i_37_n_0\,
      I1 => psw_carry_s,
      I2 => program_counter_q(7),
      I3 => \p1_q[7]_i_16_0\,
      I4 => \p1_q[7]_i_16\(6),
      I5 => \^mnemonic_q_reg[1]_4\,
      O => \p1_q[7]_i_39_n_0\
    );
\p1_q[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(3),
      I1 => \temp_req_q_reg[7]\,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \p1_q_reg[7]\,
      O => \p1_q[7]_i_4_n_0\
    );
\p1_q[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFEFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \p1_q[7]_i_40_n_0\
    );
\p1_q[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      O => \p1_q[7]_i_41_n_0\
    );
\p1_q[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040800020400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \p1_q[7]_i_42_n_0\
    );
\p1_q[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \p1_q[7]_i_43_n_0\
    );
\p1_q[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \mnemonic_q_reg[4]_1\
    );
\p1_q[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \mnemonic_q_reg[1]_1\
    );
\p1_q[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FAFFFFFF0F"
    )
        port map (
      I0 => \p2_q_reg[7]_0\,
      I1 => \sp_q_reg[0]_1\,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \p1_q[7]_i_62_n_0\,
      I5 => \^q\(2),
      O => \p1_q[7]_i_47_n_0\
    );
\p1_q[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24002424"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \p1_q[7]_i_63_n_0\,
      I4 => \p1_q[7]_i_64_n_0\,
      O => \p1_q[7]_i_49_n_0\
    );
\p1_q[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \p1_q[7]_i_10_n_0\,
      I1 => \program_counter_q_reg[11]_0\,
      I2 => \program_counter_q_reg[11]\,
      I3 => \^q\(3),
      O => \p1_q[7]_i_5_n_0\
    );
\p1_q[7]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB00BBC0"
    )
        port map (
      I0 => \p2_q_reg[7]_0\,
      I1 => \^q\(0),
      I2 => \accumulator_q_reg[3]\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \p1_q[7]_i_50_n_0\
    );
\p1_q[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4041404100404040"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^opc_opcode_q_reg[7]_0\(3),
      I5 => \accumulator_q_reg[3]\,
      O => \p1_q[7]_i_51_n_0\
    );
\p1_q[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFAAEEFA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \sp_q_reg[0]_1\,
      I2 => \p2_q_reg[7]_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p1_q[7]_i_52_n_0\
    );
\p1_q[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000030B030B0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \accumulator_q_reg[3]\,
      I5 => \^q\(2),
      O => \p1_q[7]_i_53_n_0\
    );
\p1_q[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A8A00AAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \p2_q_reg[7]_0\,
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \p1_q[7]_i_65_n_0\,
      O => \p1_q[7]_i_54_n_0\
    );
\p1_q[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000703B702A703B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p2_q_reg[7]_0\,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \accumulator_q_reg[3]\,
      O => \p1_q[7]_i_55_n_0\
    );
\p1_q[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1303000310000000"
    )
        port map (
      I0 => \p2_q_reg[7]_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \p1_q[7]_i_27_0\,
      O => \p1_q[7]_i_56_n_0\
    );
\p1_q[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A00AA80"
    )
        port map (
      I0 => \p1_q[7]_i_67_n_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(3),
      I2 => \^q\(0),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_68_n_0\,
      O => \p1_q[7]_i_57_n_0\
    );
\p1_q[7]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32003232"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \sp_q_reg[0]_1\,
      I4 => \^q\(3),
      O => \p1_q[7]_i_58_n_0\
    );
\p1_q[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0CFFAEAEAE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \sp_q_reg[0]_1\,
      I4 => \^q\(1),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \p1_q[7]_i_59_n_0\
    );
\p1_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
        port map (
      I0 => \p1_q[7]_i_11_n_0\,
      I1 => \p1_q[7]_i_12_n_0\,
      I2 => \p2_q_reg[7]\,
      I3 => \p1_q[7]_i_14_n_0\,
      I4 => \p1_q[7]_i_15_n_0\,
      I5 => \p2_q_reg[6]\,
      O => \p1_q[7]_i_6_n_0\
    );
\p1_q[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \temp_req_q[6]_i_6_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \accumulator_q_reg[3]\,
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \mnemonic_q_reg[2]_6\
    );
\p1_q[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      O => \p1_q[7]_i_62_n_0\
    );
\p1_q[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0000000C0404"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \accumulator_q_reg[3]\,
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \p1_q[7]_i_63_n_0\
    );
\p1_q[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE2EFFFF"
    )
        port map (
      I0 => \p2_q_reg[7]_0\,
      I1 => \^q\(3),
      I2 => \^opc_opcode_q_reg[7]_0\(3),
      I3 => \accumulator_q_reg[3]\,
      I4 => \^q\(4),
      I5 => \^mnemonic_q_reg[0]_8\,
      O => \p1_q[7]_i_64_n_0\
    );
\p1_q[7]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1A1F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \accumulator_q_reg[3]\,
      I2 => \^q\(0),
      I3 => \program_counter_q_reg[0]\,
      I4 => \^q\(1),
      O => \p1_q[7]_i_65_n_0\
    );
\p1_q[7]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => \p1_q[7]_i_67_n_0\
    );
\p1_q[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \p1_q_reg[7]\,
      I4 => \^mnemonic_q_reg[2]_0\,
      I5 => \sp_q_reg[0]_1\,
      O => \p1_q[7]_i_68_n_0\
    );
\p1_q_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p1_q[6]_i_17_n_0\,
      I1 => \p1_q[6]_i_18_n_0\,
      O => \p1_q_reg[6]_i_4_n_0\,
      S => \p1_q[6]_i_16_n_0\
    );
\p2_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \mnemonic_q_reg[0]_0\
    );
\p2_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF140000"
    )
        port map (
      I0 => \p2_q_reg[7]_0\,
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \p1_q[7]_i_4_n_0\,
      I4 => \^opc_opcode_q_reg[7]_0\(1),
      I5 => \p1_q[7]_i_5_n_0\,
      O => E(0)
    );
\pmem_addr_q[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \pmem_addr_q[11]_i_7_n_0\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \sp_q_reg[0]_2\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \mnemonic_q_reg[0]_4\
    );
\pmem_addr_q[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_8\,
      I1 => \pmem_addr_q[11]_i_7_n_0\,
      I2 => \^q\(2),
      I3 => \^opc_opcode_q_reg[7]_0\(5),
      I4 => \^q\(1),
      I5 => \p2_q_reg[3]_1\,
      O => \^mnemonic_q_reg[3]_0\
    );
\pmem_addr_q[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \pmem_addr_q[11]_i_7_n_0\
    );
\pmem_addr_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2AAAAAA"
    )
        port map (
      I0 => \^mnemonic_q_reg[3]_0\,
      I1 => \p2_q_reg[3]_1\,
      I2 => \pmem_addr_q[7]_i_3_n_0\,
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^q\(3),
      I5 => \pmem_addr_q[7]_i_4_n_0\,
      O => \pmem_addr_q[7]_i_2_n_0\
    );
\pmem_addr_q[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \pmem_addr_q[7]_i_3_n_0\
    );
\pmem_addr_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(5),
      I1 => \p2_q_reg[1]_2\,
      I2 => \pmem_addr_q[7]_i_5_n_0\,
      I3 => \^q\(2),
      I4 => \pmem_addr_q[11]_i_7_n_0\,
      I5 => \p1_q[2]_i_3\,
      O => \pmem_addr_q[7]_i_4_n_0\
    );
\pmem_addr_q[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      O => \pmem_addr_q[7]_i_5_n_0\
    );
\program_counter_q[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004200000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \program_counter_q[7]_i_10_n_0\
    );
\program_counter_q[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFFFDFF"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \program_counter_q[7]_i_11_n_0\
    );
\program_counter_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020C22002"
    )
        port map (
      I0 => \p2_q_reg[3]_0\,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \program_counter_q_reg[8]_0\,
      I5 => \program_counter_q[7]_i_7_n_0\,
      O => \^mnemonic_q_reg[5]_2\
    );
\program_counter_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0CFFFF0D0C0FFF"
    )
        port map (
      I0 => cnd_take_branch_s,
      I1 => \program_counter_q[7]_i_9_n_0\,
      I2 => \program_counter_q[7]_i_10_n_0\,
      I3 => \program_counter_q[7]_i_11_n_0\,
      I4 => \program_counter_q_reg[8]_0\,
      I5 => \program_counter_q_reg[0]\,
      O => \^take_branch_q_reg\
    );
\program_counter_q[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFD3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \program_counter_q[7]_i_7_n_0\
    );
\program_counter_q[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFF1FDF2FFFEFF"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \program_counter_q[7]_i_9_n_0\
    );
\psw_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \psw_q[0]_i_3_n_0\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \sp_q_reg[0]_1\,
      O => \psw_q[0]_i_2_n_0\
    );
\psw_q[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      O => \psw_q[0]_i_3_n_0\
    );
\psw_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000000000"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \^opc_opcode_q_reg[7]_0\(4),
      I2 => \^q\(0),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^mnemonic_q_reg[3]_3\,
      I5 => \psw_q[1]_i_3_n_0\,
      O => \psw_q[1]_i_2_n_0\
    );
\psw_q[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => \psw_q[1]_i_3_n_0\
    );
\psw_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => \psw_q[2]_i_5_n_0\,
      I1 => \^q\(3),
      I2 => \temp_req_q[6]_i_4_n_0\,
      I3 => \accumulator_q_reg[3]\,
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \p2_q_reg[7]_0\,
      O => \psw_q[2]_i_3_n_0\
    );
\psw_q[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \psw_q[2]_i_5_n_0\
    );
\psw_q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FF0000FFF708"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4_0\(7),
      I4 => \psw_q_reg[2]_i_4\(7),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => \accu_shadow_q_reg[7]\(3)
    );
\psw_q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FF0000FFF708"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4_0\(6),
      I4 => \psw_q_reg[2]_i_4\(6),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => \accu_shadow_q_reg[7]\(2)
    );
\psw_q[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FF0000FFF708"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4_0\(5),
      I4 => \psw_q_reg[2]_i_4\(5),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => \accu_shadow_q_reg[7]\(1)
    );
\psw_q[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FF0000FFF708"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \psw_q_reg[2]_i_4_0\(4),
      I4 => \psw_q_reg[2]_i_4\(4),
      I5 => \^mnemonic_q_reg[5]_0\,
      O => \accu_shadow_q_reg[7]\(0)
    );
\psw_q[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \psw_q[3]_i_11_n_0\
    );
\psw_q[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEFEFAA"
    )
        port map (
      I0 => \psw_q[3]_i_23_n_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(3),
      I2 => \psw_q_reg[3]_i_4_0\,
      I3 => \accumulator_q_reg[3]\,
      I4 => \^q\(4),
      I5 => \psw_q[3]_i_19_n_0\,
      O => \psw_q[3]_i_12_n_0\
    );
\psw_q[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBFBFBFB"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \psw_q[3]_i_25_n_0\,
      I2 => \psw_q[3]_i_26_n_0\,
      I3 => \^opc_opcode_q_reg[7]_0\(3),
      I4 => \psw_q[3]_i_27_n_0\,
      I5 => \psw_q[3]_i_5_n_0\,
      O => \psw_q[3]_i_13_n_0\
    );
\psw_q[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \psw_q[3]_i_14_n_0\
    );
\psw_q[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_2\,
      I1 => \p1_q[7]_i_12_n_0\,
      I2 => \psw_q_reg[2]_i_4_0\(0),
      I3 => \p1_q[7]_i_14_n_0\,
      I4 => \psw_q[3]_i_8_0\(0),
      O => \psw_q[3]_i_15_n_0\
    );
\psw_q[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \psw_q_reg[2]_i_4_0\(7),
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \^mnemonic_q_reg[1]_2\,
      O => \psw_q[3]_i_16_n_0\
    );
\psw_q[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \sp_q_reg[0]_1\,
      I3 => \^opc_opcode_q_reg[7]_0\(3),
      O => \psw_q[3]_i_17_n_0\
    );
\psw_q[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sp_q_reg[0]_1\,
      I1 => \^opc_opcode_q_reg[7]_0\(4),
      I2 => psw_f0_s,
      I3 => \^q\(4),
      I4 => \^q\(1),
      O => \psw_q[3]_i_18_n_0\
    );
\psw_q[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \sp_q_reg[0]_1\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \psw_q[3]_i_19_n_0\
    );
\psw_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBF300FB00F300"
    )
        port map (
      I0 => \psw_q[3]_i_5_n_0\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \psw_q[3]_i_6_n_0\,
      I3 => \psw_q[3]_i_7_n_0\,
      I4 => \psw_q[3]_i_8_n_0\,
      I5 => \psw_q[3]_i_9_n_0\,
      O => \psw_q[3]_i_2_n_0\
    );
\psw_q[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => \psw_q[3]_i_8_0\(0),
      I1 => \p1_q[7]_i_14_n_0\,
      I2 => \psw_q_reg[2]_i_4_0\(0),
      I3 => \p1_q[7]_i_12_n_0\,
      O => \psw_q[3]_i_20_n_0\
    );
\psw_q[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(1),
      O => \psw_q[3]_i_21_n_0\
    );
\psw_q[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEAFFE"
    )
        port map (
      I0 => \psw_q[2]_i_5_n_0\,
      I1 => \accumulator_q_reg[3]\,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \sp_q_reg[0]_1\,
      I5 => \^opc_opcode_q_reg[7]_0\(3),
      O => \psw_q[3]_i_22_n_0\
    );
\psw_q[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF66"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \psw_q[3]_i_23_n_0\
    );
\psw_q[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \psw_q[3]_i_25_n_0\
    );
\psw_q[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(4),
      O => \psw_q[3]_i_26_n_0\
    );
\psw_q[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \psw_q[3]_i_27_n_0\
    );
\psw_q[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \^mnemonic_q_reg[1]_2\,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \^mnemonic_q_reg[5]_0\,
      O => \mnemonic_q_reg[2]_1\(0)
    );
\psw_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF5FFFFFFFC"
    )
        port map (
      I0 => int_in_progress_q_reg_1,
      I1 => \^q\(2),
      I2 => \pmem_addr_q[11]_i_7_n_0\,
      I3 => \psw_q[3]_i_11_n_0\,
      I4 => \sp_q_reg[0]_1\,
      I5 => \^q\(1),
      O => \psw_q[3]_i_3_n_0\
    );
\psw_q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \p2_q_reg[7]_0\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \psw_q[3]_i_5_n_0\
    );
\psw_q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAAAAA"
    )
        port map (
      I0 => \psw_q[3]_i_14_n_0\,
      I1 => \psw_q[3]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[5]_0\,
      I3 => \psw_q[3]_i_16_n_0\,
      I4 => \psw_q[3]_i_17_n_0\,
      I5 => \psw_q[3]_i_18_n_0\,
      O => \psw_q[3]_i_6_n_0\
    );
\psw_q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => psw_carry_s,
      I1 => \psw_q[3]_i_19_n_0\,
      I2 => \inc_sel_q[1]_i_4_n_0\,
      I3 => \inc_sel_q_reg[0]_0\,
      I4 => \^q\(3),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \psw_q[3]_i_7_n_0\
    );
\psw_q[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000400000FF"
    )
        port map (
      I0 => \p1_q[7]_i_14_n_0\,
      I1 => \psw_q_reg[2]_i_4_0\(7),
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \^mnemonic_q_reg[5]_0\,
      I4 => \^mnemonic_q_reg[1]_2\,
      I5 => \psw_q[3]_i_20_n_0\,
      O => \psw_q[3]_i_8_n_0\
    );
\psw_q[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040055555555"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p1_q[7]_i_11_0\,
      I2 => \accumulator_q_reg[3]\,
      I3 => \^q\(2),
      I4 => \psw_q[3]_i_21_n_0\,
      I5 => \psw_q[3]_i_22_n_0\,
      O => \psw_q[3]_i_9_n_0\
    );
\psw_q_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \psw_q[3]_i_12_n_0\,
      I1 => \psw_q[3]_i_13_n_0\,
      O => \psw_q_reg[3]_i_4_n_0\,
      S => \mnemonic_q_reg_n_0_[0]\
    );
rd_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => rd_q_i_3_n_0,
      O => \mnemonic_q_reg[1]_5\
    );
rd_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F33BFBBFFFF"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(3),
      I1 => \p2_q_reg[0]_0\(1),
      I2 => \^q\(0),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => rd_q_i_3_n_0
    );
\sp_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \sp_q[0]_i_2_n_0\
    );
\sp_q[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \sp_q[1]_i_3_n_0\,
      O => \sp_q[0]_i_3_n_0\
    );
\sp_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \sp_q[1]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \program_counter_q_reg[0]\,
      O => \^mnemonic_q_reg[1]_0\
    );
\sp_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p2_q_reg[3]_1\,
      I2 => \^q\(2),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \pmem_addr_q[11]_i_7_n_0\,
      I5 => \^q\(1),
      O => \sp_q[1]_i_3_n_0\
    );
\sp_q[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \sp_q[1]_i_4_n_0\
    );
\sp_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAAAAAA"
    )
        port map (
      I0 => \sp_q_reg[0]_2\,
      I1 => \sp_q[2]_i_4_n_0\,
      I2 => \^q\(4),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \sp_q_reg[0]_1\,
      I5 => \sp_q[0]_i_3_n_0\,
      O => \psw_b/sp_q\
    );
\sp_q[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \sp_q[2]_i_4_n_0\
    );
take_branch_q_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C040004"
    )
        port map (
      I0 => take_branch_q_i_22_n_0,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => take_branch_q_i_23_n_0,
      O => take_branch_q_i_10_n_0
    );
take_branch_q_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \p1_q[5]_i_2_n_0\,
      I1 => \p1_q[6]_i_2_n_0\,
      I2 => \p1_q[3]_i_2_n_0\,
      I3 => \p1_q[4]_i_2_n_0\,
      I4 => \p2_q_reg[6]\,
      O => take_branch_q_i_11_n_0
    );
take_branch_q_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \p1_q[1]_i_4_n_0\,
      I1 => \p1_q[2]_i_4_n_0\,
      I2 => \p1_q[0]_i_2_n_0\,
      I3 => \p1_q[7]_i_6_n_0\,
      O => take_branch_q_i_12_n_0
    );
take_branch_q_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A080AFAFAFAF"
    )
        port map (
      I0 => take_branch_q_i_24_n_0,
      I1 => \p2_q_reg[3]_1\,
      I2 => take_branch_q_i_25_n_0,
      I3 => mem_reg_0_63_0_0_i_12_n_0,
      I4 => \program_counter_q_reg[0]\,
      I5 => \^opc_opcode_q_reg[7]_0\(4),
      O => take_branch_q_i_13_n_0
    );
take_branch_q_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002E2200000000"
    )
        port map (
      I0 => take_branch_q_i_26_n_0,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => take_branch_q_i_14_n_0
    );
take_branch_q_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5A0000A0A10001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \program_counter_q_reg[0]\,
      I2 => \^q\(2),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \p2_q_reg[3]_1\,
      I5 => \^q\(1),
      O => take_branch_q_i_15_n_0
    );
take_branch_q_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => take_branch_q_i_13_n_0,
      I1 => sfx_port(2),
      I2 => take_branch_q_i_10_n_0,
      I3 => sfx_port(1),
      O => take_branch_q_i_16_n_0
    );
take_branch_q_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => take_branch_q_i_17_n_0
    );
take_branch_q_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => take_branch_q_i_19_n_0
    );
take_branch_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^mnemonic_q_reg[3]_3\,
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => take_branch_q_i_7_n_0,
      O => \mnemonic_q_reg[4]_3\
    );
take_branch_q_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3F3FA0AF3030"
    )
        port map (
      I0 => \p1_q[2]_i_4_n_0\,
      I1 => \p1_q[3]_i_2_n_0\,
      I2 => \^opc_opcode_q_reg[7]_0\(5),
      I3 => \p1_q[0]_i_2_n_0\,
      I4 => take_branch_q_i_13_n_0,
      I5 => \p1_q[1]_i_4_n_0\,
      O => take_branch_q_i_20_n_0
    );
take_branch_q_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => take_branch_q_i_27_n_0,
      I1 => \p1_q[7]_i_6_n_0\,
      I2 => \^opc_opcode_q_reg[7]_0\(5),
      I3 => take_branch_q_i_28_n_0,
      I4 => take_branch_q_i_13_n_0,
      I5 => take_branch_q_i_29_n_0,
      O => take_branch_q_i_21_n_0
    );
take_branch_q_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFFFEFEFEFE"
    )
        port map (
      I0 => \program_counter_q_reg[0]\,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(1),
      I3 => \^opc_opcode_q_reg[7]_0\(6),
      I4 => \p2_q_reg[3]_1\,
      I5 => \^q\(0),
      O => take_branch_q_i_22_n_0
    );
take_branch_q_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"23C0"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(5),
      I1 => \^q\(1),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => take_branch_q_i_23_n_0
    );
take_branch_q_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEEEEFFEFFFEF"
    )
        port map (
      I0 => \p1_q_reg[7]\,
      I1 => \sp_q_reg[0]_1\,
      I2 => \^opc_opcode_q_reg[7]_0\(5),
      I3 => take_branch_q_i_30_n_0,
      I4 => take_branch_q_i_31_n_0,
      I5 => \^opc_opcode_q_reg[7]_0\(3),
      O => take_branch_q_i_24_n_0
    );
take_branch_q_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000428100000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \mnemonic_q_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => take_branch_q_i_25_n_0
    );
take_branch_q_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^opc_opcode_q_reg[7]_0\(6),
      I2 => \^q\(0),
      I3 => \p1_q_reg[7]\,
      I4 => \^q\(1),
      I5 => \sp_q_reg[0]_1\,
      O => take_branch_q_i_26_n_0
    );
take_branch_q_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \p2_q_reg[6]\,
      I1 => take_branch_q_i_32_n_0,
      I2 => \p1_q[7]_i_12_n_0\,
      I3 => \p2_q_reg[6]_0\,
      I4 => \p1_q[7]_i_14_n_0\,
      I5 => \p1_q[6]_i_6_n_0\,
      O => take_branch_q_i_27_n_0
    );
take_branch_q_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
        port map (
      I0 => take_branch_q_i_33_n_0,
      I1 => \p1_q[7]_i_12_n_0\,
      I2 => \p2_q_reg[4]\,
      I3 => \p1_q[7]_i_14_n_0\,
      I4 => \p1_q[4]_i_4_n_0\,
      I5 => \p2_q_reg[6]\,
      O => take_branch_q_i_28_n_0
    );
take_branch_q_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
        port map (
      I0 => take_branch_q_i_34_n_0,
      I1 => \p1_q[7]_i_12_n_0\,
      I2 => \p2_q_reg[5]\,
      I3 => \p1_q[7]_i_14_n_0\,
      I4 => \p1_q[5]_i_4_n_0\,
      I5 => \p2_q_reg[6]\,
      O => take_branch_q_i_29_n_0
    );
take_branch_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A202A20202A202"
    )
        port map (
      I0 => take_branch_q_i_8_n_0,
      I1 => take_branch_q_reg_i_9_n_0,
      I2 => take_branch_q_i_10_n_0,
      I3 => take_branch_q_i_11_n_0,
      I4 => take_branch_q_i_12_n_0,
      I5 => take_branch_q_i_13_n_0,
      O => \mnemonic_q_reg[0]_5\
    );
take_branch_q_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200900000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => take_branch_q_i_30_n_0
    );
take_branch_q_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000002"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \mnemonic_q_reg_n_0_[0]\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => take_branch_q_i_31_n_0
    );
take_branch_q_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF00C000A000C0"
    )
        port map (
      I0 => O(2),
      I1 => take_branch_q_i_35_n_0,
      I2 => \p1_q[7]_i_25_n_0\,
      I3 => \p1_q[7]_i_26_n_0\,
      I4 => \^mnemonic_q_reg[1]_2\,
      I5 => take_branch_q_i_36_n_0,
      O => take_branch_q_i_32_n_0
    );
take_branch_q_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF00C000A000C0"
    )
        port map (
      I0 => O(0),
      I1 => take_branch_q_i_37_n_0,
      I2 => \p1_q[7]_i_25_n_0\,
      I3 => \p1_q[7]_i_26_n_0\,
      I4 => \^mnemonic_q_reg[1]_2\,
      I5 => take_branch_q_i_38_n_0,
      O => take_branch_q_i_33_n_0
    );
take_branch_q_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF00C000A000C0"
    )
        port map (
      I0 => O(1),
      I1 => take_branch_q_i_39_n_0,
      I2 => \p1_q[7]_i_25_n_0\,
      I3 => \p1_q[7]_i_26_n_0\,
      I4 => \^mnemonic_q_reg[1]_2\,
      I5 => take_branch_q_i_40_n_0,
      O => take_branch_q_i_34_n_0
    );
take_branch_q_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAA2022"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4\(6),
      I1 => \p1_q[7]_i_47_n_0\,
      I2 => \p1_q[7]_i_11_1\,
      I3 => \pmem_addr_q[11]_i_7_n_0\,
      I4 => \p1_q[7]_i_49_n_0\,
      I5 => O(2),
      O => take_branch_q_i_35_n_0
    );
take_branch_q_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222002"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(6),
      I1 => \p1_q[7]_i_49_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_47_n_0\,
      O => take_branch_q_i_36_n_0
    );
take_branch_q_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAA2022"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4\(4),
      I1 => \p1_q[7]_i_47_n_0\,
      I2 => \p1_q[7]_i_11_1\,
      I3 => \pmem_addr_q[11]_i_7_n_0\,
      I4 => \p1_q[7]_i_49_n_0\,
      I5 => O(0),
      O => take_branch_q_i_37_n_0
    );
take_branch_q_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222002"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(4),
      I1 => \p1_q[7]_i_49_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_47_n_0\,
      O => take_branch_q_i_38_n_0
    );
take_branch_q_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAA2022"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4\(5),
      I1 => \p1_q[7]_i_47_n_0\,
      I2 => \p1_q[7]_i_11_1\,
      I3 => \pmem_addr_q[11]_i_7_n_0\,
      I4 => \p1_q[7]_i_49_n_0\,
      I5 => O(1),
      O => take_branch_q_i_39_n_0
    );
take_branch_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABBBABBBAAA"
    )
        port map (
      I0 => take_branch_q_i_14_n_0,
      I1 => take_branch_q_i_8_n_0,
      I2 => psw_f0_s,
      I3 => take_branch_q_i_10_n_0,
      I4 => psw_carry_s,
      I5 => take_branch_q_i_13_n_0,
      O => \psw_q_reg[1]\
    );
take_branch_q_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222002"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(5),
      I1 => \p1_q[7]_i_49_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_47_n_0\,
      O => take_branch_q_i_40_n_0
    );
take_branch_q_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => take_branch_q_i_15_n_0,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \program_counter_q_reg[11]_0\,
      I4 => \program_counter_q_reg[11]\,
      O => take_branch_q
    );
take_branch_q_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A808A8080808A8"
    )
        port map (
      I0 => take_branch_q_i_14_n_0,
      I1 => take_branch_q_i_16_n_0,
      I2 => take_branch_q_i_8_n_0,
      I3 => \^cnd_f1_s\,
      I4 => take_branch_q_i_10_n_0,
      I5 => take_branch_q_i_2_0,
      O => take_branch_q_i_7_n_0
    );
take_branch_q_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF5DFFFFFF"
    )
        port map (
      I0 => take_branch_q_i_17_n_0,
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => take_branch_q_i_3_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => take_branch_q_i_19_n_0,
      O => take_branch_q_i_8_n_0
    );
take_branch_q_reg_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => take_branch_q_i_20_n_0,
      I1 => take_branch_q_i_21_n_0,
      O => take_branch_q_reg_i_9_n_0,
      S => \^opc_opcode_q_reg[7]_0\(6)
    );
\temp_req_q[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(3),
      O => \temp_req_q[6]_i_2_n_0\
    );
\temp_req_q[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      O => \temp_req_q[6]_i_4_n_0\
    );
\temp_req_q[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \temp_req_q_reg[7]\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \temp_req_q[6]_i_6_n_0\,
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \temp_req_q[6]_i_5_n_0\
    );
\temp_req_q[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \temp_req_q[6]_i_6_n_0\
    );
\temp_req_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FD000000DD0000"
    )
        port map (
      I0 => \temp_req_q[7]_i_3_n_0\,
      I1 => \temp_req_q[7]_i_4_n_0\,
      I2 => \temp_req_q_reg[7]\,
      I3 => \program_counter_q_reg[11]\,
      I4 => \program_counter_q_reg[11]_0\,
      I5 => \temp_req_q[7]_i_6_n_0\,
      O => \use_xtal_div.xtal_q_reg[0]\(0)
    );
\temp_req_q[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF7FFF6FFFEFFEE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \mnemonic_q_reg_n_0_[0]\,
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \temp_req_q[7]_i_11_n_0\
    );
\temp_req_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \temp_req_q[6]_i_5_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \sp_q_reg[0]_1\,
      I4 => \^q\(3),
      I5 => \temp_req_q[7]_i_7_n_0\,
      O => \temp_req_q[7]_i_3_n_0\
    );
\temp_req_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454045404040454"
    )
        port map (
      I0 => \temp_req_q[7]_i_8_n_0\,
      I1 => \temp_req_q_reg[7]\,
      I2 => \temp_req_q[7]_i_9_n_0\,
      I3 => \program_counter_q_reg[0]\,
      I4 => \temp_req_q[7]_i_11_n_0\,
      I5 => \program_counter_q_reg[8]_0\,
      O => \temp_req_q[7]_i_4_n_0\
    );
\temp_req_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(2),
      O => \temp_req_q[7]_i_6_n_0\
    );
\temp_req_q[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mnemonic_q_reg_n_0_[0]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \temp_req_q[7]_i_7_n_0\
    );
\temp_req_q[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FDF77FFA7FEA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \mnemonic_q_reg_n_0_[0]\,
      I5 => \^q\(2),
      O => \temp_req_q[7]_i_8_n_0\
    );
\temp_req_q[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000401100014804"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \mnemonic_q_reg_n_0_[0]\,
      O => \temp_req_q[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_tv80_core is
  port (
    BusAck_reg_0 : out STD_LOGIC;
    BusAck_reg_rep_0 : out STD_LOGIC;
    cpuclk_d_reg : out STD_LOGIC;
    \m_obus_reg[addr][0]\ : out STD_LOGIC;
    \m_obus_reg[addr][1]\ : out STD_LOGIC;
    cpuclk_d_reg_0 : out STD_LOGIC;
    \m_obus_reg[rdn]\ : out STD_LOGIC;
    rst_n_0 : out STD_LOGIC;
    \m_obus_reg[addr][14]\ : out STD_LOGIC;
    \m_obus_reg[addr][8]\ : out STD_LOGIC;
    \m_obus_reg[addr][7]\ : out STD_LOGIC;
    wr_n_reg : out STD_LOGIC;
    \rom_bank_sel_reg[0]\ : out STD_LOGIC;
    \dout_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rom_bank_sel_reg[0]_0\ : out STD_LOGIC;
    \rom_bank_sel_reg[0]_1\ : out STD_LOGIC;
    \rom_bank_sel_reg[0]_2\ : out STD_LOGIC;
    \IR_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dma_rdy_reg : out STD_LOGIC;
    \tstate_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcycle_reg[0]_rep_0\ : out STD_LOGIC;
    \mcycle_reg[0]_rep_1\ : out STD_LOGIC;
    \A_reg[10]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A_reg[3]_0\ : out STD_LOGIC;
    \A_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \cref_reg[1]\ : out STD_LOGIC;
    \m_obus_reg[dmaster][0]\ : out STD_LOGIC;
    \cref_reg[0]\ : out STD_LOGIC;
    \rom_bank_sel_reg[0]_3\ : out STD_LOGIC;
    \master_out[dmaster]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \dout_reg[0]_0\ : out STD_LOGIC;
    \sfx_port_reg[5]\ : out STD_LOGIC;
    \m_obus_reg[addr][3]\ : out STD_LOGIC;
    \m_obus_reg[addr][4]\ : out STD_LOGIC;
    \sfx_port_reg[4]\ : out STD_LOGIC;
    \sfx_port_reg[3]\ : out STD_LOGIC;
    \sfx_port_reg[2]\ : out STD_LOGIC;
    \dout_reg[0]_1\ : out STD_LOGIC;
    \sfx_port_reg[0]\ : out STD_LOGIC;
    \A_reg[8]_0\ : out STD_LOGIC;
    wr_n_reg_0 : out STD_LOGIC;
    \tstate_reg[1]_1\ : out STD_LOGIC;
    \htiming_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][1]_0\ : out STD_LOGIC;
    \m_obus_reg[wrn]\ : out STD_LOGIC;
    \m_obus_reg[addr][2]\ : out STD_LOGIC;
    \htiming_reg[1]_0\ : out STD_LOGIC;
    dma_cnt : out STD_LOGIC;
    \A_reg[0]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][1]_1\ : out STD_LOGIC;
    \m_obus_reg[addr][3]_0\ : out STD_LOGIC;
    cpu_wait_reg : out STD_LOGIC;
    \slave_shared_master_bus[rdn]\ : out STD_LOGIC;
    \htiming_reg[1]_1\ : out STD_LOGIC;
    \m_obus_reg[addr][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_n_reg_1 : out STD_LOGIC;
    wr_n_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A_reg[8]_1\ : out STD_LOGIC;
    \m_obus_reg[addr][10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_obus_reg[addr][13]\ : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_obus_reg[addr][15]\ : out STD_LOGIC;
    \A_reg[0]_1\ : out STD_LOGIC;
    \m_obus_reg[addr][7]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][3]_2\ : out STD_LOGIC;
    \m_obus_reg[addr][7]_1\ : out STD_LOGIC;
    \m_obus_reg[addr][1]_2\ : out STD_LOGIC;
    \A_reg[5]_0\ : out STD_LOGIC;
    \m_obus_reg[rdn]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][0]_0\ : out STD_LOGIC;
    \A_reg[1]_0\ : out STD_LOGIC;
    outreg : out STD_LOGIC;
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in2_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \A_reg[14]_0\ : out STD_LOGIC;
    \m_obus_reg[dmaster][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cpu_wait_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \IR_reg[0]_rep__0_0\ : in STD_LOGIC;
    BusReq_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpu_nmi : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    \F_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dma_cnt_reg[2][13]\ : in STD_LOGIC;
    cpuclk_d : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    \dma_master_bus[rdn]\ : in STD_LOGIC;
    rdn_d_reg : in STD_LOGIC;
    \dma_master_bus[wrn]\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \bgm_port_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dma_addr_reg[3][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state[0]_i_2\ : in STD_LOGIC;
    \debug_ahi[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_obus_reg[dslave][7]\ : in STD_LOGIC;
    \cref_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bgm_port_reg[4]_0\ : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    crash_out : in STD_LOGIC;
    jump_out : in STD_LOGIC;
    walk_out : in STD_LOGIC;
    \dma_cnt_reg[0][13]\ : in STD_LOGIC;
    cpu_clk_rise : in STD_LOGIC;
    \dma_addr_reg[0][7]\ : in STD_LOGIC;
    \dma_cnt_reg[1][13]\ : in STD_LOGIC;
    \first_last__0\ : in STD_LOGIC;
    wrn_d : in STD_LOGIC;
    rdn_d : in STD_LOGIC;
    \dma_addr_reg[3][0]\ : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    \di_reg_reg[0]\ : in STD_LOGIC;
    \dma_slave_bus[dslave]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg_reg[1]\ : in STD_LOGIC;
    \di_reg_reg[2]\ : in STD_LOGIC;
    \di_reg_reg[3]\ : in STD_LOGIC;
    \di_reg_reg[4]\ : in STD_LOGIC;
    \di_reg_reg[5]\ : in STD_LOGIC;
    \di_reg_reg[6]\ : in STD_LOGIC;
    \di_reg_reg[7]_0\ : in STD_LOGIC;
    \debug_cpu_sig[5]\ : in STD_LOGIC;
    \io_bus_reg[dslave][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_bus_reg[dslave][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_bus_reg[dslave][4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RegAddrB_r[2]_i_10_0\ : in STD_LOGIC;
    \ACC[1]_i_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_tv80_core : entity is "tv80_core";
end dkong_dkong_system_wrapper_0_0_tv80_core;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_tv80_core is
  signal A0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \ACC[0]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_16_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_17_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_18_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_19_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_20_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_21_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_12_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_26_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_27_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_28_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_29_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_30_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_8_n_0\ : STD_LOGIC;
  signal \ACC_reg[6]_i_13_n_2\ : STD_LOGIC;
  signal \ACC_reg[6]_i_13_n_3\ : STD_LOGIC;
  signal \ACC_reg[6]_i_15_n_1\ : STD_LOGIC;
  signal \ACC_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \ACC_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \ACC_reg[7]_i_22_n_1\ : STD_LOGIC;
  signal \ACC_reg[7]_i_22_n_2\ : STD_LOGIC;
  signal \ACC_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \ACC_reg_n_0_[0]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[1]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[2]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[3]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[4]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[5]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[6]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[7]\ : STD_LOGIC;
  signal ALU_Op_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ALU_Op_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal ALU_Q : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \A[0]_i_5_n_0\ : STD_LOGIC;
  signal \A[10]_i_4_n_0\ : STD_LOGIC;
  signal \A[11]_i_4_n_0\ : STD_LOGIC;
  signal \A[12]_i_4_n_0\ : STD_LOGIC;
  signal \A[13]_i_4_n_0\ : STD_LOGIC;
  signal \A[14]_i_5_n_0\ : STD_LOGIC;
  signal \A[15]_i_10_n_0\ : STD_LOGIC;
  signal \A[15]_i_11_n_0\ : STD_LOGIC;
  signal \A[15]_i_12_n_0\ : STD_LOGIC;
  signal \A[15]_i_16_n_0\ : STD_LOGIC;
  signal \A[15]_i_17_n_0\ : STD_LOGIC;
  signal \A[15]_i_18_n_0\ : STD_LOGIC;
  signal \A[15]_i_19_n_0\ : STD_LOGIC;
  signal \A[15]_i_21_n_0\ : STD_LOGIC;
  signal \A[15]_i_22_n_0\ : STD_LOGIC;
  signal \A[15]_i_23_n_0\ : STD_LOGIC;
  signal \A[15]_i_24_n_0\ : STD_LOGIC;
  signal \A[15]_i_25_n_0\ : STD_LOGIC;
  signal \A[15]_i_4_n_0\ : STD_LOGIC;
  signal \A[15]_i_6_n_0\ : STD_LOGIC;
  signal \A[15]_i_8_n_0\ : STD_LOGIC;
  signal \A[1]_i_3_n_0\ : STD_LOGIC;
  signal \A[2]_i_4_n_0\ : STD_LOGIC;
  signal \A[3]_i_4_n_0\ : STD_LOGIC;
  signal \A[4]_i_4_n_0\ : STD_LOGIC;
  signal \A[5]_i_4_n_0\ : STD_LOGIC;
  signal \A[6]_i_4_n_0\ : STD_LOGIC;
  signal \A[6]_i_5_n_0\ : STD_LOGIC;
  signal \A[7]_i_4_n_0\ : STD_LOGIC;
  signal \A[8]_i_4_n_0\ : STD_LOGIC;
  signal \A[9]_i_5_n_0\ : STD_LOGIC;
  signal \^a_reg[0]_1\ : STD_LOGIC;
  signal \^a_reg[10]_0\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \A_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \A_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \A_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_1\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_2\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \^a_reg[5]_0\ : STD_LOGIC;
  signal \^a_reg[6]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^a_reg[8]_0\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal AddrC : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Alternate_i_1_n_0 : STD_LOGIC;
  signal Alternate_i_2_n_0 : STD_LOGIC;
  signal Alternate_i_3_n_0 : STD_LOGIC;
  signal Alternate_reg_n_0 : STD_LOGIC;
  signal Ap : STD_LOGIC;
  signal \Ap[7]_i_3_n_0\ : STD_LOGIC;
  signal \Ap_reg_n_0_[0]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[1]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[2]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[3]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[4]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[5]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[6]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[7]\ : STD_LOGIC;
  signal Arith16 : STD_LOGIC;
  signal Arith16_r : STD_LOGIC;
  signal Arith16_r_i_2_n_0 : STD_LOGIC;
  signal Auto_Wait_t1 : STD_LOGIC;
  signal Auto_Wait_t1_reg_n_0 : STD_LOGIC;
  signal Auto_Wait_t2 : STD_LOGIC;
  signal Auto_Wait_t20 : STD_LOGIC;
  signal B : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal BTR_r : STD_LOGIC;
  signal BTR_r_i_1_n_0 : STD_LOGIC;
  signal BTR_r_i_2_n_0 : STD_LOGIC;
  signal BTR_r_i_4_n_0 : STD_LOGIC;
  signal BTR_r_reg_n_0 : STD_LOGIC;
  signal BusA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BusA[7]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[7]_i_3_n_0\ : STD_LOGIC;
  signal \BusA_reg_n_0_[0]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[1]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[2]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[3]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[4]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[5]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[6]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[7]\ : STD_LOGIC;
  signal BusAck_i_1_n_0 : STD_LOGIC;
  signal \^busack_reg_0\ : STD_LOGIC;
  signal \^busack_reg_rep_0\ : STD_LOGIC;
  signal BusAck_rep_i_1_n_0 : STD_LOGIC;
  signal BusB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BusB[0]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[0]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[0]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_10_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_11_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_12_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_13_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_14_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_15_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_16_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_17_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_18_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_21_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_22_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_23_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_24_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_25_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_26_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_27_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_28_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_29_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_30_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_31_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_32_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_33_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_34_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_35_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_36_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_37_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_6_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_9_n_0\ : STD_LOGIC;
  signal \BusB_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \BusB_reg_n_0_[0]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[1]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[2]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[3]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[4]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[5]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[6]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[7]\ : STD_LOGIC;
  signal BusReq_s : STD_LOGIC;
  signal Call : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ExchangeAF : STD_LOGIC;
  signal \F[0]_i_10_n_0\ : STD_LOGIC;
  signal \F[0]_i_11_n_0\ : STD_LOGIC;
  signal \F[0]_i_14_n_0\ : STD_LOGIC;
  signal \F[0]_i_1_n_0\ : STD_LOGIC;
  signal \F[0]_i_2_n_0\ : STD_LOGIC;
  signal \F[0]_i_3_n_0\ : STD_LOGIC;
  signal \F[0]_i_4_n_0\ : STD_LOGIC;
  signal \F[0]_i_6_n_0\ : STD_LOGIC;
  signal \F[0]_i_8_n_0\ : STD_LOGIC;
  signal \F[0]_i_9_n_0\ : STD_LOGIC;
  signal \F[1]_i_1_n_0\ : STD_LOGIC;
  signal \F[1]_i_2_n_0\ : STD_LOGIC;
  signal \F[1]_i_3_n_0\ : STD_LOGIC;
  signal \F[1]_i_4_n_0\ : STD_LOGIC;
  signal \F[2]_i_10_n_0\ : STD_LOGIC;
  signal \F[2]_i_11_n_0\ : STD_LOGIC;
  signal \F[2]_i_12_n_0\ : STD_LOGIC;
  signal \F[2]_i_13_n_0\ : STD_LOGIC;
  signal \F[2]_i_14_n_0\ : STD_LOGIC;
  signal \F[2]_i_15_n_0\ : STD_LOGIC;
  signal \F[2]_i_16_n_0\ : STD_LOGIC;
  signal \F[2]_i_17_n_0\ : STD_LOGIC;
  signal \F[2]_i_18_n_0\ : STD_LOGIC;
  signal \F[2]_i_1_n_0\ : STD_LOGIC;
  signal \F[2]_i_20_n_0\ : STD_LOGIC;
  signal \F[2]_i_21_n_0\ : STD_LOGIC;
  signal \F[2]_i_22_n_0\ : STD_LOGIC;
  signal \F[2]_i_23_n_0\ : STD_LOGIC;
  signal \F[2]_i_24_n_0\ : STD_LOGIC;
  signal \F[2]_i_25_n_0\ : STD_LOGIC;
  signal \F[2]_i_27_n_0\ : STD_LOGIC;
  signal \F[2]_i_28_n_0\ : STD_LOGIC;
  signal \F[2]_i_29_n_0\ : STD_LOGIC;
  signal \F[2]_i_2_n_0\ : STD_LOGIC;
  signal \F[2]_i_30_n_0\ : STD_LOGIC;
  signal \F[2]_i_31_n_0\ : STD_LOGIC;
  signal \F[2]_i_32_n_0\ : STD_LOGIC;
  signal \F[2]_i_3_n_0\ : STD_LOGIC;
  signal \F[2]_i_4_n_0\ : STD_LOGIC;
  signal \F[2]_i_5_n_0\ : STD_LOGIC;
  signal \F[2]_i_6_n_0\ : STD_LOGIC;
  signal \F[2]_i_7_n_0\ : STD_LOGIC;
  signal \F[2]_i_8_n_0\ : STD_LOGIC;
  signal \F[3]_i_1_n_0\ : STD_LOGIC;
  signal \F[3]_i_2_n_0\ : STD_LOGIC;
  signal \F[3]_i_3_n_0\ : STD_LOGIC;
  signal \F[3]_i_4_n_0\ : STD_LOGIC;
  signal \F[3]_i_6_n_0\ : STD_LOGIC;
  signal \F[3]_i_7_n_0\ : STD_LOGIC;
  signal \F[4]_i_1_n_0\ : STD_LOGIC;
  signal \F[4]_i_2_n_0\ : STD_LOGIC;
  signal \F[4]_i_3_n_0\ : STD_LOGIC;
  signal \F[4]_i_5_n_0\ : STD_LOGIC;
  signal \F[4]_i_6_n_0\ : STD_LOGIC;
  signal \F[4]_i_7_n_0\ : STD_LOGIC;
  signal \F[4]_i_8_n_0\ : STD_LOGIC;
  signal \F[5]_i_11_n_0\ : STD_LOGIC;
  signal \F[5]_i_12_n_0\ : STD_LOGIC;
  signal \F[5]_i_13_n_0\ : STD_LOGIC;
  signal \F[5]_i_1_n_0\ : STD_LOGIC;
  signal \F[5]_i_2_n_0\ : STD_LOGIC;
  signal \F[5]_i_3_n_0\ : STD_LOGIC;
  signal \F[5]_i_4_n_0\ : STD_LOGIC;
  signal \F[5]_i_5_n_0\ : STD_LOGIC;
  signal \F[5]_i_6_n_0\ : STD_LOGIC;
  signal \F[5]_i_7_n_0\ : STD_LOGIC;
  signal \F[5]_i_9_n_0\ : STD_LOGIC;
  signal \F[6]_i_1_n_0\ : STD_LOGIC;
  signal \F[6]_i_2_n_0\ : STD_LOGIC;
  signal \F[6]_i_3_n_0\ : STD_LOGIC;
  signal \F[6]_i_4_n_0\ : STD_LOGIC;
  signal \F[6]_i_6_n_0\ : STD_LOGIC;
  signal \F[6]_i_7_n_0\ : STD_LOGIC;
  signal \F[6]_i_8_n_0\ : STD_LOGIC;
  signal \F[6]_i_9_n_0\ : STD_LOGIC;
  signal \F[7]_i_11_n_0\ : STD_LOGIC;
  signal \F[7]_i_12_n_0\ : STD_LOGIC;
  signal \F[7]_i_1_n_0\ : STD_LOGIC;
  signal \F[7]_i_2_n_0\ : STD_LOGIC;
  signal \F[7]_i_3_n_0\ : STD_LOGIC;
  signal \F[7]_i_4_n_0\ : STD_LOGIC;
  signal \F[7]_i_5_n_0\ : STD_LOGIC;
  signal \F[7]_i_6_n_0\ : STD_LOGIC;
  signal \F[7]_i_7_n_0\ : STD_LOGIC;
  signal \F[7]_i_8_n_0\ : STD_LOGIC;
  signal \F[7]_i_9_n_0\ : STD_LOGIC;
  signal \F_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \F_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \F_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \F_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \F_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \F_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \F_reg_n_0_[0]\ : STD_LOGIC;
  signal \F_reg_n_0_[1]\ : STD_LOGIC;
  signal \F_reg_n_0_[2]\ : STD_LOGIC;
  signal \F_reg_n_0_[3]\ : STD_LOGIC;
  signal \F_reg_n_0_[4]\ : STD_LOGIC;
  signal \F_reg_n_0_[5]\ : STD_LOGIC;
  signal \F_reg_n_0_[6]\ : STD_LOGIC;
  signal \F_reg_n_0_[7]\ : STD_LOGIC;
  signal Fp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Halt : STD_LOGIC;
  signal Halt_FF : STD_LOGIC;
  signal Halt_FF_i_1_n_0 : STD_LOGIC;
  signal Halt_FF_i_4_n_0 : STD_LOGIC;
  signal Halt_FF_reg_n_0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal IR : STD_LOGIC;
  signal \IR[0]_i_1_n_0\ : STD_LOGIC;
  signal \IR[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \IR[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \IR[1]_i_1_n_0\ : STD_LOGIC;
  signal \IR[2]_i_1_n_0\ : STD_LOGIC;
  signal \IR[3]_i_1_n_0\ : STD_LOGIC;
  signal \IR[4]_i_1_n_0\ : STD_LOGIC;
  signal \IR[5]_i_1_n_0\ : STD_LOGIC;
  signal \IR[6]_i_1_n_0\ : STD_LOGIC;
  signal \IR[7]_i_2_n_0\ : STD_LOGIC;
  signal \IR[7]_i_3_n_0\ : STD_LOGIC;
  signal \IR[7]_i_4_n_0\ : STD_LOGIC;
  signal \IR_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \IR_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^ir_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \IR_reg_n_0_[0]\ : STD_LOGIC;
  signal \IR_reg_n_0_[1]\ : STD_LOGIC;
  signal \IR_reg_n_0_[2]\ : STD_LOGIC;
  signal \IR_reg_n_0_[6]\ : STD_LOGIC;
  signal \IR_reg_n_0_[7]\ : STD_LOGIC;
  signal ISet : STD_LOGIC;
  signal \ISet[0]_i_1_n_0\ : STD_LOGIC;
  signal \ISet[1]_i_1_n_0\ : STD_LOGIC;
  signal \ISet[1]_i_5_n_0\ : STD_LOGIC;
  signal \ISet[1]_i_6_n_0\ : STD_LOGIC;
  signal \ISet_reg_n_0_[0]\ : STD_LOGIC;
  signal \ISet_reg_n_0_[1]\ : STD_LOGIC;
  signal \I[7]_i_2_n_0\ : STD_LOGIC;
  signal \I[7]_i_3_n_0\ : STD_LOGIC;
  signal \I[7]_i_4_n_0\ : STD_LOGIC;
  signal \I[7]_i_5_n_0\ : STD_LOGIC;
  signal \I[7]_i_6_n_0\ : STD_LOGIC;
  signal I_BT : STD_LOGIC;
  signal I_CPL : STD_LOGIC;
  signal I_INRC : STD_LOGIC;
  signal I_RLD : STD_LOGIC;
  signal I_RRD : STD_LOGIC;
  signal I_SCF : STD_LOGIC;
  signal \I_reg_n_0_[0]\ : STD_LOGIC;
  signal \I_reg_n_0_[1]\ : STD_LOGIC;
  signal \I_reg_n_0_[2]\ : STD_LOGIC;
  signal \I_reg_n_0_[3]\ : STD_LOGIC;
  signal \I_reg_n_0_[4]\ : STD_LOGIC;
  signal \I_reg_n_0_[5]\ : STD_LOGIC;
  signal \I_reg_n_0_[6]\ : STD_LOGIC;
  signal IncDecZ22_out : STD_LOGIC;
  signal IncDecZ_i_10_n_0 : STD_LOGIC;
  signal IncDecZ_i_11_n_0 : STD_LOGIC;
  signal IncDecZ_i_12_n_0 : STD_LOGIC;
  signal IncDecZ_i_13_n_0 : STD_LOGIC;
  signal IncDecZ_i_14_n_0 : STD_LOGIC;
  signal IncDecZ_i_16_n_0 : STD_LOGIC;
  signal IncDecZ_i_17_n_0 : STD_LOGIC;
  signal IncDecZ_i_18_n_0 : STD_LOGIC;
  signal IncDecZ_i_19_n_0 : STD_LOGIC;
  signal IncDecZ_i_20_n_0 : STD_LOGIC;
  signal IncDecZ_i_21_n_0 : STD_LOGIC;
  signal IncDecZ_i_22_n_0 : STD_LOGIC;
  signal IncDecZ_i_23_n_0 : STD_LOGIC;
  signal IncDecZ_i_24_n_0 : STD_LOGIC;
  signal IncDecZ_i_2_n_0 : STD_LOGIC;
  signal IncDecZ_i_3_n_0 : STD_LOGIC;
  signal IncDecZ_i_7_n_0 : STD_LOGIC;
  signal IncDecZ_i_8_n_0 : STD_LOGIC;
  signal IncDecZ_reg_i_6_n_0 : STD_LOGIC;
  signal IncDecZ_reg_n_0 : STD_LOGIC;
  signal Inc_WZ : STD_LOGIC;
  signal IntE_FF2_i_1_n_0 : STD_LOGIC;
  signal IntE_FF2_i_3_n_0 : STD_LOGIC;
  signal IntE_FF2_i_4_n_0 : STD_LOGIC;
  signal IntE_FF2_i_5_n_0 : STD_LOGIC;
  signal Jump : STD_LOGIC;
  signal JumpE : STD_LOGIC;
  signal JumpXY : STD_LOGIC;
  signal LDSPHL : STD_LOGIC;
  signal LDW : STD_LOGIC;
  signal NMICycle_i_1_n_0 : STD_LOGIC;
  signal NMICycle_i_2_n_0 : STD_LOGIC;
  signal NMICycle_i_3_n_0 : STD_LOGIC;
  signal NMICycle_reg_n_0 : STD_LOGIC;
  signal NMI_s_i_1_n_0 : STD_LOGIC;
  signal NMI_s_reg_n_0 : STD_LOGIC;
  signal No_BTR : STD_LOGIC;
  signal No_BTR0 : STD_LOGIC;
  signal Oldnmi_n : STD_LOGIC;
  signal PC : STD_LOGIC;
  signal PC16 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PC[0]_i_15_n_0\ : STD_LOGIC;
  signal \PC[0]_i_19_n_0\ : STD_LOGIC;
  signal \PC[0]_i_20_n_0\ : STD_LOGIC;
  signal \PC[0]_i_23_n_0\ : STD_LOGIC;
  signal \PC[0]_i_25_n_0\ : STD_LOGIC;
  signal \PC[0]_i_26_n_0\ : STD_LOGIC;
  signal \PC[0]_i_27_n_0\ : STD_LOGIC;
  signal \PC[0]_i_28_n_0\ : STD_LOGIC;
  signal \PC[0]_i_30_n_0\ : STD_LOGIC;
  signal \PC[0]_i_33_n_0\ : STD_LOGIC;
  signal \PC[0]_i_34_n_0\ : STD_LOGIC;
  signal \PC[0]_i_36_n_0\ : STD_LOGIC;
  signal \PC[0]_i_37_n_0\ : STD_LOGIC;
  signal \PC[0]_i_38_n_0\ : STD_LOGIC;
  signal \PC[0]_i_39_n_0\ : STD_LOGIC;
  signal \PC[0]_i_3_n_0\ : STD_LOGIC;
  signal \PC[0]_i_40_n_0\ : STD_LOGIC;
  signal \PC[0]_i_41_n_0\ : STD_LOGIC;
  signal \PC[0]_i_42_n_0\ : STD_LOGIC;
  signal \PC[0]_i_43_n_0\ : STD_LOGIC;
  signal \PC[0]_i_44_n_0\ : STD_LOGIC;
  signal \PC[0]_i_45_n_0\ : STD_LOGIC;
  signal \PC[0]_i_46_n_0\ : STD_LOGIC;
  signal \PC[0]_i_4_n_0\ : STD_LOGIC;
  signal \PC[0]_i_5_n_0\ : STD_LOGIC;
  signal \PC[0]_i_6_n_0\ : STD_LOGIC;
  signal \PC[0]_i_7_n_0\ : STD_LOGIC;
  signal \PC[0]_i_8_n_0\ : STD_LOGIC;
  signal \PC[12]_i_10_n_0\ : STD_LOGIC;
  signal \PC[12]_i_11_n_0\ : STD_LOGIC;
  signal \PC[12]_i_12_n_0\ : STD_LOGIC;
  signal \PC[12]_i_13_n_0\ : STD_LOGIC;
  signal \PC[12]_i_14_n_0\ : STD_LOGIC;
  signal \PC[12]_i_15_n_0\ : STD_LOGIC;
  signal \PC[12]_i_16_n_0\ : STD_LOGIC;
  signal \PC[12]_i_17_n_0\ : STD_LOGIC;
  signal \PC[12]_i_18_n_0\ : STD_LOGIC;
  signal \PC[12]_i_19_n_0\ : STD_LOGIC;
  signal \PC[12]_i_20_n_0\ : STD_LOGIC;
  signal \PC[12]_i_21_n_0\ : STD_LOGIC;
  signal \PC[12]_i_6_n_0\ : STD_LOGIC;
  signal \PC[12]_i_7_n_0\ : STD_LOGIC;
  signal \PC[12]_i_9_n_0\ : STD_LOGIC;
  signal \PC[4]_i_15_n_0\ : STD_LOGIC;
  signal \PC[4]_i_18_n_0\ : STD_LOGIC;
  signal \PC[4]_i_20_n_0\ : STD_LOGIC;
  signal \PC[4]_i_21_n_0\ : STD_LOGIC;
  signal \PC[4]_i_22_n_0\ : STD_LOGIC;
  signal \PC[4]_i_23_n_0\ : STD_LOGIC;
  signal \PC[4]_i_2_n_0\ : STD_LOGIC;
  signal \PC[4]_i_3_n_0\ : STD_LOGIC;
  signal \PC[4]_i_4_n_0\ : STD_LOGIC;
  signal \PC[4]_i_5_n_0\ : STD_LOGIC;
  signal \PC[8]_i_10_n_0\ : STD_LOGIC;
  signal \PC[8]_i_11_n_0\ : STD_LOGIC;
  signal \PC[8]_i_12_n_0\ : STD_LOGIC;
  signal \PC[8]_i_13_n_0\ : STD_LOGIC;
  signal \PC[8]_i_14_n_0\ : STD_LOGIC;
  signal \PC[8]_i_15_n_0\ : STD_LOGIC;
  signal \PC[8]_i_16_n_0\ : STD_LOGIC;
  signal \PC[8]_i_17_n_0\ : STD_LOGIC;
  signal \PC[8]_i_19_n_0\ : STD_LOGIC;
  signal \PC[8]_i_20_n_0\ : STD_LOGIC;
  signal \PC[8]_i_21_n_0\ : STD_LOGIC;
  signal \PC[8]_i_22_n_0\ : STD_LOGIC;
  signal \PC[8]_i_6_n_0\ : STD_LOGIC;
  signal \PC[8]_i_7_n_0\ : STD_LOGIC;
  signal \PC[8]_i_8_n_0\ : STD_LOGIC;
  signal \PC[8]_i_9_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \PC_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \PC_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \PC_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \PC_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_1\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_2\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_3\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_1\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_2\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_3\ : STD_LOGIC;
  signal \PC_reg_n_0_[0]\ : STD_LOGIC;
  signal \PC_reg_n_0_[1]\ : STD_LOGIC;
  signal \PC_reg_n_0_[2]\ : STD_LOGIC;
  signal \PC_reg_n_0_[3]\ : STD_LOGIC;
  signal \PC_reg_n_0_[4]\ : STD_LOGIC;
  signal \PC_reg_n_0_[5]\ : STD_LOGIC;
  signal \PC_reg_n_0_[6]\ : STD_LOGIC;
  signal \PC_reg_n_0_[7]\ : STD_LOGIC;
  signal Pre_XY_F_M : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \Pre_XY_F_M[0]_i_1_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[0]_i_2_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_1_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_2_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_3_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_4_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[2]_i_1_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M_reg_n_0_[0]\ : STD_LOGIC;
  signal \Pre_XY_F_M_reg_n_0_[1]\ : STD_LOGIC;
  signal \Pre_XY_F_M_reg_n_0_[2]\ : STD_LOGIC;
  signal Prefix : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PreserveC : STD_LOGIC;
  signal PreserveC_r : STD_LOGIC;
  signal PreserveC_r_i_2_n_0 : STD_LOGIC;
  signal PreserveC_r_i_3_n_0 : STD_LOGIC;
  signal PreserveC_r_i_4_n_0 : STD_LOGIC;
  signal PreserveC_r_i_5_n_0 : STD_LOGIC;
  signal Read_To_Acc : STD_LOGIC;
  signal Read_To_Reg_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Read_To_Reg_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_16_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_17_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_17_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal RegAddrA_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RegAddrA_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrA_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrA_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrA_r[2]_i_2_n_0\ : STD_LOGIC;
  signal RegAddrB_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RegAddrB_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_18_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_19_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_21_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_22_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_24_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_25_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_26_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_27_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_28_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_29_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_30_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_31_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_32_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_33_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_34_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_35_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_36_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_37_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_38_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_39_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_40_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_10_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_11_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_12_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_13_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_14_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_15_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_16_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_17_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_18_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_19_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_20_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_21_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_22_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_23_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_24_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_25_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_26_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_27_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_28_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_29_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_3_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_5_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_6_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_7_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_8_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_9_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_10_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_12_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_13_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_14_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_15_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_16_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_17_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_3_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_4_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_5_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_6_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_7_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_8_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_9_n_0\ : STD_LOGIC;
  signal \RegAddrC[2]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrC[2]_i_3_n_0\ : STD_LOGIC;
  signal \RegAddrC_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \RegAddrC_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal RegBusA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RegBusA_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RstP : STD_LOGIC;
  signal SP16 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SP16_B : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \SP[15]_i_1_n_0\ : STD_LOGIC;
  signal \SP[15]_i_3_n_0\ : STD_LOGIC;
  signal \SP[15]_i_4_n_0\ : STD_LOGIC;
  signal \SP[15]_i_7_n_0\ : STD_LOGIC;
  signal \SP[15]_i_8_n_0\ : STD_LOGIC;
  signal \SP[7]_i_1_n_0\ : STD_LOGIC;
  signal \SP[7]_i_3_n_0\ : STD_LOGIC;
  signal \SP_reg_n_0_[0]\ : STD_LOGIC;
  signal \SP_reg_n_0_[1]\ : STD_LOGIC;
  signal \SP_reg_n_0_[2]\ : STD_LOGIC;
  signal \SP_reg_n_0_[3]\ : STD_LOGIC;
  signal \SP_reg_n_0_[4]\ : STD_LOGIC;
  signal \SP_reg_n_0_[5]\ : STD_LOGIC;
  signal \SP_reg_n_0_[6]\ : STD_LOGIC;
  signal \SP_reg_n_0_[7]\ : STD_LOGIC;
  signal Save_ALU_r : STD_LOGIC;
  signal Save_ALU_r_i_10_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_11_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_12_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_13_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_14_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_15_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_2_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_3_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_5_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_6_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_7_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_8_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_9_n_0 : STD_LOGIC;
  signal Save_ALU_r_reg_i_4_n_0 : STD_LOGIC;
  signal Save_ALU_r_reg_n_0 : STD_LOGIC;
  signal SetEI : STD_LOGIC;
  signal Set_Addr_To : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Set_BusA_To : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Set_BusB_To : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \TmpAddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[12]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[13]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[14]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_10_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_11_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_12_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_4_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_5_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_6_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_8_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_9_n_0\ : STD_LOGIC;
  signal \TmpAddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_10_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_4_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_5_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_6_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_7_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_8_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_9_n_0\ : STD_LOGIC;
  signal \TmpAddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[15]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal XY_Ind_i_1_n_0 : STD_LOGIC;
  signal XY_Ind_i_2_n_0 : STD_LOGIC;
  signal XY_Ind_reg_n_0 : STD_LOGIC;
  signal \XY_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \XY_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \XY_State_reg_n_0_[0]\ : STD_LOGIC;
  signal \XY_State_reg_n_0_[1]\ : STD_LOGIC;
  signal Z16_r : STD_LOGIC;
  signal Z16_r0 : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \bgm_port[3]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_bus[addr]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cpu_busack : STD_LOGIC;
  signal cpu_m1 : STD_LOGIC;
  signal cpu_wait_i_3_n_0 : STD_LOGIC;
  signal \^cpu_wait_reg\ : STD_LOGIC;
  signal \cref[0]_i_2_n_0\ : STD_LOGIC;
  signal \cref[0]_i_3_n_0\ : STD_LOGIC;
  signal \cref[0]_i_4_n_0\ : STD_LOGIC;
  signal \cref[1]_i_2_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \debug_cpu_sig[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_cpu_sig[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \^debug_enables\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \debug_enables[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_enables[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_enables[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_enables[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \debug_enables[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \debug_enables[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_enables[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_enables[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \debug_enables[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \dmac/first_last0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_7_n_0\ : STD_LOGIC;
  signal \dout[7]_i_8_n_0\ : STD_LOGIC;
  signal \^dout_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flip_ena_i_3_n_0 : STD_LOGIC;
  signal \i_alu/BitMask\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \i_alu/Carry_In\ : STD_LOGIC;
  signal \i_alu/DAA_Q\ : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \i_alu/DAA_Q0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \i_alu/DAA_Q0_in\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \i_alu/DAA_Q11_out\ : STD_LOGIC;
  signal \i_alu/DAA_Q13_out\ : STD_LOGIC;
  signal \i_alu/DAA_Q__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \i_alu/DAA_Q__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \i_alu/F_Out5_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_alu/Q_t\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_alu/p_0_in\ : STD_LOGIC;
  signal \i_alu/p_10_in\ : STD_LOGIC;
  signal \i_alu/p_3_in\ : STD_LOGIC;
  signal \i_alu/p_5_in\ : STD_LOGIC;
  signal \i_alu/p_9_in\ : STD_LOGIC;
  signal i_reg_n_112 : STD_LOGIC;
  signal i_reg_n_113 : STD_LOGIC;
  signal i_reg_n_114 : STD_LOGIC;
  signal i_reg_n_115 : STD_LOGIC;
  signal i_reg_n_116 : STD_LOGIC;
  signal i_reg_n_117 : STD_LOGIC;
  signal i_reg_n_118 : STD_LOGIC;
  signal i_reg_n_119 : STD_LOGIC;
  signal i_reg_n_120 : STD_LOGIC;
  signal i_reg_n_121 : STD_LOGIC;
  signal i_reg_n_122 : STD_LOGIC;
  signal i_reg_n_123 : STD_LOGIC;
  signal i_reg_n_124 : STD_LOGIC;
  signal i_reg_n_125 : STD_LOGIC;
  signal i_reg_n_126 : STD_LOGIC;
  signal i_reg_n_127 : STD_LOGIC;
  signal i_reg_n_144 : STD_LOGIC;
  signal i_reg_n_145 : STD_LOGIC;
  signal i_reg_n_146 : STD_LOGIC;
  signal i_reg_n_147 : STD_LOGIC;
  signal i_reg_n_148 : STD_LOGIC;
  signal i_reg_n_149 : STD_LOGIC;
  signal i_reg_n_150 : STD_LOGIC;
  signal i_reg_n_151 : STD_LOGIC;
  signal i_reg_n_152 : STD_LOGIC;
  signal i_reg_n_153 : STD_LOGIC;
  signal i_reg_n_154 : STD_LOGIC;
  signal i_reg_n_155 : STD_LOGIC;
  signal i_reg_n_156 : STD_LOGIC;
  signal i_reg_n_157 : STD_LOGIC;
  signal i_reg_n_158 : STD_LOGIC;
  signal i_reg_n_159 : STD_LOGIC;
  signal i_reg_n_18 : STD_LOGIC;
  signal i_reg_n_19 : STD_LOGIC;
  signal i_reg_n_20 : STD_LOGIC;
  signal i_reg_n_21 : STD_LOGIC;
  signal i_reg_n_22 : STD_LOGIC;
  signal i_reg_n_23 : STD_LOGIC;
  signal i_reg_n_24 : STD_LOGIC;
  signal i_reg_n_25 : STD_LOGIC;
  signal i_reg_n_26 : STD_LOGIC;
  signal i_reg_n_27 : STD_LOGIC;
  signal i_reg_n_28 : STD_LOGIC;
  signal i_reg_n_29 : STD_LOGIC;
  signal i_reg_n_30 : STD_LOGIC;
  signal i_reg_n_41 : STD_LOGIC;
  signal i_reg_n_43 : STD_LOGIC;
  signal i_reg_n_44 : STD_LOGIC;
  signal i_reg_n_51 : STD_LOGIC;
  signal i_reg_n_52 : STD_LOGIC;
  signal i_reg_n_53 : STD_LOGIC;
  signal i_reg_n_55 : STD_LOGIC;
  signal i_reg_n_56 : STD_LOGIC;
  signal i_reg_n_57 : STD_LOGIC;
  signal i_reg_n_58 : STD_LOGIC;
  signal i_reg_n_59 : STD_LOGIC;
  signal i_reg_n_60 : STD_LOGIC;
  signal i_reg_n_61 : STD_LOGIC;
  signal i_reg_n_62 : STD_LOGIC;
  signal i_reg_n_63 : STD_LOGIC;
  signal i_reg_n_64 : STD_LOGIC;
  signal i_reg_n_65 : STD_LOGIC;
  signal i_reg_n_66 : STD_LOGIC;
  signal i_reg_n_67 : STD_LOGIC;
  signal i_reg_n_68 : STD_LOGIC;
  signal i_reg_n_69 : STD_LOGIC;
  signal i_reg_n_70 : STD_LOGIC;
  signal i_reg_n_71 : STD_LOGIC;
  signal i_reg_n_72 : STD_LOGIC;
  signal i_reg_n_73 : STD_LOGIC;
  signal i_reg_n_74 : STD_LOGIC;
  signal i_reg_n_75 : STD_LOGIC;
  signal i_reg_n_76 : STD_LOGIC;
  signal i_reg_n_77 : STD_LOGIC;
  signal i_reg_n_78 : STD_LOGIC;
  signal i_reg_n_79 : STD_LOGIC;
  signal i_reg_n_80 : STD_LOGIC;
  signal i_reg_n_81 : STD_LOGIC;
  signal i_reg_n_82 : STD_LOGIC;
  signal i_reg_n_83 : STD_LOGIC;
  signal i_reg_n_84 : STD_LOGIC;
  signal i_reg_n_85 : STD_LOGIC;
  signal i_reg_n_86 : STD_LOGIC;
  signal i_reg_n_87 : STD_LOGIC;
  signal i_reg_n_88 : STD_LOGIC;
  signal i_reg_n_89 : STD_LOGIC;
  signal i_reg_n_90 : STD_LOGIC;
  signal i_reg_n_91 : STD_LOGIC;
  signal i_reg_n_92 : STD_LOGIC;
  signal i_reg_n_93 : STD_LOGIC;
  signal i_reg_n_94 : STD_LOGIC;
  signal i_reg_n_95 : STD_LOGIC;
  signal \io_bus[dslave][7]_i_3_n_0\ : STD_LOGIC;
  signal iorq : STD_LOGIC;
  signal iorq_n_inv_i_3_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_4_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_5_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_6_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_7_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_8_n_0 : STD_LOGIC;
  signal m1_n_i_1_n_0 : STD_LOGIC;
  signal \^m_obus_reg[addr][0]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][10]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][13]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][14]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][15]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][1]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][2]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][3]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][4]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][7]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][8]\ : STD_LOGIC;
  signal \^m_obus_reg[dmaster][0]\ : STD_LOGIC;
  signal \^m_obus_reg[wrn]\ : STD_LOGIC;
  signal \^master_out[dmaster]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mcycle : STD_LOGIC;
  signal \mcycle[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_10_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_11_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_12_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_13_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_14_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_15_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_16_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_17_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_18_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_19_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_20_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_21_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_23_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_4_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_5_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_6_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_8_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_9_n_0\ : STD_LOGIC;
  signal \mcycle_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \mcycle_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[6]\ : STD_LOGIC;
  signal mcycles : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mcycles[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_3_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_4_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_5_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_6_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_7_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_8_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_9_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_10_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_11_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_13_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_15_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_16_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_3_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_4_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_5_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_6_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_7_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_8_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_9_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_6_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_7_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_8_n_0\ : STD_LOGIC;
  signal mcycles_d : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mcycles_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \mcycles_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal mem_reg_i_12_n_0 : STD_LOGIC;
  signal no_read : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_3_in108_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rd_n_i_10_n_0 : STD_LOGIC;
  signal rd_n_i_11_n_0 : STD_LOGIC;
  signal rd_n_i_12_n_0 : STD_LOGIC;
  signal rd_n_i_13_n_0 : STD_LOGIC;
  signal rd_n_i_14_n_0 : STD_LOGIC;
  signal rd_n_i_15_n_0 : STD_LOGIC;
  signal rd_n_i_16_n_0 : STD_LOGIC;
  signal rd_n_i_17_n_0 : STD_LOGIC;
  signal rd_n_i_19_n_0 : STD_LOGIC;
  signal rd_n_i_20_n_0 : STD_LOGIC;
  signal rd_n_i_21_n_0 : STD_LOGIC;
  signal rd_n_i_22_n_0 : STD_LOGIC;
  signal rd_n_i_23_n_0 : STD_LOGIC;
  signal rd_n_i_24_n_0 : STD_LOGIC;
  signal rd_n_i_25_n_0 : STD_LOGIC;
  signal rd_n_i_26_n_0 : STD_LOGIC;
  signal rd_n_i_27_n_0 : STD_LOGIC;
  signal rd_n_i_28_n_0 : STD_LOGIC;
  signal rd_n_i_29_n_0 : STD_LOGIC;
  signal rd_n_i_30_n_0 : STD_LOGIC;
  signal rd_n_i_31_n_0 : STD_LOGIC;
  signal rd_n_i_4_n_0 : STD_LOGIC;
  signal rd_n_i_5_n_0 : STD_LOGIC;
  signal rd_n_i_6_n_0 : STD_LOGIC;
  signal rd_n_i_7_n_0 : STD_LOGIC;
  signal rd_n_i_8_n_0 : STD_LOGIC;
  signal rd_n_i_9_n_0 : STD_LOGIC;
  signal rd_n_reg_i_18_n_0 : STD_LOGIC;
  signal \sfx_port[0]_i_3_n_0\ : STD_LOGIC;
  signal \sfx_port[1]_i_2_n_0\ : STD_LOGIC;
  signal \sfx_port[1]_i_3_n_0\ : STD_LOGIC;
  signal \sfx_port[2]_i_2_n_0\ : STD_LOGIC;
  signal \sfx_port[2]_i_3_n_0\ : STD_LOGIC;
  signal \sfx_port[2]_i_4_n_0\ : STD_LOGIC;
  signal \sfx_port[3]_i_2_n_0\ : STD_LOGIC;
  signal \sfx_port[3]_i_3_n_0\ : STD_LOGIC;
  signal \sfx_port[4]_i_2_n_0\ : STD_LOGIC;
  signal \sfx_port[5]_i_2_n_0\ : STD_LOGIC;
  signal \sfx_port[6]_i_2_n_0\ : STD_LOGIC;
  signal \^slave_shared_master_bus[rdn]\ : STD_LOGIC;
  signal tstate : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \tstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[4]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[5]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_11_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_12_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_13_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_14_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_15_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_16_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_17_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_18_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_19_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_20_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_21_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_22_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_23_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_24_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_25_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_26_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_27_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_28_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_29_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_2_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_30_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_31_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_32_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_33_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_34_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_35_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_36_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_37_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_38_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_39_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_3_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_40_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_41_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_42_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_43_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_44_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_45_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_46_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_47_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_48_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_49_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_4_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_50_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_51_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_53_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_54_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_55_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_56_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_57_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_58_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_59_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_5_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_60_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_6_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_7_n_0\ : STD_LOGIC;
  signal tstate_0 : STD_LOGIC;
  signal \tstate_reg[6]_i_52_n_0\ : STD_LOGIC;
  signal \tstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[3]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[4]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[5]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[6]\ : STD_LOGIC;
  signal tstates : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wr_n_reg\ : STD_LOGIC;
  signal write : STD_LOGIC;
  signal \NLW_ACC_reg[6]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_ACC_reg[6]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ACC_reg[6]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ACC_reg[7]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_A_reg[15]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_A_reg[15]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PC_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ACC[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ACC[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ACC[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ACC[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ACC[5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ACC[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ACC[7]_i_12\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ACC[7]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ACC[7]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ACC[7]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ALU_Op_r[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ALU_Op_r[1]_i_12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ALU_Op_r[1]_i_5\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ALU_Op_r[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ALU_Op_r[3]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \A[0]_i_5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \A[15]_i_21\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \A[15]_i_22\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \A[15]_i_25\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \A[15]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \A[15]_i_6\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \A[15]_i_8\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \A[1]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \A[2]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \A[5]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \A[6]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of Alternate_i_3 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \BusA[7]_i_3\ : label is "soft_lutpair119";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of BusAck_reg : label is "BusAck_reg";
  attribute ORIG_CELL_NAME of BusAck_reg_rep : label is "BusAck_reg";
  attribute SOFT_HLUTNM of \BusB[7]_i_22\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \BusB[7]_i_26\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \BusB[7]_i_32\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \BusB[7]_i_34\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \BusB[7]_i_35\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \BusB[7]_i_36\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \BusB[7]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \BusB[7]_i_6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \F[0]_i_11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \F[0]_i_13\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \F[1]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \F[2]_i_18\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \F[2]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \F[2]_i_20\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \F[2]_i_21\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \F[2]_i_25\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \F[2]_i_26\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \F[2]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \F[2]_i_32\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \F[4]_i_7\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \F[6]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \F[6]_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \F[6]_i_8\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \F[6]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \F[7]_i_13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \F[7]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \F[7]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of Halt_FF_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of Halt_FF_i_3 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of Halt_FF_i_4 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \IR[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \IR[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \IR[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \IR[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \IR[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \IR[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \IR[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \IR[7]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \IR[7]_i_4\ : label is "soft_lutpair128";
  attribute ORIG_CELL_NAME of \IR_reg[0]\ : label is "IR_reg[0]";
  attribute ORIG_CELL_NAME of \IR_reg[0]_rep\ : label is "IR_reg[0]";
  attribute ORIG_CELL_NAME of \IR_reg[0]_rep__0\ : label is "IR_reg[0]";
  attribute SOFT_HLUTNM of \ISet[1]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \I[7]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \I[7]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of IncDecZ_i_10 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of IncDecZ_i_14 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of IncDecZ_i_18 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of IncDecZ_i_2 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of IntE_FF2_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of IntE_FF2_i_4 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of NMICycle_i_3 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \PC[0]_i_14\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \PC[0]_i_17\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \PC[0]_i_19\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \PC[0]_i_21\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \PC[0]_i_30\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \PC[0]_i_45\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \PC[0]_i_46\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \PC[12]_i_12\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \PC[12]_i_15\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \PC[12]_i_7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \PC[12]_i_9\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \PC[4]_i_10\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \PC[4]_i_13\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \PC[8]_i_12\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \PC[8]_i_15\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \PC[8]_i_17\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \PC[8]_i_6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \PC[8]_i_9\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Pre_XY_F_M[1]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of PreserveC_r_i_4 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of PreserveC_r_i_5 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[0]_i_15\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[1]_i_14\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[1]_i_15\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_14\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_15\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[3]_i_13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[3]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_11\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_12\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \RegAddrA_r[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \RegAddrA_r[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \RegAddrA_r[2]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \RegAddrB_r[0]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_16\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_19\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_21\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_22\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_29\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_35\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_36\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_14\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_20\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_21\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_22\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_25\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_26\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_28\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_29\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \RegAddrC[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \RegAddrC[1]_i_15\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \RegAddrC[1]_i_16\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SP[15]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \SP[15]_i_7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of Save_ALU_r_i_10 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of Save_ALU_r_i_14 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of Save_ALU_r_i_15 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of Save_ALU_r_i_5 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of Save_ALU_r_i_6 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of Save_ALU_r_i_7 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of Save_ALU_r_i_9 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \TmpAddr[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \TmpAddr[15]_i_10\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \TmpAddr[15]_i_12\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \TmpAddr[3]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \TmpAddr[4]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \TmpAddr[7]_i_10\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \TmpAddr[7]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of XY_Ind_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \debug_ahi[7]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \debug_cpu_sig[5]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \debug_dslave[5]_INST_0_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \debug_dslave[7]_INST_0_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \debug_enables[2]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \debug_enables[3]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \di_reg[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dma_addr[2][10]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dma_addr[2][11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dma_addr[2][12]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dma_addr[2][13]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dma_addr[2][14]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dma_addr[2][15]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dma_addr[2][8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dma_addr[2][9]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dma_addr[3][7]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of dma_rdy_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dout[0]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dout[1]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dout[2]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dout[3]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dout[4]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dout[5]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dout[6]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout[7]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout[7]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \io_bus[dslave][7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of iorq_n_inv_i_3 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of iorq_n_inv_i_7 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mcycle[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mcycle[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mcycle[6]_i_10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mcycle[6]_i_15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mcycle[6]_i_17\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mcycle[6]_i_23\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mcycle[6]_i_3\ : label is "soft_lutpair126";
  attribute ORIG_CELL_NAME of \mcycle_reg[0]\ : label is "mcycle_reg[0]";
  attribute ORIG_CELL_NAME of \mcycle_reg[0]_rep\ : label is "mcycle_reg[0]";
  attribute ORIG_CELL_NAME of \mcycle_reg[1]\ : label is "mcycle_reg[1]";
  attribute ORIG_CELL_NAME of \mcycle_reg[1]_rep\ : label is "mcycle_reg[1]";
  attribute SOFT_HLUTNM of \mcycles[0]_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mcycles[0]_i_8\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mcycles[1]_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mcycles[1]_i_11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mcycles[1]_i_13\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mcycles[1]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of nmi_mask_i_3 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of nmi_mask_i_4 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of rd_n_i_17 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of rd_n_i_20 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rd_n_i_26 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of rd_n_i_29 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of rdn_d_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of subsfx_port_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tstate[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \tstate[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tstate[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tstate[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tstate[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \tstate[6]_i_14\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tstate[6]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tstate[6]_i_37\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tstate[6]_i_49\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tstate[6]_i_50\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tstate[6]_i_55\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tstate[6]_i_6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tstate[6]_i_7\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of wr_n_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of wrn_d_i_1 : label is "soft_lutpair77";
begin
  \A_reg[0]_1\ <= \^a_reg[0]_1\;
  \A_reg[10]_0\ <= \^a_reg[10]_0\;
  \A_reg[5]_0\ <= \^a_reg[5]_0\;
  \A_reg[6]_0\(4 downto 0) <= \^a_reg[6]_0\(4 downto 0);
  \A_reg[8]_0\ <= \^a_reg[8]_0\;
  BusAck_reg_0 <= \^busack_reg_0\;
  BusAck_reg_rep_0 <= \^busack_reg_rep_0\;
  D(7 downto 0) <= \^d\(7 downto 0);
  \IR_reg[5]_0\(2 downto 0) <= \^ir_reg[5]_0\(2 downto 0);
  WEA(0) <= \^wea\(0);
  addra(5 downto 0) <= \^addra\(5 downto 0);
  cpu_wait_reg <= \^cpu_wait_reg\;
  debug_enables(4 downto 0) <= \^debug_enables\(4 downto 0);
  \dout_reg[7]_0\(7 downto 0) <= \^dout_reg[7]_0\(7 downto 0);
  \m_obus_reg[addr][0]\ <= \^m_obus_reg[addr][0]\;
  \m_obus_reg[addr][10]\ <= \^m_obus_reg[addr][10]\;
  \m_obus_reg[addr][13]\ <= \^m_obus_reg[addr][13]\;
  \m_obus_reg[addr][14]\ <= \^m_obus_reg[addr][14]\;
  \m_obus_reg[addr][15]\ <= \^m_obus_reg[addr][15]\;
  \m_obus_reg[addr][1]\ <= \^m_obus_reg[addr][1]\;
  \m_obus_reg[addr][2]\ <= \^m_obus_reg[addr][2]\;
  \m_obus_reg[addr][3]\ <= \^m_obus_reg[addr][3]\;
  \m_obus_reg[addr][4]\ <= \^m_obus_reg[addr][4]\;
  \m_obus_reg[addr][7]\ <= \^m_obus_reg[addr][7]\;
  \m_obus_reg[addr][8]\ <= \^m_obus_reg[addr][8]\;
  \m_obus_reg[dmaster][0]\ <= \^m_obus_reg[dmaster][0]\;
  \m_obus_reg[wrn]\ <= \^m_obus_reg[wrn]\;
  \master_out[dmaster]\(6 downto 0) <= \^master_out[dmaster]\(6 downto 0);
  \slave_shared_master_bus[rdn]\ <= \^slave_shared_master_bus[rdn]\;
  wr_n_reg <= \^wr_n_reg\;
\ACC[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_77,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[0]_i_3_n_0\,
      O => \ACC[0]_i_1_n_0\
    );
\ACC[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[0]\,
      I3 => \Ap_reg_n_0_[0]\,
      I4 => \ACC_reg_n_0_[0]\,
      I5 => ExchangeAF,
      O => \ACC[0]_i_3_n_0\
    );
\ACC[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_76,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[1]_i_3_n_0\,
      O => \ACC[1]_i_1_n_0\
    );
\ACC[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[1]\,
      I3 => \Ap_reg_n_0_[1]\,
      I4 => \ACC_reg_n_0_[1]\,
      I5 => ExchangeAF,
      O => \ACC[1]_i_3_n_0\
    );
\ACC[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_75,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[2]_i_3_n_0\,
      O => \ACC[2]_i_1_n_0\
    );
\ACC[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[2]\,
      I3 => \Ap_reg_n_0_[2]\,
      I4 => \ACC_reg_n_0_[2]\,
      I5 => ExchangeAF,
      O => \ACC[2]_i_3_n_0\
    );
\ACC[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_74,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[3]_i_3_n_0\,
      O => \ACC[3]_i_1_n_0\
    );
\ACC[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[3]\,
      I3 => \Ap_reg_n_0_[3]\,
      I4 => \ACC_reg_n_0_[3]\,
      I5 => ExchangeAF,
      O => \ACC[3]_i_3_n_0\
    );
\ACC[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_73,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[4]_i_3_n_0\,
      O => \ACC[4]_i_1_n_0\
    );
\ACC[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[4]\,
      I3 => \Ap_reg_n_0_[4]\,
      I4 => \ACC_reg_n_0_[4]\,
      I5 => ExchangeAF,
      O => \ACC[4]_i_3_n_0\
    );
\ACC[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_71,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[5]_i_3_n_0\,
      O => \ACC[5]_i_1_n_0\
    );
\ACC[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[5]\,
      I3 => \Ap_reg_n_0_[5]\,
      I4 => \ACC_reg_n_0_[5]\,
      I5 => ExchangeAF,
      O => \ACC[5]_i_3_n_0\
    );
\ACC[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_70,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[6]_i_3_n_0\,
      O => \ACC[6]_i_1_n_0\
    );
\ACC[6]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BusA_reg_n_0_[6]\,
      O => \ACC[6]_i_16_n_0\
    );
\ACC[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BusA_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[5]\,
      O => \ACC[6]_i_17_n_0\
    );
\ACC[6]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      O => \ACC[6]_i_18_n_0\
    );
\ACC[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[6]\,
      I1 => \BusA_reg_n_0_[7]\,
      O => \ACC[6]_i_19_n_0\
    );
\ACC[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[6]\,
      O => \ACC[6]_i_20_n_0\
    );
\ACC[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[5]\,
      O => \ACC[6]_i_21_n_0\
    );
\ACC[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[6]\,
      I3 => \Ap_reg_n_0_[6]\,
      I4 => \ACC_reg_n_0_[6]\,
      I5 => ExchangeAF,
      O => \ACC[6]_i_3_n_0\
    );
\ACC[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455555554"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \ACC[7]_i_3_n_0\,
      I2 => \ACC[7]_i_4_n_0\,
      I3 => \ACC[7]_i_5_n_0\,
      I4 => ExchangeAF,
      I5 => \IR[7]_i_3_n_0\,
      O => \ACC[7]_i_1_n_0\
    );
\ACC[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      O => \ACC[7]_i_12_n_0\
    );
\ACC[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_69,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[7]_i_7_n_0\,
      O => \ACC[7]_i_2_n_0\
    );
\ACC[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1115"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      O => \ACC[7]_i_26_n_0\
    );
\ACC[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[6]\,
      I1 => \BusA_reg_n_0_[7]\,
      O => \ACC[7]_i_27_n_0\
    );
\ACC[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[6]\,
      O => \ACC[7]_i_28_n_0\
    );
\ACC[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[5]\,
      O => \ACC[7]_i_29_n_0\
    );
\ACC[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \ISet_reg_n_0_[1]\,
      I1 => \ACC[7]_i_8_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => \tstate[6]_i_4_n_0\,
      I4 => \IR[7]_i_3_n_0\,
      O => \ACC[7]_i_3_n_0\
    );
\ACC[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1115EEEA"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      I4 => \BusA_reg_n_0_[4]\,
      O => \ACC[7]_i_30_n_0\
    );
\ACC[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Read_To_Reg_r(0),
      I1 => i_reg_n_18,
      I2 => Read_To_Reg_r(3),
      I3 => Read_To_Reg_r(1),
      I4 => Read_To_Reg_r(2),
      O => \ACC[7]_i_4_n_0\
    );
\ACC[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \I[7]_i_5_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \I[7]_i_2_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \tstate_reg_n_0_[3]\,
      O => \ACC[7]_i_5_n_0\
    );
\ACC[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0F3AAAAC0F3"
    )
        port map (
      I0 => p_2_in(7),
      I1 => ExchangeAF,
      I2 => \Ap_reg_n_0_[7]\,
      I3 => \ACC_reg_n_0_[7]\,
      I4 => \ACC[7]_i_5_n_0\,
      I5 => \I[7]_i_4_n_0\,
      O => \ACC[7]_i_7_n_0\
    );
\ACC[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \ACC[7]_i_12_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \ACC[7]_i_8_n_0\
    );
\ACC_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[0]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[0]\
    );
\ACC_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[1]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[1]\
    );
\ACC_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[2]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[2]\
    );
\ACC_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[3]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[3]\
    );
\ACC_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[4]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[4]\
    );
\ACC_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[5]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[5]\
    );
\ACC_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[6]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[6]\
    );
\ACC_reg[6]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => i_reg_n_64,
      CO(3) => \i_alu/DAA_Q0\(8),
      CO(2) => \NLW_ACC_reg[6]_i_13_CO_UNCONNECTED\(2),
      CO(1) => \ACC_reg[6]_i_13_n_2\,
      CO(0) => \ACC_reg[6]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \BusA_reg_n_0_[6]\,
      DI(0) => \BusA_reg_n_0_[4]\,
      O(3) => \NLW_ACC_reg[6]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => \i_alu/DAA_Q0\(7 downto 5),
      S(3) => '1',
      S(2) => \BusA_reg_n_0_[7]\,
      S(1) => \ACC[6]_i_16_n_0\,
      S(0) => \ACC[6]_i_17_n_0\
    );
\ACC_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => i_reg_n_63,
      CO(3) => \NLW_ACC_reg[6]_i_15_CO_UNCONNECTED\(3),
      CO(2) => \ACC_reg[6]_i_15_n_1\,
      CO(1) => \ACC_reg[6]_i_15_n_2\,
      CO(0) => \ACC_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \BusA_reg_n_0_[6]\,
      DI(1) => \BusA_reg_n_0_[5]\,
      DI(0) => \BusA_reg_n_0_[4]\,
      O(3 downto 0) => \i_alu/DAA_Q\(8 downto 5),
      S(3) => \ACC[6]_i_18_n_0\,
      S(2) => \ACC[6]_i_19_n_0\,
      S(1) => \ACC[6]_i_20_n_0\,
      S(0) => \ACC[6]_i_21_n_0\
    );
\ACC_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[7]_i_2_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \ACC_reg_n_0_[7]\
    );
\ACC_reg[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => i_reg_n_65,
      CO(3) => \NLW_ACC_reg[7]_i_22_CO_UNCONNECTED\(3),
      CO(2) => \ACC_reg[7]_i_22_n_1\,
      CO(1) => \ACC_reg[7]_i_22_n_2\,
      CO(0) => \ACC_reg[7]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \BusA_reg_n_0_[5]\,
      DI(1) => \BusA_reg_n_0_[4]\,
      DI(0) => \ACC[7]_i_26_n_0\,
      O(3 downto 0) => \i_alu/DAA_Q__1\(7 downto 4),
      S(3) => \ACC[7]_i_27_n_0\,
      S(2) => \ACC[7]_i_28_n_0\,
      S(1) => \ACC[7]_i_29_n_0\,
      S(0) => \ACC[7]_i_30_n_0\
    );
\ALU_Op_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ALU_Op_r_reg[0]_i_2_n_0\,
      I1 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[0]_i_1_n_0\
    );
\ALU_Op_r[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_Op_r[0]_i_14_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \ALU_Op_r[0]_i_13_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ALU_Op_r[0]_i_12_n_0\,
      O => \ALU_Op_r[0]_i_10_n_0\
    );
\ALU_Op_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_11_n_0\
    );
\ALU_Op_r[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFFFFFFF4000"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_12_n_0\
    );
\ALU_Op_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000000BFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_13_n_0\
    );
\ALU_Op_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75554555FFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_14_n_0\
    );
\ALU_Op_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \ALU_Op_r_reg[0]_i_5_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ALU_Op_r[0]_i_6_n_0\,
      O => \ALU_Op_r[0]_i_3_n_0\
    );
\ALU_Op_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBB03008888"
    )
        port map (
      I0 => \ALU_Op_r[0]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \ALU_Op_r[0]_i_8_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \^ir_reg[5]_0\(0),
      O => \ALU_Op_r[0]_i_4_n_0\
    );
\ALU_Op_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B3F3F300000000"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[0]\,
      I5 => \^ir_reg[5]_0\(0),
      O => \ALU_Op_r[0]_i_6_n_0\
    );
\ALU_Op_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDD11100000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \^ir_reg[5]_0\(0),
      O => \ALU_Op_r[0]_i_7_n_0\
    );
\ALU_Op_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EFF5FFF04000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \^ir_reg[5]_0\(0),
      O => \ALU_Op_r[0]_i_8_n_0\
    );
\ALU_Op_r[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_Op_r[0]_i_11_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \ALU_Op_r[0]_i_12_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ALU_Op_r[0]_i_13_n_0\,
      O => \ALU_Op_r[0]_i_9_n_0\
    );
\ALU_Op_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \ALU_Op_r[1]_i_3_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \ALU_Op_r[1]_i_4_n_0\,
      I5 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[1]_i_1_n_0\
    );
\ALU_Op_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_13_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \ALU_Op_r[1]_i_14_n_0\,
      O => \ALU_Op_r[1]_i_10_n_0\
    );
\ALU_Op_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFA400A000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \^ir_reg[5]_0\(1),
      O => \ALU_Op_r[1]_i_11_n_0\
    );
\ALU_Op_r[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000000"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(2),
      O => \ALU_Op_r[1]_i_12_n_0\
    );
\ALU_Op_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \^ir_reg[5]_0\(1),
      O => \ALU_Op_r[1]_i_13_n_0\
    );
\ALU_Op_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFFFFF05040000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \^ir_reg[5]_0\(1),
      O => \ALU_Op_r[1]_i_14_n_0\
    );
\ALU_Op_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \IR_reg_n_0_[7]\,
      I3 => \ALU_Op_r[1]_i_5_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \ALU_Op_r[1]_i_6_n_0\,
      O => \ALU_Op_r[1]_i_2_n_0\
    );
\ALU_Op_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_7_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \ALU_Op_r[1]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ALU_Op_r[1]_i_9_n_0\,
      O => \ALU_Op_r[1]_i_3_n_0\
    );
\ALU_Op_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBB03008888"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_10_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \ALU_Op_r[1]_i_11_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \^ir_reg[5]_0\(1),
      O => \ALU_Op_r[1]_i_4_n_0\
    );
\ALU_Op_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FCFC0"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \^ir_reg[5]_0\(1),
      I2 => \IR_reg_n_0_[1]\,
      I3 => \ALU_Op_r[1]_i_12_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_5_n_0\
    );
\ALU_Op_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFFFFF00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \^ir_reg[5]_0\(1),
      O => \ALU_Op_r[1]_i_6_n_0\
    );
\ALU_Op_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(1),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_7_n_0\
    );
\ALU_Op_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFFFFFFF4000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(1),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_8_n_0\
    );
\ALU_Op_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000000BFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(1),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_9_n_0\
    );
\ALU_Op_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ALU_Op_r_reg[2]_i_2_n_0\,
      I1 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[2]_i_1_n_0\
    );
\ALU_Op_r[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FF00"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[2]_i_10_n_0\
    );
\ALU_Op_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFFFFF00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[0]\,
      I5 => \^ir_reg[5]_0\(2),
      O => \ALU_Op_r[2]_i_11_n_0\
    );
\ALU_Op_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAA00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(1),
      I5 => \^ir_reg[5]_0\(2),
      O => \ALU_Op_r[2]_i_12_n_0\
    );
\ALU_Op_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \ALU_Op_r_reg[2]_i_5_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ALU_Op_r_reg[2]_i_6_n_0\,
      O => \ALU_Op_r[2]_i_3_n_0\
    );
\ALU_Op_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \ALU_Op_r[2]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \ALU_Op_r[2]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \^ir_reg[5]_0\(2),
      O => \ALU_Op_r[2]_i_4_n_0\
    );
\ALU_Op_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFDDDD00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \^ir_reg[5]_0\(2),
      O => \ALU_Op_r[2]_i_7_n_0\
    );
\ALU_Op_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFEBBFF00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[0]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \^ir_reg[5]_0\(2),
      O => \ALU_Op_r[2]_i_8_n_0\
    );
\ALU_Op_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000000BFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(2),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[2]_i_9_n_0\
    );
\ALU_Op_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ALU_Op_r[3]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \ALU_Op_r[3]_i_3_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \ALU_Op_r[3]_i_4_n_0\,
      I5 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[3]_i_1_n_0\
    );
\ALU_Op_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \ALU_Op_r[3]_i_5_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \ALU_Op_r[3]_i_2_n_0\
    );
\ALU_Op_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFFFF10000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[3]_i_3_n_0\
    );
\ALU_Op_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \ALU_Op_r[3]_i_6_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[6]\,
      O => \ALU_Op_r[3]_i_4_n_0\
    );
\ALU_Op_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      O => \ALU_Op_r[3]_i_5_n_0\
    );
\ALU_Op_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \ALU_Op_r[3]_i_6_n_0\
    );
\ALU_Op_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ALU_Op_r[0]_i_1_n_0\,
      Q => ALU_Op_r(0)
    );
\ALU_Op_r_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[0]_i_3_n_0\,
      I1 => \ALU_Op_r[0]_i_4_n_0\,
      O => \ALU_Op_r_reg[0]_i_2_n_0\,
      S => \ISet_reg_n_0_[1]\
    );
\ALU_Op_r_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[0]_i_9_n_0\,
      I1 => \ALU_Op_r[0]_i_10_n_0\,
      O => \ALU_Op_r_reg[0]_i_5_n_0\,
      S => \IR_reg_n_0_[6]\
    );
\ALU_Op_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ALU_Op_r[1]_i_1_n_0\,
      Q => ALU_Op_r(1)
    );
\ALU_Op_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ALU_Op_r[2]_i_1_n_0\,
      Q => ALU_Op_r(2)
    );
\ALU_Op_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[2]_i_3_n_0\,
      I1 => \ALU_Op_r[2]_i_4_n_0\,
      O => \ALU_Op_r_reg[2]_i_2_n_0\,
      S => \ISet_reg_n_0_[1]\
    );
\ALU_Op_r_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[2]_i_9_n_0\,
      I1 => \ALU_Op_r[2]_i_10_n_0\,
      O => \ALU_Op_r_reg[2]_i_5_n_0\,
      S => \mcycle_reg_n_0_[6]\
    );
\ALU_Op_r_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[2]_i_11_n_0\,
      I1 => \ALU_Op_r[2]_i_12_n_0\,
      O => \ALU_Op_r_reg[2]_i_6_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\ALU_Op_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ALU_Op_r[3]_i_1_n_0\,
      Q => ALU_Op_r(3)
    );
\A[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Inc_WZ,
      I1 => data0(0),
      I2 => \A[6]_i_5_n_0\,
      O => \A[0]_i_5_n_0\
    );
\A[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(2),
      I1 => Inc_WZ,
      I2 => A0(10),
      I3 => \A[6]_i_5_n_0\,
      O => \A[10]_i_4_n_0\
    );
\A[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(3),
      I1 => Inc_WZ,
      I2 => A0(11),
      I3 => \A[6]_i_5_n_0\,
      O => \A[11]_i_4_n_0\
    );
\A[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(4),
      I1 => Inc_WZ,
      I2 => A0(12),
      I3 => \A[6]_i_5_n_0\,
      O => \A[12]_i_4_n_0\
    );
\A[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(5),
      I1 => Inc_WZ,
      I2 => A0(13),
      I3 => \A[6]_i_5_n_0\,
      O => \A[13]_i_4_n_0\
    );
\A[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(6),
      I1 => Inc_WZ,
      I2 => A0(14),
      I3 => \A[6]_i_5_n_0\,
      O => \A[14]_i_5_n_0\
    );
\A[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222A"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => tstate(1),
      I4 => tstate(2),
      I5 => \^busack_reg_0\,
      O => BTR_r
    );
\A[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \A[15]_i_12_n_0\,
      I1 => \A[15]_i_11_n_0\,
      O => \A[15]_i_10_n_0\
    );
\A[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => JumpXY,
      I1 => Jump,
      O => \A[15]_i_11_n_0\
    );
\A[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RstP,
      I1 => Call,
      O => \A[15]_i_12_n_0\
    );
\A[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040FF4000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \A[15]_i_18_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \A[15]_i_19_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => Inc_WZ
    );
\A[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \A_reg[15]_i_20_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[0]\,
      O => \A[15]_i_16_n_0\
    );
\A[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \A[15]_i_21_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \A[15]_i_17_n_0\
    );
\A[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[0]\,
      I5 => \IR_reg_n_0_[2]\,
      O => \A[15]_i_18_n_0\
    );
\A[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \A[15]_i_22_n_0\,
      I3 => \IR_reg_n_0_[0]\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \A[15]_i_19_n_0\
    );
\A[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_21_n_0\
    );
\A[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_22_n_0\
    );
\A[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B00"
    )
        port map (
      I0 => \TmpAddr[15]_i_12_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_23_n_0\
    );
\A[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400040004F004000"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \A[15]_i_25_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => i_reg_n_25,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_24_n_0\
    );
\A[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \^ir_reg[5]_0\(1),
      O => \A[15]_i_25_n_0\
    );
\A[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle[6]_i_8_n_0\,
      I2 => \A[15]_i_11_n_0\,
      I3 => \A[15]_i_12_n_0\,
      O => \A[15]_i_4_n_0\
    );
\A[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Set_Addr_To(0),
      I1 => Set_Addr_To(1),
      O => \A[15]_i_6_n_0\
    );
\A[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(7),
      I1 => Inc_WZ,
      I2 => A0(15),
      I3 => \A[6]_i_5_n_0\,
      O => \A[15]_i_8_n_0\
    );
\A[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(1),
      I1 => Inc_WZ,
      I2 => data0(1),
      O => \A[1]_i_3_n_0\
    );
\A[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(2),
      I1 => Inc_WZ,
      I2 => data0(2),
      O => \A[2]_i_4_n_0\
    );
\A[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data0(3),
      I1 => Inc_WZ,
      I2 => A0(3),
      I3 => \A[6]_i_5_n_0\,
      O => \A[3]_i_4_n_0\
    );
\A[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data0(4),
      I1 => Inc_WZ,
      I2 => A0(4),
      I3 => \A[6]_i_5_n_0\,
      O => \A[4]_i_4_n_0\
    );
\A[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(5),
      I1 => Inc_WZ,
      I2 => data0(5),
      O => \A[5]_i_4_n_0\
    );
\A[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(6),
      I1 => Inc_WZ,
      I2 => data0(6),
      O => \A[6]_i_4_n_0\
    );
\A[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => Set_Addr_To(1),
      I1 => Set_Addr_To(0),
      I2 => Set_Addr_To(2),
      O => \A[6]_i_5_n_0\
    );
\A[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data0(7),
      I1 => Inc_WZ,
      I2 => A0(7),
      I3 => \A[6]_i_5_n_0\,
      O => \A[7]_i_4_n_0\
    );
\A[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(0),
      I1 => Inc_WZ,
      I2 => A0(8),
      I3 => \A[6]_i_5_n_0\,
      O => \A[8]_i_4_n_0\
    );
\A[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \F_reg[7]_0\(1),
      I1 => Inc_WZ,
      I2 => A0(9),
      I3 => \A[6]_i_5_n_0\,
      O => \A[9]_i_5_n_0\
    );
\A_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_95,
      Q => \cpu_bus[addr]\(0)
    );
\A_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_85,
      Q => \cpu_bus[addr]\(10)
    );
\A_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_84,
      Q => \cpu_bus[addr]\(11)
    );
\A_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_83,
      Q => \cpu_bus[addr]\(12)
    );
\A_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_reg[8]_i_7_n_0\,
      CO(3) => \A_reg[12]_i_7_n_0\,
      CO(2) => \A_reg[12]_i_7_n_1\,
      CO(1) => \A_reg[12]_i_7_n_2\,
      CO(0) => \A_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A0(12 downto 9),
      S(3) => \TmpAddr_reg_n_0_[12]\,
      S(2) => \TmpAddr_reg_n_0_[11]\,
      S(1) => \TmpAddr_reg_n_0_[10]\,
      S(0) => \TmpAddr_reg_n_0_[9]\
    );
\A_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_82,
      Q => \cpu_bus[addr]\(13)
    );
\A_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_81,
      Q => \cpu_bus[addr]\(14)
    );
\A_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_80,
      Q => \cpu_bus[addr]\(15)
    );
\A_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_reg[12]_i_7_n_0\,
      CO(3 downto 2) => \NLW_A_reg[15]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \A_reg[15]_i_15_n_2\,
      CO(0) => \A_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_A_reg[15]_i_15_O_UNCONNECTED\(3),
      O(2 downto 0) => A0(15 downto 13),
      S(3) => '0',
      S(2) => \TmpAddr_reg_n_0_[15]\,
      S(1) => \TmpAddr_reg_n_0_[14]\,
      S(0) => \TmpAddr_reg_n_0_[13]\
    );
\A_reg[15]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \A[15]_i_23_n_0\,
      I1 => \A[15]_i_24_n_0\,
      O => \A_reg[15]_i_20_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\A_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \A[15]_i_16_n_0\,
      I1 => \A[15]_i_17_n_0\,
      O => Jump,
      S => \ISet_reg_n_0_[1]\
    );
\A_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_94,
      Q => \cpu_bus[addr]\(1)
    );
\A_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_93,
      Q => \^a_reg[6]_0\(0)
    );
\A_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_92,
      Q => \^a_reg[6]_0\(1)
    );
\A_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_91,
      Q => \^a_reg[6]_0\(2)
    );
\A_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A_reg[4]_i_7_n_0\,
      CO(2) => \A_reg[4]_i_7_n_1\,
      CO(1) => \A_reg[4]_i_7_n_2\,
      CO(0) => \A_reg[4]_i_7_n_3\,
      CYINIT => data0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A0(4 downto 1),
      S(3 downto 0) => data0(4 downto 1)
    );
\A_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_90,
      Q => \^a_reg[6]_0\(3)
    );
\A_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_89,
      Q => \^a_reg[6]_0\(4)
    );
\A_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_88,
      Q => \cpu_bus[addr]\(7)
    );
\A_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_87,
      Q => \cpu_bus[addr]\(8)
    );
\A_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_reg[4]_i_7_n_0\,
      CO(3) => \A_reg[8]_i_7_n_0\,
      CO(2) => \A_reg[8]_i_7_n_1\,
      CO(1) => \A_reg[8]_i_7_n_2\,
      CO(0) => \A_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A0(8 downto 5),
      S(3) => \TmpAddr_reg_n_0_[8]\,
      S(2 downto 0) => data0(7 downto 5)
    );
\A_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => BTR_r,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_86,
      Q => \cpu_bus[addr]\(9)
    );
Alternate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000100"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => Alternate_i_2_n_0,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => Alternate_reg_n_0,
      O => Alternate_i_1_n_0
    );
Alternate_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => Alternate_i_3_n_0,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => Alternate_i_2_n_0
    );
Alternate_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      O => Alternate_i_3_n_0
    );
Alternate_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => Alternate_i_1_n_0,
      Q => Alternate_reg_n_0
    );
\Ap[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222A"
    )
        port map (
      I0 => ExchangeAF,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => tstate(1),
      I4 => tstate(2),
      I5 => \^busack_reg_0\,
      O => Ap
    );
\Ap[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \Ap[7]_i_3_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => ExchangeAF
    );
\Ap[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \Ap[7]_i_3_n_0\
    );
\Ap_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[0]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[0]\
    );
\Ap_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[1]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[1]\
    );
\Ap_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[2]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[2]\
    );
\Ap_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[3]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[3]\
    );
\Ap_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[4]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[4]\
    );
\Ap_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[5]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[5]\
    );
\Ap_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[6]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[6]\
    );
\Ap_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \ACC_reg_n_0_[7]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \Ap_reg_n_0_[7]\
    );
Arith16_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => Arith16_r_i_2_n_0,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Arith16
    );
Arith16_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => Arith16_r_i_2_n_0
    );
Arith16_r_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => Arith16,
      Q => Arith16_r
    );
Auto_Wait_t1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088F8"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => iorq,
      I3 => Auto_Wait_t2,
      I4 => \tstate[6]_i_4_n_0\,
      O => Auto_Wait_t1
    );
Auto_Wait_t1_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => Auto_Wait_t1,
      Q => Auto_Wait_t1_reg_n_0
    );
Auto_Wait_t2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Auto_Wait_t1_reg_n_0,
      I1 => \tstate[6]_i_4_n_0\,
      O => Auto_Wait_t20
    );
Auto_Wait_t2_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => Auto_Wait_t20,
      Q => Auto_Wait_t2
    );
BTR_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => BTR_r_i_2_n_0,
      I1 => I_BT,
      I2 => No_BTR,
      I3 => BTR_r,
      I4 => BTR_r_reg_n_0,
      O => BTR_r_i_1_n_0
    );
BTR_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0FFFDFFF"
    )
        port map (
      I0 => \F[2]_i_10_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ISet_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => BTR_r_i_4_n_0,
      I5 => \IR_reg_n_0_[6]\,
      O => BTR_r_i_2_n_0
    );
BTR_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => i_reg_n_22,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => I_BT
    );
BTR_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => BTR_r_i_4_n_0
    );
BTR_r_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => BTR_r_i_1_n_0,
      Q => BTR_r_reg_n_0
    );
\BusA[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => Set_BusA_To(0),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(2),
      O => \BusA[7]_i_2_n_0\
    );
\BusA[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Set_BusA_To(1),
      I1 => Set_BusA_To(2),
      O => \BusA[7]_i_3_n_0\
    );
\BusA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(0),
      Q => \BusA_reg_n_0_[0]\,
      R => '0'
    );
\BusA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(1),
      Q => \BusA_reg_n_0_[1]\,
      R => '0'
    );
\BusA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(2),
      Q => \BusA_reg_n_0_[2]\,
      R => '0'
    );
\BusA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(3),
      Q => \BusA_reg_n_0_[3]\,
      R => '0'
    );
\BusA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(4),
      Q => \BusA_reg_n_0_[4]\,
      R => '0'
    );
\BusA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(5),
      Q => \BusA_reg_n_0_[5]\,
      R => '0'
    );
\BusA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(6),
      Q => \BusA_reg_n_0_[6]\,
      R => '0'
    );
\BusA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusA(7),
      Q => \BusA_reg_n_0_[7]\,
      R => '0'
    );
BusAck_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => BusReq_s,
      I2 => \mcycle[6]_i_3_n_0\,
      O => BusAck_i_1_n_0
    );
BusAck_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => BusAck_i_1_n_0,
      Q => \^busack_reg_0\
    );
BusAck_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => BusAck_rep_i_1_n_0,
      Q => \^busack_reg_rep_0\
    );
BusAck_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => BusReq_s,
      I2 => \mcycle[6]_i_3_n_0\,
      O => BusAck_rep_i_1_n_0
    );
\BusB[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAC0FAC"
    )
        port map (
      I0 => data4(0),
      I1 => \SP_reg_n_0_[0]\,
      I2 => Set_BusB_To(0),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[0]\,
      I5 => Set_BusB_To(2),
      O => \BusB[0]_i_2_n_0\
    );
\BusB[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(0),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[0]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[0]_i_3_n_0\
    );
\BusB[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(0),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[0]\,
      O => \BusB[0]_i_4_n_0\
    );
\BusB[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[1]\,
      I1 => Set_BusB_To(0),
      I2 => data4(1),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[1]\,
      I5 => Set_BusB_To(2),
      O => \BusB[1]_i_2_n_0\
    );
\BusB[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(1),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[1]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[1]_i_3_n_0\
    );
\BusB[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(1),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[1]\,
      O => \BusB[1]_i_4_n_0\
    );
\BusB[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[2]\,
      I1 => Set_BusB_To(0),
      I2 => data4(2),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[2]\,
      I5 => Set_BusB_To(2),
      O => \BusB[2]_i_2_n_0\
    );
\BusB[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(2),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[2]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[2]_i_3_n_0\
    );
\BusB[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(2),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[2]\,
      O => \BusB[2]_i_4_n_0\
    );
\BusB[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[3]\,
      I1 => Set_BusB_To(0),
      I2 => data4(3),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[3]\,
      I5 => Set_BusB_To(2),
      O => \BusB[3]_i_2_n_0\
    );
\BusB[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(3),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[3]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[3]_i_3_n_0\
    );
\BusB[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(3),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[3]\,
      O => \BusB[3]_i_4_n_0\
    );
\BusB[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[4]\,
      I1 => Set_BusB_To(0),
      I2 => data4(4),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[4]\,
      I5 => Set_BusB_To(2),
      O => \BusB[4]_i_2_n_0\
    );
\BusB[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(4),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[4]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[4]_i_3_n_0\
    );
\BusB[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(4),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[4]\,
      O => \BusB[4]_i_4_n_0\
    );
\BusB[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[5]\,
      I1 => Set_BusB_To(0),
      I2 => data4(5),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[5]\,
      I5 => Set_BusB_To(2),
      O => \BusB[5]_i_2_n_0\
    );
\BusB[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(5),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[5]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[5]_i_3_n_0\
    );
\BusB[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(5),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[5]\,
      O => \BusB[5]_i_4_n_0\
    );
\BusB[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[6]\,
      I1 => Set_BusB_To(0),
      I2 => data4(6),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[6]\,
      I5 => Set_BusB_To(2),
      O => \BusB[6]_i_2_n_0\
    );
\BusB[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(6),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[6]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[6]_i_3_n_0\
    );
\BusB[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(6),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[6]\,
      O => \BusB[6]_i_4_n_0\
    );
\BusB[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \BusB[7]_i_15_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \Read_To_Reg_r[4]_i_9_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \BusB[7]_i_10_n_0\
    );
\BusB[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \BusB[7]_i_16_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \BusB[7]_i_17_n_0\,
      O => \BusB[7]_i_11_n_0\
    );
\BusB[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => \BusB[7]_i_18_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \BusB[7]_i_12_n_0\
    );
\BusB[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEFFAE00"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_12_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \BusB_reg[7]_i_19_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \BusB[7]_i_13_n_0\
    );
\BusB[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => i_reg_n_24,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \BusB[7]_i_21_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \BusB[7]_i_22_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \BusB[7]_i_14_n_0\
    );
\BusB[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800080"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycles[1]_i_10_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \BusB[7]_i_23_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \BusB[7]_i_15_n_0\
    );
\BusB[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \BusB[7]_i_24_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \BusB[7]_i_25_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \BusB[7]_i_26_n_0\,
      O => \BusB[7]_i_16_n_0\
    );
\BusB[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \BusB[7]_i_27_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \BusB[7]_i_28_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \BusB[7]_i_17_n_0\
    );
\BusB[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454040404A4A4A4A"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \BusB[7]_i_29_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_18_n_0\
    );
\BusB[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[7]\,
      I1 => Set_BusB_To(0),
      I2 => data4(7),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[7]\,
      I5 => Set_BusB_To(2),
      O => \BusB[7]_i_2_n_0\
    );
\BusB[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F20202F202020"
    )
        port map (
      I0 => \mcycles[1]_i_10_n_0\,
      I1 => mcycle,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \TmpAddr[15]_i_12_n_0\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => \BusB[7]_i_21_n_0\
    );
\BusB[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      O => \BusB[7]_i_22_n_0\
    );
\BusB[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FCF00800F80"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \mcycles[1]_i_10_n_0\,
      I2 => \IR_reg_n_0_[0]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \BusB[7]_i_32_n_0\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \BusB[7]_i_23_n_0\
    );
\BusB[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \BusB[7]_i_33_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \BusB[7]_i_34_n_0\,
      O => \BusB[7]_i_24_n_0\
    );
\BusB[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A2000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(0),
      I5 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_25_n_0\
    );
\BusB[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_26_n_0\
    );
\BusB[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \BusB[7]_i_35_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \Read_To_Reg_r[3]_i_13_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \BusB[7]_i_36_n_0\,
      O => \BusB[7]_i_27_n_0\
    );
\BusB[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002023202"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_28_n_0\
    );
\BusB[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B888B8B8B8"
    )
        port map (
      I0 => \BusB[7]_i_37_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(2),
      I5 => \mcycle_reg_n_0_[2]\,
      O => \BusB[7]_i_29_n_0\
    );
\BusB[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(7),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[7]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[7]_i_3_n_0\
    );
\BusB[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003000020000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => NMICycle_reg_n_0,
      I5 => mcycle,
      O => \BusB[7]_i_30_n_0\
    );
\BusB[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg_n_0_[2]\,
      O => \BusB[7]_i_31_n_0\
    );
\BusB[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(2),
      O => \BusB[7]_i_32_n_0\
    );
\BusB[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0000004AAAA"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(0),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \BusB[7]_i_33_n_0\
    );
\BusB[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => i_reg_n_25,
      I2 => \mcycle_reg[1]_rep_n_0\,
      O => \BusB[7]_i_34_n_0\
    );
\BusB[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      O => \BusB[7]_i_35_n_0\
    );
\BusB[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \BusB[7]_i_36_n_0\
    );
\BusB[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003332000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \BusB[7]_i_37_n_0\
    );
\BusB[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => \F_reg[7]_0\(7),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[7]\,
      O => \BusB[7]_i_5_n_0\
    );
\BusB[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(2),
      O => \BusB[7]_i_6_n_0\
    );
\BusB[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050040004"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \BusB[7]_i_13_n_0\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \BusB[7]_i_14_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \BusB[7]_i_9_n_0\
    );
\BusB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(0),
      Q => \BusB_reg_n_0_[0]\,
      R => '0'
    );
\BusB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(1),
      Q => \BusB_reg_n_0_[1]\,
      R => '0'
    );
\BusB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(2),
      Q => \BusB_reg_n_0_[2]\,
      R => '0'
    );
\BusB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(3),
      Q => \BusB_reg_n_0_[3]\,
      R => '0'
    );
\BusB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(4),
      Q => \BusB_reg_n_0_[4]\,
      R => '0'
    );
\BusB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(5),
      Q => \BusB_reg_n_0_[5]\,
      R => '0'
    );
\BusB_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(6),
      Q => \BusB_reg_n_0_[6]\,
      R => '0'
    );
\BusB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => BusB(7),
      Q => \BusB_reg_n_0_[7]\,
      R => '0'
    );
\BusB_reg[7]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BusB[7]_i_30_n_0\,
      I1 => \BusB[7]_i_31_n_0\,
      O => \BusB_reg[7]_i_19_n_0\,
      S => \IR_reg_n_0_[0]\
    );
\BusB_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BusB[7]_i_9_n_0\,
      I1 => \BusB[7]_i_10_n_0\,
      O => Set_BusB_To(3),
      S => \ISet_reg_n_0_[1]\
    );
\BusB_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BusB[7]_i_11_n_0\,
      I1 => \BusB[7]_i_12_n_0\,
      O => Set_BusB_To(0),
      S => \ISet_reg_n_0_[1]\
    );
BusReq_s_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => BusReq_s_reg_0(0),
      Q => BusReq_s
    );
\F[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEE20202022"
    )
        port map (
      I0 => \F[0]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[0]_i_3_n_0\,
      I3 => Save_ALU_r_i_5_n_0,
      I4 => \F[0]_i_4_n_0\,
      I5 => \F_reg_n_0_[0]\,
      O => \F[0]_i_1_n_0\
    );
\F[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF23FF00FC20"
    )
        port map (
      I0 => \i_alu/p_3_in\,
      I1 => ALU_Op_r(1),
      I2 => ALU_Op_r(2),
      I3 => \F_reg_n_0_[0]\,
      I4 => ALU_Op_r(0),
      I5 => \i_alu/F_Out5_out\(0),
      O => \F[0]_i_10_n_0\
    );
\F[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg_n_0_[1]\,
      O => \F[0]_i_11_n_0\
    );
\F[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => \i_alu/DAA_Q13_out\,
      I1 => \i_alu/DAA_Q__1\(7),
      I2 => \i_alu/DAA_Q__1\(5),
      I3 => \i_alu/DAA_Q__1\(6),
      I4 => \F_reg_n_0_[1]\,
      I5 => \F[0]_i_14_n_0\,
      O => \i_alu/p_3_in\
    );
\F[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \BusA_reg_n_0_[0]\,
      I2 => \BusA_reg_n_0_[7]\,
      O => \i_alu/F_Out5_out\(0)
    );
\F[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8880"
    )
        port map (
      I0 => \i_alu/DAA_Q0\(8),
      I1 => \i_alu/DAA_Q\(7),
      I2 => \i_alu/DAA_Q\(6),
      I3 => \i_alu/DAA_Q\(5),
      I4 => \i_alu/DAA_Q\(8),
      I5 => \F_reg_n_0_[0]\,
      O => \F[0]_i_14_n_0\
    );
\F[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => i_reg_n_77,
      I1 => \F[6]_i_2_n_0\,
      I2 => \F_reg[0]_i_5_n_0\,
      I3 => PreserveC_r,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[0]_i_6_n_0\,
      O => \F[0]_i_2_n_0\
    );
\F[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABFFAB"
    )
        port map (
      I0 => \F[6]_i_2_n_0\,
      I1 => PreserveC_r,
      I2 => \F[5]_i_4_n_0\,
      I3 => ExchangeAF,
      I4 => \IR[7]_i_3_n_0\,
      O => \F[0]_i_3_n_0\
    );
\F[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555455"
    )
        port map (
      I0 => I_SCF,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \F[0]_i_8_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \F[0]_i_4_n_0\
    );
\F[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0DD"
    )
        port map (
      I0 => \F_reg_n_0_[0]\,
      I1 => I_SCF,
      I2 => Fp(0),
      I3 => ExchangeAF,
      O => \F[0]_i_6_n_0\
    );
\F[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \F[0]_i_11_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => I_SCF
    );
\F[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \F[0]_i_8_n_0\
    );
\F[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05058F008F008A8A"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(0),
      I2 => ALU_Op_r(2),
      I3 => \BusB_reg_n_0_[7]\,
      I4 => \i_alu/Carry_In\,
      I5 => \BusA_reg_n_0_[7]\,
      O => \F[0]_i_9_n_0\
    );
\F[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[1]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[4]_i_3_n_0\,
      I4 => \F[7]_i_4_n_0\,
      I5 => \F_reg_n_0_[1]\,
      O => \F[1]_i_1_n_0\
    );
\F[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA3FAA00AA00"
    )
        port map (
      I0 => i_reg_n_76,
      I1 => \tstate[6]_i_4_n_0\,
      I2 => I_INRC,
      I3 => \F[6]_i_2_n_0\,
      I4 => \F[5]_i_6_n_0\,
      I5 => \F[1]_i_3_n_0\,
      O => \F[1]_i_2_n_0\
    );
\F[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5140FFFF51400000"
    )
        port map (
      I0 => \ACC[7]_i_5_n_0\,
      I1 => ExchangeAF,
      I2 => Fp(1),
      I3 => \F[0]_i_4_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[1]_i_4_n_0\,
      O => \F[1]_i_3_n_0\
    );
\F[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0B0080"
    )
        port map (
      I0 => \F_reg_n_0_[1]\,
      I1 => ALU_Op_r(3),
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      O => \F[1]_i_4_n_0\
    );
\F[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A880000"
    )
        port map (
      I0 => \F[2]_i_2_n_0\,
      I1 => \F[2]_i_3_n_0\,
      I2 => \F[2]_i_4_n_0\,
      I3 => \F[2]_i_5_n_0\,
      I4 => \F[2]_i_6_n_0\,
      I5 => \F_reg_n_0_[2]\,
      O => \F[2]_i_1_n_0\
    );
\F[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \F[2]_i_10_n_0\
    );
\F[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \F_reg[7]_0\(6),
      I1 => \F_reg[7]_0\(7),
      I2 => \F_reg[7]_0\(4),
      I3 => \F_reg[7]_0\(5),
      O => \F[2]_i_11_n_0\
    );
\F[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \F_reg_n_0_[2]\,
      I1 => Arith16_r,
      I2 => \F[2]_i_14_n_0\,
      I3 => \F[2]_i_15_n_0\,
      O => \F[2]_i_12_n_0\
    );
\F[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \F[2]_i_16_n_0\,
      I1 => \F_reg_n_0_[2]\,
      I2 => IncDecZ_i_11_n_0,
      I3 => \F[2]_i_17_n_0\,
      I4 => \F[2]_i_18_n_0\,
      I5 => \i_alu/F_Out5_out\(2),
      O => \F[2]_i_13_n_0\
    );
\F[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020000042244224"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      I1 => \i_alu/Carry_In\,
      I2 => ALU_Op_r(1),
      I3 => \BusB_reg_n_0_[7]\,
      I4 => ALU_Op_r(0),
      I5 => ALU_Op_r(2),
      O => \F[2]_i_14_n_0\
    );
\F[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => \F[2]_i_20_n_0\,
      I1 => \i_alu/Q_t\(6),
      I2 => \i_alu/Q_t\(7),
      I3 => \i_alu/Q_t\(4),
      I4 => \i_alu/Q_t\(5),
      I5 => \F[2]_i_21_n_0\,
      O => \F[2]_i_15_n_0\
    );
\F[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8F3B8C0B8C0B8F3"
    )
        port map (
      I0 => \F_reg_n_0_[2]\,
      I1 => ALU_Op_r(1),
      I2 => \F[2]_i_22_n_0\,
      I3 => ALU_Op_r(0),
      I4 => \i_alu/p_3_in\,
      I5 => \F[2]_i_23_n_0\,
      O => \F[2]_i_16_n_0\
    );
\F[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110111"
    )
        port map (
      I0 => \F[2]_i_24_n_0\,
      I1 => \F[2]_i_25_n_0\,
      I2 => \i_alu/BitMask\(3),
      I3 => \BusB_reg_n_0_[3]\,
      I4 => \RegAddrB_r[2]_i_10_0\,
      I5 => \BusB_reg_n_0_[2]\,
      O => \F[2]_i_17_n_0\
    );
\F[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ALU_Op_r(2),
      I1 => ALU_Op_r(0),
      I2 => ALU_Op_r(1),
      O => \F[2]_i_18_n_0\
    );
\F[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
        port map (
      I0 => \F[2]_i_27_n_0\,
      I1 => \F[2]_i_28_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \F_reg_n_0_[2]\,
      O => \i_alu/F_Out5_out\(2)
    );
\F[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reg_n_75,
      I1 => \F[6]_i_2_n_0\,
      O => \F[2]_i_2_n_0\
    );
\F[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i_alu/Q_t\(2),
      I1 => \i_alu/Q_t\(3),
      I2 => \i_alu/Q_t\(0),
      I3 => \i_alu/Q_t\(1),
      O => \F[2]_i_20_n_0\
    );
\F[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B3"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(2),
      I2 => ALU_Op_r(0),
      O => \F[2]_i_21_n_0\
    );
\F[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => \BusA_reg_n_0_[7]\,
      I3 => \BusA_reg_n_0_[6]\,
      I4 => \F[2]_i_29_n_0\,
      O => \F[2]_i_22_n_0\
    );
\F[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \i_alu/p_10_in\,
      I1 => i_reg_n_58,
      I2 => \F[2]_i_30_n_0\,
      I3 => \F[2]_i_31_n_0\,
      I4 => \i_alu/p_9_in\,
      I5 => i_reg_n_57,
      O => \F[2]_i_23_n_0\
    );
\F[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0008000"
    )
        port map (
      I0 => \BusB_reg_n_0_[7]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \BusB_reg_n_0_[6]\,
      I5 => \F[2]_i_32_n_0\,
      O => \F[2]_i_24_n_0\
    );
\F[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00230020"
    )
        port map (
      I0 => \BusB_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \BusB_reg_n_0_[0]\,
      O => \F[2]_i_25_n_0\
    );
\F[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      O => \i_alu/BitMask\(3)
    );
\F[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"693C69C396C3963C"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      I1 => i_reg_n_53,
      I2 => \BusA_reg_n_0_[5]\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \BusA_reg_n_0_[3]\,
      I5 => i_reg_n_51,
      O => \F[2]_i_27_n_0\
    );
\F[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69965AA56996A55A"
    )
        port map (
      I0 => i_reg_n_62,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => i_reg_n_61,
      I3 => \BusA_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \BusA_reg_n_0_[0]\,
      O => \F[2]_i_28_n_0\
    );
\F[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \BusB_reg_n_0_[6]\,
      I1 => ALU_Op_r(0),
      I2 => \BusB_reg_n_0_[2]\,
      I3 => i_reg_n_41,
      I4 => i_reg_n_59,
      I5 => i_reg_n_44,
      O => \F[2]_i_29_n_0\
    );
\F[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \F[6]_i_2_n_0\,
      I1 => \F[2]_i_5_n_0\,
      I2 => IncDecZ_reg_n_0,
      O => \F[2]_i_3_n_0\
    );
\F[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC5A335A335ACC5A"
    )
        port map (
      I0 => i_reg_n_55,
      I1 => \i_alu/DAA_Q0_in\(7),
      I2 => IncDecZ_i_24_n_0,
      I3 => \F_reg_n_0_[1]\,
      I4 => \i_alu/DAA_Q__1\(6),
      I5 => i_reg_n_56,
      O => \F[2]_i_30_n_0\
    );
\F[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \i_alu/DAA_Q__0\(1),
      I1 => \i_alu/DAA_Q11_out\,
      I2 => \i_alu/DAA_Q0\(1),
      I3 => \F_reg_n_0_[1]\,
      I4 => \i_alu/DAA_Q__1\(1),
      I5 => i_reg_n_60,
      O => \F[2]_i_31_n_0\
    );
\F[2]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \BusB_reg_n_0_[5]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \BusB_reg_n_0_[4]\,
      O => \F[2]_i_32_n_0\
    );
\F[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF808080BF80BFBF"
    )
        port map (
      I0 => \F[2]_i_7_n_0\,
      I1 => I_INRC,
      I2 => \tstate[6]_i_4_n_0\,
      I3 => \F[2]_i_8_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F_reg[2]_i_9_n_0\,
      O => \F[2]_i_4_n_0\
    );
\F[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFFFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \F[2]_i_10_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => I_BT,
      O => \F[2]_i_5_n_0\
    );
\F[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8FFFFF"
    )
        port map (
      I0 => I_INRC,
      I1 => \tstate[6]_i_4_n_0\,
      I2 => \F[4]_i_3_n_0\,
      I3 => \F[6]_i_2_n_0\,
      I4 => \F[2]_i_5_n_0\,
      I5 => \^busack_reg_0\,
      O => \F[2]_i_6_n_0\
    );
\F[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \F_reg[7]_0\(1),
      I1 => \F_reg[7]_0\(0),
      I2 => \F_reg[7]_0\(3),
      I3 => \F_reg[7]_0\(2),
      I4 => \F[2]_i_11_n_0\,
      O => \F[2]_i_7_n_0\
    );
\F[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_5_in(1),
      I1 => \ACC[7]_i_5_n_0\,
      I2 => Fp(2),
      O => \F[2]_i_8_n_0\
    );
\F[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[3]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[5]_i_4_n_0\,
      I4 => \F[5]_i_5_n_0\,
      I5 => \F_reg_n_0_[3]\,
      O => \F[3]_i_1_n_0\
    );
\F[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => i_reg_n_74,
      I1 => \F[6]_i_2_n_0\,
      I2 => ALU_Q(3),
      I3 => \F[5]_i_6_n_0\,
      I4 => \F[3]_i_3_n_0\,
      O => \F[3]_i_2_n_0\
    );
\F[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => Fp(3),
      I1 => ExchangeAF,
      I2 => \ACC_reg_n_0_[3]\,
      I3 => \F[0]_i_4_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[3]_i_4_n_0\,
      O => \F[3]_i_3_n_0\
    );
\F[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F_reg[3]_i_5_n_0\,
      I1 => ALU_Op_r(3),
      I2 => \BusB_reg_n_0_[3]\,
      I3 => \F[5]_i_11_n_0\,
      I4 => \i_alu/Q_t\(3),
      O => \F[3]_i_4_n_0\
    );
\F[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \BusB_reg_n_0_[3]\,
      I4 => \F[2]_i_18_n_0\,
      I5 => i_reg_n_43,
      O => \F[3]_i_6_n_0\
    );
\F[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => i_reg_n_41,
      I1 => \i_alu/p_9_in\,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[3]\,
      O => \F[3]_i_7_n_0\
    );
\F[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[4]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[4]_i_3_n_0\,
      I4 => \F[7]_i_4_n_0\,
      I5 => \F_reg_n_0_[4]\,
      O => \F[4]_i_1_n_0\
    );
\F[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA3FAA00AA00"
    )
        port map (
      I0 => i_reg_n_73,
      I1 => \tstate[6]_i_4_n_0\,
      I2 => I_INRC,
      I3 => \F[6]_i_2_n_0\,
      I4 => \F[5]_i_6_n_0\,
      I5 => \F_reg[4]_i_4_n_0\,
      O => \F[4]_i_2_n_0\
    );
\F[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => \F[5]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => ExchangeAF,
      I3 => \IR[7]_i_3_n_0\,
      O => \F[4]_i_3_n_0\
    );
\F[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8B8BB88BB8B8"
    )
        port map (
      I0 => \F[4]_i_7_n_0\,
      I1 => ALU_Op_r(3),
      I2 => ALU_Op_r(1),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(2),
      I5 => \i_alu/p_0_in\,
      O => \F[4]_i_5_n_0\
    );
\F[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF400F4"
    )
        port map (
      I0 => I_SCF,
      I1 => \F_reg_n_0_[0]\,
      I2 => \F[0]_i_4_n_0\,
      I3 => ExchangeAF,
      I4 => Fp(4),
      I5 => \ACC[7]_i_5_n_0\,
      O => \F[4]_i_6_n_0\
    );
\F[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACF0AC0"
    )
        port map (
      I0 => \F[4]_i_8_n_0\,
      I1 => \F_reg_n_0_[4]\,
      I2 => ALU_Op_r(1),
      I3 => ALU_Op_r(2),
      I4 => ALU_Op_r(0),
      O => \F[4]_i_7_n_0\
    );
\F[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000222CCC0"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      I4 => \F_reg_n_0_[1]\,
      I5 => ALU_Op_r(0),
      O => \F[4]_i_8_n_0\
    );
\F[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[5]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[5]_i_4_n_0\,
      I4 => \F[5]_i_5_n_0\,
      I5 => \F_reg_n_0_[5]\,
      O => \F[5]_i_1_n_0\
    );
\F[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(0),
      I2 => ALU_Op_r(2),
      O => \F[5]_i_11_n_0\
    );
\F[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \BusB_reg_n_0_[5]\,
      I4 => \F[2]_i_18_n_0\,
      I5 => i_reg_n_51,
      O => \F[5]_i_12_n_0\
    );
\F[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \i_alu/p_10_in\,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[5]\,
      O => \F[5]_i_13_n_0\
    );
\F[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => i_reg_n_71,
      I1 => \F[6]_i_2_n_0\,
      I2 => ALU_Q(1),
      I3 => \F[5]_i_6_n_0\,
      I4 => \F[5]_i_7_n_0\,
      O => \F[5]_i_2_n_0\
    );
\F[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEFFEEEEEEEE"
    )
        port map (
      I0 => \F[5]_i_6_n_0\,
      I1 => \F[6]_i_2_n_0\,
      I2 => I_CPL,
      I3 => \F[0]_i_4_n_0\,
      I4 => \IR[7]_i_3_n_0\,
      I5 => \tstate[6]_i_4_n_0\,
      O => \F[5]_i_3_n_0\
    );
\F[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB0BBBBBB"
    )
        port map (
      I0 => \mcycle[6]_i_9_n_0\,
      I1 => Save_ALU_r_reg_n_0,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(3),
      I5 => ALU_Op_r(1),
      O => \F[5]_i_4_n_0\
    );
\F[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => ExchangeAF,
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \F[5]_i_5_n_0\
    );
\F[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => I_BT,
      I1 => tstate(1),
      O => \F[5]_i_6_n_0\
    );
\F[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => Fp(5),
      I1 => ExchangeAF,
      I2 => \ACC_reg_n_0_[5]\,
      I3 => \F[0]_i_4_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[5]_i_9_n_0\,
      O => \F[5]_i_7_n_0\
    );
\F[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => i_reg_n_23,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => I_CPL
    );
\F[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F_reg[5]_i_10_n_0\,
      I1 => ALU_Op_r(3),
      I2 => \BusB_reg_n_0_[5]\,
      I3 => \F[5]_i_11_n_0\,
      I4 => \i_alu/Q_t\(5),
      O => \F[5]_i_9_n_0\
    );
\F[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => i_reg_n_70,
      I1 => \F[6]_i_2_n_0\,
      I2 => \F[6]_i_3_n_0\,
      I3 => \F[7]_i_5_n_0\,
      I4 => \F_reg_n_0_[6]\,
      O => \F[6]_i_1_n_0\
    );
\F[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Read_To_Reg_r(0),
      I1 => i_reg_n_18,
      I2 => Read_To_Reg_r(2),
      I3 => Read_To_Reg_r(3),
      I4 => Read_To_Reg_r(1),
      O => \F[6]_i_2_n_0\
    );
\F[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080BFBFBF80"
    )
        port map (
      I0 => \F[6]_i_4_n_0\,
      I1 => I_INRC,
      I2 => \tstate[6]_i_4_n_0\,
      I3 => \F[5]_i_4_n_0\,
      I4 => IncDecZ_i_3_n_0,
      I5 => \F[6]_i_6_n_0\,
      O => \F[6]_i_3_n_0\
    );
\F[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \F_reg[7]_0\(7),
      I1 => \F_reg[7]_0\(6),
      I2 => \F_reg[7]_0\(1),
      I3 => \F_reg[7]_0\(0),
      I4 => \F[6]_i_7_n_0\,
      O => \F[6]_i_4_n_0\
    );
\F[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \F[7]_i_6_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => I_INRC
    );
\F[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EF0000"
    )
        port map (
      I0 => \F[6]_i_8_n_0\,
      I1 => p_2_in(7),
      I2 => \ACC[7]_i_5_n_0\,
      I3 => Fp(6),
      I4 => \F[5]_i_4_n_0\,
      O => \F[6]_i_6_n_0\
    );
\F[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \F_reg[7]_0\(2),
      I1 => \F_reg[7]_0\(3),
      I2 => \F_reg[7]_0\(4),
      I3 => \F_reg[7]_0\(5),
      O => \F[6]_i_7_n_0\
    );
\F[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \I_reg_n_0_[2]\,
      I1 => \I_reg_n_0_[1]\,
      I2 => \I_reg_n_0_[3]\,
      I3 => \F[6]_i_9_n_0\,
      O => \F[6]_i_8_n_0\
    );
\F[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \I_reg_n_0_[5]\,
      I1 => \I_reg_n_0_[6]\,
      I2 => \I_reg_n_0_[0]\,
      I3 => \I_reg_n_0_[4]\,
      O => \F[6]_i_9_n_0\
    );
\F[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => \F[7]_i_2_n_0\,
      I1 => \F[7]_i_3_n_0\,
      I2 => \F_reg[7]_0\(7),
      I3 => \F[7]_i_4_n_0\,
      I4 => \F[7]_i_5_n_0\,
      I5 => \F_reg_n_0_[7]\,
      O => \F[7]_i_1_n_0\
    );
\F[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i_alu/p_5_in\,
      I1 => \F[2]_i_18_n_0\,
      I2 => i_reg_n_53,
      I3 => \ISet_reg_n_0_[0]\,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => \F_reg_n_0_[7]\,
      O => \F[7]_i_11_n_0\
    );
\F[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      I1 => i_reg_n_52,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[7]\,
      O => \F[7]_i_12_n_0\
    );
\F[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \BusB_reg_n_0_[7]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      O => \i_alu/p_5_in\
    );
\F[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reg_n_69,
      I1 => \F[6]_i_2_n_0\,
      O => \F[7]_i_2_n_0\
    );
\F[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \F[6]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \F[7]_i_6_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \tstate[6]_i_4_n_0\,
      I5 => \F[7]_i_7_n_0\,
      O => \F[7]_i_3_n_0\
    );
\F[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ISet_reg_n_0_[1]\,
      I1 => \F[7]_i_6_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \tstate[6]_i_4_n_0\,
      O => \F[7]_i_4_n_0\
    );
\F[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545454545454545"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \F[6]_i_2_n_0\,
      I2 => \F[4]_i_3_n_0\,
      I3 => \tstate[6]_i_4_n_0\,
      I4 => \F[7]_i_8_n_0\,
      I5 => \ISet_reg_n_0_[1]\,
      O => \F[7]_i_5_n_0\
    );
\F[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \F[7]_i_6_n_0\
    );
\F[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => \F[7]_i_9_n_0\,
      I1 => p_2_in(7),
      I2 => \ACC[7]_i_5_n_0\,
      I3 => Fp(7),
      I4 => \F[5]_i_4_n_0\,
      O => \F[7]_i_7_n_0\
    );
\F[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => iorq_n_inv_i_7_n_0,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \F[7]_i_8_n_0\
    );
\F[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F_reg[7]_i_10_n_0\,
      I1 => ALU_Op_r(3),
      I2 => \F_reg_n_0_[7]\,
      I3 => Arith16_r,
      I4 => \i_alu/Q_t\(7),
      O => \F[7]_i_9_n_0\
    );
\F_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[0]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[0]\
    );
\F_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[0]_i_9_n_0\,
      I1 => \F[0]_i_10_n_0\,
      O => \F_reg[0]_i_5_n_0\,
      S => ALU_Op_r(3)
    );
\F_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[1]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[1]\
    );
\F_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[2]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[2]\
    );
\F_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[2]_i_12_n_0\,
      I1 => \F[2]_i_13_n_0\,
      O => \F_reg[2]_i_9_n_0\,
      S => ALU_Op_r(3)
    );
\F_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[3]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[3]\
    );
\F_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[3]_i_6_n_0\,
      I1 => \F[3]_i_7_n_0\,
      O => \F_reg[3]_i_5_n_0\,
      S => IncDecZ_i_11_n_0
    );
\F_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[4]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[4]\
    );
\F_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[4]_i_5_n_0\,
      I1 => \F[4]_i_6_n_0\,
      O => \F_reg[4]_i_4_n_0\,
      S => \F[5]_i_4_n_0\
    );
\F_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[5]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[5]\
    );
\F_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[5]_i_12_n_0\,
      I1 => \F[5]_i_13_n_0\,
      O => \F_reg[5]_i_10_n_0\,
      S => IncDecZ_i_11_n_0
    );
\F_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[6]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[6]\
    );
\F_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => \F[7]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \F_reg_n_0_[7]\
    );
\F_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[7]_i_11_n_0\,
      I1 => \F[7]_i_12_n_0\,
      O => \F_reg[7]_i_10_n_0\,
      S => IncDecZ_i_11_n_0
    );
\Fp_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[0]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(0)
    );
\Fp_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[1]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(1)
    );
\Fp_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[2]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(2)
    );
\Fp_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[3]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(3)
    );
\Fp_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[4]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(4)
    );
\Fp_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[5]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(5)
    );
\Fp_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[6]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(6)
    );
\Fp_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => Ap,
      D => \F_reg_n_0_[7]\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => Fp(7)
    );
Halt_FF_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => Halt_FF,
      I2 => Halt_FF_reg_n_0,
      O => Halt_FF_i_1_n_0
    );
Halt_FF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A2A00000000"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => BusReq_s,
      I2 => \^busack_reg_rep_0\,
      I3 => cpu_wait,
      I4 => tstate(2),
      I5 => Halt,
      O => Halt_FF
    );
Halt_FF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => Halt_FF_i_4_n_0,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \ISet_reg_n_0_[1]\,
      O => Halt
    );
Halt_FF_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => Halt_FF_i_4_n_0
    );
Halt_FF_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => Halt_FF_i_1_n_0,
      Q => Halt_FF_reg_n_0
    );
\IR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[0]_i_1_n_0\
    );
\IR[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[0]_rep_i_1_n_0\
    );
\IR[0]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[0]_rep_i_1__0_n_0\
    );
\IR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(1),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[1]_i_1_n_0\
    );
\IR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(2),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[2]_i_1_n_0\
    );
\IR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(3),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[3]_i_1_n_0\
    );
\IR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(4),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[4]_i_1_n_0\
    );
\IR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(5),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[5]_i_1_n_0\
    );
\IR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(6),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[6]_i_1_n_0\
    );
\IR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \ISet_reg_n_0_[1]\,
      I3 => \IR[7]_i_3_n_0\,
      I4 => \IR[7]_i_4_n_0\,
      I5 => \^busack_reg_0\,
      O => IR
    );
\IR[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^d\(7),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[7]_i_2_n_0\
    );
\IR[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \tstate_reg_n_0_[3]\,
      I2 => tstate(1),
      I3 => tstate(2),
      O => \IR[7]_i_3_n_0\
    );
\IR[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cpu_wait,
      I1 => tstate(2),
      O => \IR[7]_i_4_n_0\
    );
\IR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[0]_i_1_n_0\,
      Q => \IR_reg_n_0_[0]\
    );
\IR_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[0]_rep_i_1_n_0\,
      Q => \IR_reg[0]_rep_n_0\
    );
\IR_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[0]_rep_i_1__0_n_0\,
      Q => \IR_reg[0]_rep__0_n_0\
    );
\IR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[1]_i_1_n_0\,
      Q => \IR_reg_n_0_[1]\
    );
\IR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[2]_i_1_n_0\,
      Q => \IR_reg_n_0_[2]\
    );
\IR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[3]_i_1_n_0\,
      Q => \^ir_reg[5]_0\(0)
    );
\IR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[4]_i_1_n_0\,
      Q => \^ir_reg[5]_0\(1)
    );
\IR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[5]_i_1_n_0\,
      Q => \^ir_reg[5]_0\(2)
    );
\IR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[6]_i_1_n_0\,
      Q => \IR_reg_n_0_[6]\
    );
\IR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => IR,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \IR[7]_i_2_n_0\,
      Q => \IR_reg_n_0_[7]\
    );
\ISet[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => Prefix(1),
      I1 => \IR[7]_i_3_n_0\,
      I2 => Prefix(0),
      I3 => ISet,
      I4 => \ISet_reg_n_0_[0]\,
      O => \ISet[0]_i_1_n_0\
    );
\ISet[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => Prefix(1),
      I1 => \IR[7]_i_3_n_0\,
      I2 => Prefix(0),
      I3 => ISet,
      I4 => \ISet_reg_n_0_[1]\,
      O => \ISet[1]_i_1_n_0\
    );
\ISet[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \ISet[1]_i_5_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Prefix(1)
    );
\ISet[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \ISet[1]_i_6_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Prefix(0)
    );
\ISet[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F000F200F0"
    )
        port map (
      I0 => Prefix(0),
      I1 => Prefix(1),
      I2 => XY_Ind_i_2_n_0,
      I3 => \^busack_reg_0\,
      I4 => \mcycle_reg_n_0_[5]\,
      I5 => \IR[7]_i_3_n_0\,
      O => ISet
    );
\ISet[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \ISet[1]_i_5_n_0\
    );
\ISet[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040080008000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(2),
      I5 => \IR_reg_n_0_[1]\,
      O => \ISet[1]_i_6_n_0\
    );
\ISet_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ISet[0]_i_1_n_0\,
      Q => \ISet_reg_n_0_[0]\
    );
\ISet_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ISet[1]_i_1_n_0\,
      Q => \ISet_reg_n_0_[1]\
    );
\I[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \I[7]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \^busack_reg_0\,
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \I[7]_i_3_n_0\,
      I5 => \I[7]_i_4_n_0\,
      O => I
    );
\I[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \I[7]_i_2_n_0\
    );
\I[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \I[7]_i_5_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => \I[7]_i_3_n_0\
    );
\I[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \I[7]_i_6_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => \I[7]_i_4_n_0\
    );
\I[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \I[7]_i_5_n_0\
    );
\I[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \I[7]_i_6_n_0\
    );
\I_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[0]\,
      Q => \I_reg_n_0_[0]\
    );
\I_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[1]\,
      Q => \I_reg_n_0_[1]\
    );
\I_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[2]\,
      Q => \I_reg_n_0_[2]\
    );
\I_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[3]\,
      Q => \I_reg_n_0_[3]\
    );
\I_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[4]\,
      Q => \I_reg_n_0_[4]\
    );
\I_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[5]\,
      Q => \I_reg_n_0_[5]\
    );
\I_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[6]\,
      Q => \I_reg_n_0_[6]\
    );
\I_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => I,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \ACC_reg_n_0_[7]\,
      Q => p_2_in(7)
    );
IncDecZ_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \tstate_reg_n_0_[3]\,
      O => IncDecZ_i_10_n_0
    );
IncDecZ_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(2),
      O => IncDecZ_i_11_n_0
    );
IncDecZ_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \F[2]_i_17_n_0\,
      I1 => \F[2]_i_18_n_0\,
      I2 => IncDecZ_i_16_n_0,
      I3 => IncDecZ_i_17_n_0,
      I4 => IncDecZ_i_18_n_0,
      I5 => \F_reg_n_0_[6]\,
      O => IncDecZ_i_12_n_0
    );
IncDecZ_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => IncDecZ_i_19_n_0,
      I1 => IncDecZ_i_20_n_0,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[6]\,
      O => IncDecZ_i_13_n_0
    );
IncDecZ_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_alu/Q_t\(3),
      I1 => \i_alu/Q_t\(4),
      I2 => \i_alu/Q_t\(1),
      I3 => \i_alu/Q_t\(2),
      O => IncDecZ_i_14_n_0
    );
IncDecZ_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFA"
    )
        port map (
      I0 => i_reg_n_53,
      I1 => \BusA_reg_n_0_[7]\,
      I2 => \BusA_reg_n_0_[5]\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \BusA_reg_n_0_[3]\,
      I5 => i_reg_n_51,
      O => IncDecZ_i_16_n_0
    );
IncDecZ_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFA"
    )
        port map (
      I0 => i_reg_n_62,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => i_reg_n_61,
      I3 => \BusA_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \BusA_reg_n_0_[0]\,
      O => IncDecZ_i_17_n_0
    );
IncDecZ_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \ISet_reg_n_0_[1]\,
      O => IncDecZ_i_18_n_0
    );
IncDecZ_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => \BusA_reg_n_0_[6]\,
      I3 => \BusA_reg_n_0_[7]\,
      I4 => IncDecZ_i_21_n_0,
      O => IncDecZ_i_19_n_0
    );
IncDecZ_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => Save_ALU_r_reg_n_0,
      I2 => \mcycle[6]_i_9_n_0\,
      O => IncDecZ_i_2_n_0
    );
IncDecZ_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i_alu/p_10_in\,
      I1 => i_reg_n_58,
      I2 => IncDecZ_i_22_n_0,
      I3 => IncDecZ_i_23_n_0,
      I4 => \i_alu/p_9_in\,
      I5 => i_reg_n_57,
      O => IncDecZ_i_20_n_0
    );
IncDecZ_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
        port map (
      I0 => \BusB_reg_n_0_[6]\,
      I1 => ALU_Op_r(0),
      I2 => \BusB_reg_n_0_[2]\,
      I3 => i_reg_n_41,
      I4 => i_reg_n_59,
      I5 => i_reg_n_44,
      O => IncDecZ_i_21_n_0
    );
IncDecZ_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAA3C3CFFAA"
    )
        port map (
      I0 => IncDecZ_i_24_n_0,
      I1 => \i_alu/DAA_Q__1\(6),
      I2 => i_reg_n_56,
      I3 => i_reg_n_55,
      I4 => \F_reg_n_0_[1]\,
      I5 => \i_alu/DAA_Q0_in\(7),
      O => IncDecZ_i_22_n_0
    );
IncDecZ_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \i_alu/DAA_Q__0\(1),
      I1 => \i_alu/DAA_Q11_out\,
      I2 => \i_alu/DAA_Q0\(1),
      I3 => \F_reg_n_0_[1]\,
      I4 => \i_alu/DAA_Q__1\(1),
      I5 => i_reg_n_60,
      O => IncDecZ_i_23_n_0
    );
IncDecZ_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAB8B0"
    )
        port map (
      I0 => \i_alu/DAA_Q0\(6),
      I1 => \i_alu/DAA_Q\(7),
      I2 => \i_alu/DAA_Q\(6),
      I3 => \i_alu/DAA_Q\(5),
      I4 => \i_alu/DAA_Q\(8),
      I5 => \F_reg_n_0_[0]\,
      O => IncDecZ_i_24_n_0
    );
IncDecZ_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(5),
      I1 => \i_alu/DAA_Q__1\(6),
      I2 => \i_alu/DAA_Q13_out\,
      I3 => \i_alu/DAA_Q__1\(7),
      O => \i_alu/DAA_Q0_in\(7)
    );
IncDecZ_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      O => \i_alu/DAA_Q__0\(1)
    );
IncDecZ_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888BB8B88888"
    )
        port map (
      I0 => IncDecZ_reg_i_6_n_0,
      I1 => ALU_Op_r(3),
      I2 => Arith16_r,
      I3 => Z16_r,
      I4 => \F_reg_n_0_[6]\,
      I5 => IncDecZ_i_7_n_0,
      O => IncDecZ_i_3_n_0
    );
IncDecZ_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => IncDecZ_i_10_n_0,
      I1 => tstate(2),
      I2 => i_reg_n_20,
      I3 => p_3_in108_in,
      I4 => \^busack_reg_0\,
      I5 => i_reg_n_19,
      O => IncDecZ22_out
    );
IncDecZ_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \i_alu/Q_t\(6),
      I1 => \i_alu/Q_t\(5),
      I2 => \i_alu/Q_t\(7),
      I3 => \i_alu/Q_t\(0),
      I4 => IncDecZ_i_14_n_0,
      O => IncDecZ_i_7_n_0
    );
IncDecZ_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_reg_n_68,
      I1 => i_reg_n_72,
      I2 => i_reg_n_78,
      I3 => i_reg_n_79,
      O => IncDecZ_i_8_n_0
    );
IncDecZ_reg: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => '1',
      D => i_reg_n_67,
      Q => IncDecZ_reg_n_0,
      R => '0'
    );
IncDecZ_reg_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => IncDecZ_i_12_n_0,
      I1 => IncDecZ_i_13_n_0,
      O => IncDecZ_reg_i_6_n_0,
      S => IncDecZ_i_11_n_0
    );
IntE_FF2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => SetEI,
      I1 => tstate(2),
      I2 => IntE_FF2_i_3_n_0,
      I3 => p_5_in(1),
      O => IntE_FF2_i_1_n_0
    );
IntE_FF2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => IntE_FF2_i_4_n_0,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => SetEI
    );
IntE_FF2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => IntE_FF2_i_5_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => IntE_FF2_i_3_n_0
    );
IntE_FF2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg_n_0_[1]\,
      O => IntE_FF2_i_4_n_0
    );
IntE_FF2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => IntE_FF2_i_5_n_0
    );
IntE_FF2_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => IntE_FF2_i_1_n_0,
      Q => p_5_in(1)
    );
NMICycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02FF00000200"
    )
        port map (
      I0 => NMI_s_reg_n_0,
      I1 => Prefix(1),
      I2 => Prefix(0),
      I3 => NMICycle_i_2_n_0,
      I4 => NMICycle_i_3_n_0,
      I5 => NMICycle_reg_n_0,
      O => NMICycle_i_1_n_0
    );
NMICycle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle[6]_i_4_n_0\,
      I3 => \tstate[6]_i_4_n_0\,
      I4 => BusReq_s,
      O => NMICycle_i_2_n_0
    );
NMICycle_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      O => NMICycle_i_3_n_0
    );
NMICycle_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => NMICycle_i_1_n_0,
      Q => NMICycle_reg_n_0
    );
NMI_s_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => cpu_nmi,
      I2 => Oldnmi_n,
      I3 => NMI_s_reg_n_0,
      O => NMI_s_i_1_n_0
    );
NMI_s_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => NMI_s_i_1_n_0,
      Q => NMI_s_reg_n_0
    );
No_BTR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F222FFFFF333F"
    )
        port map (
      I0 => I_BT,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \F_reg_n_0_[2]\,
      I3 => \F[2]_i_5_n_0\,
      I4 => \F_reg_n_0_[6]\,
      I5 => BTR_r_i_2_n_0,
      O => No_BTR0
    );
No_BTR_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => No_BTR0,
      Q => No_BTR
    );
Oldnmi_n_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => cpu_nmi,
      Q => Oldnmi_n
    );
\PC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007500750075"
    )
        port map (
      I0 => \PC[0]_i_3_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \PC[0]_i_4_n_0\,
      I3 => \^busack_reg_0\,
      I4 => \A[15]_i_4_n_0\,
      I5 => BTR_r,
      O => PC
    );
\PC[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \PC[0]_i_25_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      O => Call
    );
\PC[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \PC[0]_i_26_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => JumpE
    );
\PC[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \PC[0]_i_27_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => Halt_FF_i_4_n_0,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => \PC[0]_i_28_n_0\,
      O => \PC[0]_i_15_n_0\
    );
\PC[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F_reg[7]_0\(2),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(2)
    );
\PC[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle[6]_i_8_n_0\,
      I2 => \A[15]_i_12_n_0\,
      I3 => \A[15]_i_11_n_0\,
      O => \PC[0]_i_19_n_0\
    );
\PC[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(2),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[0]_i_20_n_0\
    );
\PC[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F_reg[7]_0\(1),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(1)
    );
\PC[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(1),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[0]_i_23_n_0\
    );
\PC[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \PC[0]_i_33_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \PC[0]_i_25_n_0\
    );
\PC[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \PC[0]_i_34_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \PC[0]_i_26_n_0\
    );
\PC[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \PC[0]_i_27_n_0\
    );
\PC[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \PC_reg[0]_i_35_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \PC[0]_i_36_n_0\,
      O => \PC[0]_i_28_n_0\
    );
\PC[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Call,
      I1 => Halt,
      I2 => Jump,
      I3 => NMICycle_reg_n_0,
      I4 => Halt_FF_reg_n_0,
      I5 => XY_Ind_i_2_n_0,
      O => \PC[0]_i_3_n_0\
    );
\PC[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle[6]_i_8_n_0\,
      I2 => \A[15]_i_12_n_0\,
      O => \PC[0]_i_30_n_0\
    );
\PC[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B00"
    )
        port map (
      I0 => \TmpAddr[15]_i_12_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_33_n_0\
    );
\PC[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8A00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(2),
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_34_n_0\
    );
\PC[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBF088F0"
    )
        port map (
      I0 => \PC[0]_i_43_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \PC[0]_i_44_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => Save_ALU_r_i_6_n_0,
      I5 => \IR_reg_n_0_[7]\,
      O => \PC[0]_i_36_n_0\
    );
\PC[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[3]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(3),
      O => \PC[0]_i_37_n_0\
    );
\PC[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[2]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(2),
      O => \PC[0]_i_38_n_0\
    );
\PC[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[1]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(1),
      O => \PC[0]_i_39_n_0\
    );
\PC[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => JumpE,
      I3 => BTR_r_reg_n_0,
      I4 => \PC[0]_i_15_n_0\,
      I5 => \mcycle_reg_n_0_[5]\,
      O => \PC[0]_i_4_n_0\
    );
\PC[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A65"
    )
        port map (
      I0 => \PC_reg_n_0_[0]\,
      I1 => \F_reg[7]_0\(0),
      I2 => JumpE,
      I3 => BTR_r_reg_n_0,
      O => \PC[0]_i_40_n_0\
    );
\PC[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAE4E0E00000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \TmpAddr[7]_i_10_n_0\,
      I4 => \mcycles[1]_i_13_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \PC[0]_i_41_n_0\
    );
\PC[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4500"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \TmpAddr[15]_i_12_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_42_n_0\
    );
\PC[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \PC[0]_i_43_n_0\
    );
\PC[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8FFFF00C80000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \PC[0]_i_45_n_0\,
      O => \PC[0]_i_44_n_0\
    );
\PC[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F302020"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \PC[0]_i_46_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_45_n_0\
    );
\PC[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => mcycle,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      O => \PC[0]_i_46_n_0\
    );
\PC[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(3),
      O => \PC[0]_i_5_n_0\
    );
\PC[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(2),
      O => \PC[0]_i_6_n_0\
    );
\PC[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(1),
      O => \PC[0]_i_7_n_0\
    );
\PC[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"808A"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => \F_reg[7]_0\(0),
      I2 => JumpE,
      I3 => BTR_r_reg_n_0,
      O => \PC[0]_i_8_n_0\
    );
\PC[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(14),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[12]_i_10_n_0\
    );
\PC[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(6),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[12]_i_11_n_0\
    );
\PC[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[5]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_12_n_0\
    );
\PC[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(13),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[12]_i_13_n_0\
    );
\PC[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(5),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[12]_i_14_n_0\
    );
\PC[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[4]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_15_n_0\
    );
\PC[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(12),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[12]_i_16_n_0\
    );
\PC[12]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(4),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[12]_i_17_n_0\
    );
\PC[12]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(7),
      I1 => B(15),
      O => \PC[12]_i_18_n_0\
    );
\PC[12]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(6),
      I1 => B(15),
      O => \PC[12]_i_19_n_0\
    );
\PC[12]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(5),
      I1 => B(15),
      O => \PC[12]_i_20_n_0\
    );
\PC[12]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(4),
      I1 => B(15),
      O => \PC[12]_i_21_n_0\
    );
\PC[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(7),
      I1 => B(15),
      O => \PC[12]_i_6_n_0\
    );
\PC[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(7),
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_7_n_0\
    );
\PC[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[6]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_9_n_0\
    );
\PC[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F_reg[7]_0\(7),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(15)
    );
\PC[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F_reg[7]_0\(6),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(6)
    );
\PC[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(6),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[4]_i_15_n_0\
    );
\PC[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F_reg[7]_0\(5),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(5)
    );
\PC[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(5),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[4]_i_18_n_0\
    );
\PC[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => B(15),
      O => \PC[4]_i_2_n_0\
    );
\PC[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PC_reg_n_0_[7]\,
      I1 => B(15),
      O => \PC[4]_i_20_n_0\
    );
\PC[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[6]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(6),
      O => \PC[4]_i_21_n_0\
    );
\PC[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[5]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(5),
      O => \PC[4]_i_22_n_0\
    );
\PC[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[4]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(4),
      O => \PC[4]_i_23_n_0\
    );
\PC[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(6),
      O => \PC[4]_i_3_n_0\
    );
\PC[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(5),
      O => \PC[4]_i_4_n_0\
    );
\PC[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => \F_reg[7]_0\(4),
      O => \PC[4]_i_5_n_0\
    );
\PC[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(10),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_10_n_0\
    );
\PC[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(2),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_11_n_0\
    );
\PC[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[1]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_12_n_0\
    );
\PC[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(9),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_13_n_0\
    );
\PC[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(1),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_14_n_0\
    );
\PC[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[0]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_15_n_0\
    );
\PC[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(8),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_16_n_0\
    );
\PC[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(0),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_17_n_0\
    );
\PC[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(3),
      I1 => B(15),
      O => \PC[8]_i_19_n_0\
    );
\PC[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(2),
      I1 => B(15),
      O => \PC[8]_i_20_n_0\
    );
\PC[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(1),
      I1 => B(15),
      O => \PC[8]_i_21_n_0\
    );
\PC[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(0),
      I1 => B(15),
      O => \PC[8]_i_22_n_0\
    );
\PC[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[3]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_6_n_0\
    );
\PC[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(11),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_7_n_0\
    );
\PC[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(3),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_8_n_0\
    );
\PC[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[2]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_9_n_0\
    );
\PC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_147,
      Q => \PC_reg_n_0_[0]\
    );
\PC_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PC_reg[0]_i_29_n_0\,
      CO(2) => \PC_reg[0]_i_29_n_1\,
      CO(1) => \PC_reg[0]_i_29_n_2\,
      CO(0) => \PC_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg_n_0_[3]\,
      DI(2) => \PC_reg_n_0_[2]\,
      DI(1) => \PC_reg_n_0_[1]\,
      DI(0) => \PC_reg_n_0_[0]\,
      O(3 downto 0) => PC16(3 downto 0),
      S(3) => \PC[0]_i_37_n_0\,
      S(2) => \PC[0]_i_38_n_0\,
      S(1) => \PC[0]_i_39_n_0\,
      S(0) => \PC[0]_i_40_n_0\
    );
\PC_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PC[0]_i_41_n_0\,
      I1 => \PC[0]_i_42_n_0\,
      O => \PC_reg[0]_i_35_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\PC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_153,
      Q => data7(2)
    );
\PC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_152,
      Q => data7(3)
    );
\PC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_159,
      Q => data7(4)
    );
\PC_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[8]_i_18_n_0\,
      CO(3) => \NLW_PC_reg[12]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \PC_reg[12]_i_8_n_1\,
      CO(1) => \PC_reg[12]_i_8_n_2\,
      CO(0) => \PC_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data7(6 downto 4),
      O(3 downto 0) => PC16(15 downto 12),
      S(3) => \PC[12]_i_18_n_0\,
      S(2) => \PC[12]_i_19_n_0\,
      S(1) => \PC[12]_i_20_n_0\,
      S(0) => \PC[12]_i_21_n_0\
    );
\PC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_158,
      Q => data7(5)
    );
\PC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_157,
      Q => data7(6)
    );
\PC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_156,
      Q => data7(7)
    );
\PC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_146,
      Q => \PC_reg_n_0_[1]\
    );
\PC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_145,
      Q => \PC_reg_n_0_[2]\
    );
\PC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_144,
      Q => \PC_reg_n_0_[3]\
    );
\PC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_151,
      Q => \PC_reg_n_0_[4]\
    );
\PC_reg[4]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[0]_i_29_n_0\,
      CO(3) => \PC_reg[4]_i_12_n_0\,
      CO(2) => \PC_reg[4]_i_12_n_1\,
      CO(1) => \PC_reg[4]_i_12_n_2\,
      CO(0) => \PC_reg[4]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg_n_0_[7]\,
      DI(2) => \PC_reg_n_0_[6]\,
      DI(1) => \PC_reg_n_0_[5]\,
      DI(0) => \PC_reg_n_0_[4]\,
      O(3 downto 0) => PC16(7 downto 4),
      S(3) => \PC[4]_i_20_n_0\,
      S(2) => \PC[4]_i_21_n_0\,
      S(1) => \PC[4]_i_22_n_0\,
      S(0) => \PC[4]_i_23_n_0\
    );
\PC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_150,
      Q => \PC_reg_n_0_[5]\
    );
\PC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_149,
      Q => \PC_reg_n_0_[6]\
    );
\PC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_148,
      Q => \PC_reg_n_0_[7]\
    );
\PC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_155,
      Q => data7(0)
    );
\PC_reg[8]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[4]_i_12_n_0\,
      CO(3) => \PC_reg[8]_i_18_n_0\,
      CO(2) => \PC_reg[8]_i_18_n_1\,
      CO(1) => \PC_reg[8]_i_18_n_2\,
      CO(0) => \PC_reg[8]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data7(3 downto 0),
      O(3 downto 0) => PC16(11 downto 8),
      S(3) => \PC[8]_i_19_n_0\,
      S(2) => \PC[8]_i_20_n_0\,
      S(1) => \PC[8]_i_21_n_0\,
      S(0) => \PC[8]_i_22_n_0\
    );
\PC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => PC,
      CLR => \IR_reg[0]_rep__0_0\,
      D => i_reg_n_154,
      Q => data7(1)
    );
\Pre_XY_F_M[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFFF00020000"
    )
        port map (
      I0 => \Pre_XY_F_M[0]_i_2_n_0\,
      I1 => \Pre_XY_F_M[1]_i_2_n_0\,
      I2 => \mcycle[6]_i_3_n_0\,
      I3 => BusReq_s,
      I4 => \mcycle[6]_i_4_n_0\,
      I5 => \Pre_XY_F_M_reg_n_0_[0]\,
      O => \Pre_XY_F_M[0]_i_1_n_0\
    );
\Pre_XY_F_M[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF1011"
    )
        port map (
      I0 => \mcycle_reg_n_0_[5]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \mcycle_reg_n_0_[4]\,
      O => \Pre_XY_F_M[0]_i_2_n_0\
    );
\Pre_XY_F_M[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF000E0000"
    )
        port map (
      I0 => \Pre_XY_F_M[1]_i_2_n_0\,
      I1 => \Pre_XY_F_M[1]_i_3_n_0\,
      I2 => \mcycle[6]_i_3_n_0\,
      I3 => BusReq_s,
      I4 => \mcycle[6]_i_4_n_0\,
      I5 => \Pre_XY_F_M_reg_n_0_[1]\,
      O => \Pre_XY_F_M[1]_i_1_n_0\
    );
\Pre_XY_F_M[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \Pre_XY_F_M[1]_i_4_n_0\,
      O => \Pre_XY_F_M[1]_i_2_n_0\
    );
\Pre_XY_F_M[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFFE"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => \Pre_XY_F_M[1]_i_3_n_0\
    );
\Pre_XY_F_M[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \IR_reg_n_0_[2]\,
      O => \Pre_XY_F_M[1]_i_4_n_0\
    );
\Pre_XY_F_M[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => Pre_XY_F_M(2),
      I1 => \mcycle[6]_i_3_n_0\,
      I2 => BusReq_s,
      I3 => \mcycle[6]_i_4_n_0\,
      I4 => \Pre_XY_F_M_reg_n_0_[2]\,
      O => \Pre_XY_F_M[2]_i_1_n_0\
    );
\Pre_XY_F_M[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \Pre_XY_F_M[1]_i_2_n_0\,
      O => Pre_XY_F_M(2)
    );
\Pre_XY_F_M_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Pre_XY_F_M[0]_i_1_n_0\,
      Q => \Pre_XY_F_M_reg_n_0_[0]\
    );
\Pre_XY_F_M_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Pre_XY_F_M[1]_i_1_n_0\,
      Q => \Pre_XY_F_M_reg_n_0_[1]\
    );
\Pre_XY_F_M_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Pre_XY_F_M[2]_i_1_n_0\,
      Q => \Pre_XY_F_M_reg_n_0_[2]\
    );
PreserveC_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => PreserveC_r_i_4_n_0,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => PreserveC_r_i_2_n_0
    );
PreserveC_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => PreserveC_r_i_5_n_0,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => PreserveC_r_i_3_n_0
    );
PreserveC_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FFFFF"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(2),
      O => PreserveC_r_i_4_n_0
    );
PreserveC_r_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \mcycle_reg[1]_rep_n_0\,
      O => PreserveC_r_i_5_n_0
    );
PreserveC_r_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => PreserveC,
      Q => PreserveC_r
    );
PreserveC_r_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => PreserveC_r_i_2_n_0,
      I1 => PreserveC_r_i_3_n_0,
      O => PreserveC,
      S => \ISet_reg_n_0_[1]\
    );
\Read_To_Reg_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Read_To_Acc,
      I2 => Set_BusA_To(0),
      O => \Read_To_Reg_r[0]_i_1_n_0\
    );
\Read_To_Reg_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302020202020202"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => mcycle,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(2),
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[0]_i_11_n_0\
    );
\Read_To_Reg_r[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_14_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \Read_To_Reg_r[0]_i_15_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \Read_To_Reg_r[4]_i_12_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_12_n_0\
    );
\Read_To_Reg_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30FFFF70700000"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(2),
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \^ir_reg[5]_0\(0),
      O => \Read_To_Reg_r[0]_i_13_n_0\
    );
\Read_To_Reg_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_14_n_0\
    );
\Read_To_Reg_r[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[0]_i_15_n_0\
    );
\Read_To_Reg_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_3_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \ISet_reg_n_0_[0]\,
      I4 => \Read_To_Reg_r[0]_i_4_n_0\,
      O => Set_BusA_To(0)
    );
\Read_To_Reg_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_5_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ALU_Op_r[3]_i_6_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[2]_i_6_n_0\,
      O => \Read_To_Reg_r[0]_i_3_n_0\
    );
\Read_To_Reg_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_6_n_0\,
      I1 => \Read_To_Reg_r[0]_i_7_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \Read_To_Reg_r_reg[0]_i_8_n_0\,
      O => \Read_To_Reg_r[0]_i_4_n_0\
    );
\Read_To_Reg_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808C0C0F0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_9_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_5_n_0\
    );
\Read_To_Reg_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400088008800"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => i_reg_n_27,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \Read_To_Reg_r[0]_i_11_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_6_n_0\
    );
\Read_To_Reg_r[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      O => \Read_To_Reg_r[0]_i_7_n_0\
    );
\Read_To_Reg_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006A002A00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[0]_i_9_n_0\
    );
\Read_To_Reg_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Set_BusA_To(1),
      I2 => Read_To_Acc,
      O => \Read_To_Reg_r[1]_i_1_n_0\
    );
\Read_To_Reg_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202044004000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[1]_i_15_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \Read_To_Reg_r[1]_i_10_n_0\
    );
\Read_To_Reg_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030002000000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_12_n_0\
    );
\Read_To_Reg_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C00080"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[1]_i_13_n_0\
    );
\Read_To_Reg_r[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      O => \Read_To_Reg_r[1]_i_14_n_0\
    );
\Read_To_Reg_r[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \^ir_reg[5]_0\(1),
      I2 => \mcycle_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_15_n_0\
    );
\Read_To_Reg_r[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF0000"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \^ir_reg[5]_0\(1),
      O => \Read_To_Reg_r[1]_i_16_n_0\
    );
\Read_To_Reg_r[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4E2E0A2A"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_17_n_0\
    );
\Read_To_Reg_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \Read_To_Reg_r_reg[1]_i_5_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \Read_To_Reg_r[1]_i_6_n_0\,
      O => \Read_To_Reg_r[1]_i_3_n_0\
    );
\Read_To_Reg_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_7_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \Read_To_Reg_r[1]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[2]_i_6_n_0\,
      O => \Read_To_Reg_r[1]_i_4_n_0\
    );
\Read_To_Reg_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Save_ALU_r_i_7_n_0,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \Read_To_Reg_r_reg[1]_i_11_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[1]_i_12_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \Read_To_Reg_r[1]_i_6_n_0\
    );
\Read_To_Reg_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800003000"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_13_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[1]_i_14_n_0\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_7_n_0\
    );
\Read_To_Reg_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100000000000FFFF"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \Read_To_Reg_r[1]_i_8_n_0\
    );
\Read_To_Reg_r[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[1]_i_14_n_0\,
      O => \Read_To_Reg_r[1]_i_9_n_0\
    );
\Read_To_Reg_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Set_BusA_To(2),
      I2 => Read_To_Acc,
      O => \Read_To_Reg_r[2]_i_1_n_0\
    );
\Read_To_Reg_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008088"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_10_n_0\
    );
\Read_To_Reg_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FFC800"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => \ACC[7]_i_12_n_0\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_11_n_0\
    );
\Read_To_Reg_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070000000400"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \^ir_reg[5]_0\(0),
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[2]_i_12_n_0\
    );
\Read_To_Reg_r[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      O => \Read_To_Reg_r[2]_i_13_n_0\
    );
\Read_To_Reg_r[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626E222A"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_14_n_0\
    );
\Read_To_Reg_r[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F0000"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(2),
      O => \Read_To_Reg_r[2]_i_15_n_0\
    );
\Read_To_Reg_r[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005040"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \ACC[7]_i_12_n_0\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_16_n_0\
    );
\Read_To_Reg_r[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30AA2000000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_17_n_0\
    );
\Read_To_Reg_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_3_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \ISet_reg_n_0_[0]\,
      I4 => \Read_To_Reg_r[2]_i_4_n_0\,
      O => Set_BusA_To(2)
    );
\Read_To_Reg_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r_reg[2]_i_5_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ALU_Op_r[3]_i_6_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[2]_i_6_n_0\,
      O => \Read_To_Reg_r[2]_i_3_n_0\
    );
\Read_To_Reg_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_7_n_0\,
      I1 => \Read_To_Reg_r[2]_i_8_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \Read_To_Reg_r[2]_i_9_n_0\,
      O => \Read_To_Reg_r[2]_i_4_n_0\
    );
\Read_To_Reg_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => mcycle,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \Read_To_Reg_r[2]_i_6_n_0\
    );
\Read_To_Reg_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30333000B800B800"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \Read_To_Reg_r[4]_i_10_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \Read_To_Reg_r[2]_i_12_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_7_n_0\
    );
\Read_To_Reg_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFF00000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[2]_i_13_n_0\,
      I5 => \^ir_reg[5]_0\(2),
      O => \Read_To_Reg_r[2]_i_8_n_0\
    );
\Read_To_Reg_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_14_n_0\,
      I1 => \Read_To_Reg_r[2]_i_15_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[2]_i_16_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \Read_To_Reg_r[2]_i_17_n_0\,
      O => \Read_To_Reg_r[2]_i_9_n_0\
    );
\Read_To_Reg_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Set_BusA_To(3),
      I2 => Read_To_Acc,
      O => \Read_To_Reg_r[3]_i_1_n_0\
    );
\Read_To_Reg_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000504000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \Read_To_Reg_r[3]_i_13_n_0\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[3]_i_10_n_0\
    );
\Read_To_Reg_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \Read_To_Reg_r[3]_i_11_n_0\
    );
\Read_To_Reg_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080F08000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \Read_To_Reg_r[3]_i_12_n_0\
    );
\Read_To_Reg_r[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      O => \Read_To_Reg_r[3]_i_13_n_0\
    );
\Read_To_Reg_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Read_To_Reg_r[3]_i_6_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \Read_To_Reg_r[3]_i_7_n_0\,
      I3 => \ISet_reg_n_0_[0]\,
      O => Read_To_Acc
    );
\Read_To_Reg_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A404"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \Read_To_Reg_r[3]_i_8_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \Read_To_Reg_r[3]_i_9_n_0\,
      I4 => \ISet_reg_n_0_[0]\,
      O => \Read_To_Reg_r[3]_i_4_n_0\
    );
\Read_To_Reg_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500101000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[3]_i_10_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \Read_To_Reg_r[3]_i_5_n_0\
    );
\Read_To_Reg_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      O => \Read_To_Reg_r[3]_i_6_n_0\
    );
\Read_To_Reg_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000003000000"
    )
        port map (
      I0 => \Read_To_Reg_r[3]_i_11_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[3]_i_12_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \Read_To_Reg_r[3]_i_7_n_0\
    );
\Read_To_Reg_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \Read_To_Reg_r[3]_i_8_n_0\
    );
\Read_To_Reg_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \Read_To_Reg_r[3]_i_9_n_0\
    );
\Read_To_Reg_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => \Read_To_Reg_r[4]_i_2_n_0\,
      O => \Read_To_Reg_r[4]_i_1_n_0\
    );
\Read_To_Reg_r[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030100000000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => mcycle,
      I2 => i_reg_n_28,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_10_n_0\
    );
\Read_To_Reg_r[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => mcycle,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_11_n_0\
    );
\Read_To_Reg_r[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      O => \Read_To_Reg_r[4]_i_12_n_0\
    );
\Read_To_Reg_r[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_16_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => Save_ALU_r_i_15_n_0,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \RegAddrB_r[2]_i_10_0\,
      I5 => mcycle,
      O => \Read_To_Reg_r[4]_i_13_n_0\
    );
\Read_To_Reg_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF8F8F808F8080"
    )
        port map (
      I0 => \ALU_Op_r[3]_i_5_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => mcycle,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \Read_To_Reg_r[4]_i_12_n_0\,
      O => \Read_To_Reg_r[4]_i_14_n_0\
    );
\Read_To_Reg_r[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FFC800"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_15_n_0\
    );
\Read_To_Reg_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => Read_To_Acc,
      I1 => \Read_To_Reg_r[4]_i_3_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => Save_ALU_r_i_3_n_0,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => \Read_To_Reg_r[4]_i_4_n_0\,
      O => \Read_To_Reg_r[4]_i_2_n_0\
    );
\Read_To_Reg_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_5_n_0\,
      I1 => \Read_To_Reg_r[4]_i_6_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \Read_To_Reg_r_reg[4]_i_7_n_0\,
      O => \Read_To_Reg_r[4]_i_3_n_0\
    );
\Read_To_Reg_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_8_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ALU_Op_r[3]_i_6_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[4]_i_9_n_0\,
      O => \Read_To_Reg_r[4]_i_4_n_0\
    );
\Read_To_Reg_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400F0F4F400000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[4]_i_10_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \Read_To_Reg_r[4]_i_11_n_0\,
      O => \Read_To_Reg_r[4]_i_5_n_0\
    );
\Read_To_Reg_r[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[4]_i_12_n_0\,
      O => \Read_To_Reg_r[4]_i_6_n_0\
    );
\Read_To_Reg_r[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_15_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[4]_i_12_n_0\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_8_n_0\
    );
\Read_To_Reg_r[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \Read_To_Reg_r[4]_i_9_n_0\
    );
\Read_To_Reg_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Read_To_Reg_r[0]_i_1_n_0\,
      Q => Read_To_Reg_r(0)
    );
\Read_To_Reg_r_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[0]_i_12_n_0\,
      I1 => \Read_To_Reg_r[0]_i_13_n_0\,
      O => \Read_To_Reg_r_reg[0]_i_8_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\Read_To_Reg_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Read_To_Reg_r[1]_i_1_n_0\,
      Q => Read_To_Reg_r(1)
    );
\Read_To_Reg_r_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[1]_i_16_n_0\,
      I1 => \Read_To_Reg_r[1]_i_17_n_0\,
      O => \Read_To_Reg_r_reg[1]_i_11_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[1]_i_3_n_0\,
      I1 => \Read_To_Reg_r[1]_i_4_n_0\,
      O => Set_BusA_To(1),
      S => \ISet_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[1]_i_9_n_0\,
      I1 => \Read_To_Reg_r[1]_i_10_n_0\,
      O => \Read_To_Reg_r_reg[1]_i_5_n_0\,
      S => \IR_reg_n_0_[7]\
    );
\Read_To_Reg_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Read_To_Reg_r[2]_i_1_n_0\,
      Q => Read_To_Reg_r(2)
    );
\Read_To_Reg_r_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[2]_i_10_n_0\,
      I1 => \Read_To_Reg_r[2]_i_11_n_0\,
      O => \Read_To_Reg_r_reg[2]_i_5_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Read_To_Reg_r[3]_i_1_n_0\,
      Q => Read_To_Reg_r(3)
    );
\Read_To_Reg_r_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[3]_i_4_n_0\,
      I1 => \Read_To_Reg_r[3]_i_5_n_0\,
      O => Set_BusA_To(3),
      S => \ISet_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \Read_To_Reg_r[4]_i_1_n_0\,
      Q => Read_To_Reg_r(4)
    );
\Read_To_Reg_r_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[4]_i_13_n_0\,
      I1 => \Read_To_Reg_r[4]_i_14_n_0\,
      O => \Read_To_Reg_r_reg[4]_i_7_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrA_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \RegAddrA_r[2]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => RegAddrA_r(0),
      I3 => Set_BusA_To(1),
      O => \RegAddrA_r[0]_i_1_n_0\
    );
\RegAddrA_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => RegAddrA_r(1),
      I1 => Set_BusA_To(2),
      I2 => \^busack_reg_0\,
      I3 => \RegAddrA_r[2]_i_2_n_0\,
      O => \RegAddrA_r[1]_i_1_n_0\
    );
\RegAddrA_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \XY_State_reg_n_0_[1]\,
      I1 => \RegAddrA_r[2]_i_2_n_0\,
      I2 => Alternate_reg_n_0,
      O => \RegAddrA_r[2]_i_1_n_0\
    );
\RegAddrA_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \XY_State_reg_n_0_[1]\,
      I1 => \XY_State_reg_n_0_[0]\,
      I2 => XY_Ind_reg_n_0,
      I3 => Set_BusA_To(2),
      I4 => Set_BusA_To(1),
      O => \RegAddrA_r[2]_i_2_n_0\
    );
\RegAddrA_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => '1',
      D => \RegAddrA_r[0]_i_1_n_0\,
      Q => RegAddrA_r(0),
      R => '0'
    );
\RegAddrA_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => '1',
      D => \RegAddrA_r[1]_i_1_n_0\,
      Q => RegAddrA_r(1),
      R => '0'
    );
\RegAddrA_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => \RegAddrA_r[2]_i_1_n_0\,
      Q => RegAddrA_r(2),
      R => '0'
    );
\RegAddrB_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0AAF0EE"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(2),
      I2 => RegAddrB_r(0),
      I3 => \^busack_reg_0\,
      I4 => \RegAddrB_r[0]_i_2_n_0\,
      I5 => XY_Ind_reg_n_0,
      O => \RegAddrB_r[0]_i_1_n_0\
    );
\RegAddrB_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \XY_State_reg_n_0_[1]\,
      I1 => \XY_State_reg_n_0_[0]\,
      O => \RegAddrB_r[0]_i_2_n_0\
    );
\RegAddrB_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Set_BusB_To(2),
      I1 => RegAddrB_r(1),
      I2 => \^busack_reg_0\,
      O => \RegAddrB_r[1]_i_1_n_0\
    );
\RegAddrB_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004040"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(2),
      I2 => \XY_State_reg_n_0_[1]\,
      I3 => \XY_State_reg_n_0_[0]\,
      I4 => XY_Ind_reg_n_0,
      I5 => Alternate_reg_n_0,
      O => \RegAddrB_r[2]_i_1_n_0\
    );
\RegAddrB_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_8_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrB_r[2]_i_18_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \RegAddrB_r[2]_i_19_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrB_r[2]_i_10_n_0\
    );
\RegAddrB_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500400000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \RegAddrB_r[2]_i_11_n_0\
    );
\RegAddrB_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B888B888888888"
    )
        port map (
      I0 => \RegAddrB_r_reg[2]_i_20_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrB_r[2]_i_16_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_12_n_0\
    );
\RegAddrB_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8883333B8880000"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_21_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrB_r[2]_i_22_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \RegAddrB_r_reg[2]_i_23_n_0\,
      O => \RegAddrB_r[2]_i_13_n_0\
    );
\RegAddrB_r[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_8_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrB_r[2]_i_24_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => Save_ALU_r_i_14_n_0,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrB_r[2]_i_14_n_0\
    );
\RegAddrB_r[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => mcycle,
      O => \RegAddrB_r[2]_i_16_n_0\
    );
\RegAddrB_r[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF00C00F800080"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \RegAddrB_r[2]_i_10_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \RegAddrB_r[2]_i_29_n_0\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_18_n_0\
    );
\RegAddrB_r[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_19_n_0\
    );
\RegAddrB_r[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_21_n_0\
    );
\RegAddrB_r[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_22_n_0\
    );
\RegAddrB_r[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FCF00800F80"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => i_reg_n_28,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \mcycles[0]_i_8_n_0\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_24_n_0\
    );
\RegAddrB_r[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_25_n_0\
    );
\RegAddrB_r[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00500040AAAA0000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => mcycle,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_26_n_0\
    );
\RegAddrB_r[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_34_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \RegAddrB_r[2]_i_35_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \RegAddrB_r[2]_i_10_0\,
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_27_n_0\
    );
\RegAddrB_r[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700333333333333"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => mcycle,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \Read_To_Reg_r[2]_i_13_n_0\,
      I5 => \^ir_reg[5]_0\(2),
      O => \RegAddrB_r[2]_i_28_n_0\
    );
\RegAddrB_r[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(2),
      O => \RegAddrB_r[2]_i_29_n_0\
    );
\RegAddrB_r[2]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \RegAddrB_r[2]_i_36_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \RegAddrB_r[2]_i_37_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_30_n_0\
    );
\RegAddrB_r[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0CFCFEFE0C0C0"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \RegAddrB_r[2]_i_38_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => i_reg_n_24,
      O => \RegAddrB_r[2]_i_31_n_0\
    );
\RegAddrB_r[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF8FA080AF80A080"
    )
        port map (
      I0 => \ACC[7]_i_12_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => i_reg_n_30,
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_32_n_0\
    );
\RegAddrB_r[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222222E2"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_39_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(2),
      I5 => \IR_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_33_n_0\
    );
\RegAddrB_r[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000040FF00004000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \^ir_reg[5]_0\(0),
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_34_n_0\
    );
\RegAddrB_r[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30002000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_35_n_0\
    );
\RegAddrB_r[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0034"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      O => \RegAddrB_r[2]_i_36_n_0\
    );
\RegAddrB_r[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_37_n_0\
    );
\RegAddrB_r[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00FFFF0B000000"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \RegAddrB_r[2]_i_40_n_0\,
      O => \RegAddrB_r[2]_i_38_n_0\
    );
\RegAddrB_r[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BAFF0000BA00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \^ir_reg[5]_0\(0),
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_39_n_0\
    );
\RegAddrB_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \RegAddrB_r[2]_i_8_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrB_r[2]_i_9_n_0\,
      O => \RegAddrB_r[2]_i_4_n_0\
    );
\RegAddrB_r[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF320000003200"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(2),
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_40_n_0\
    );
\RegAddrB_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF002F2FFF002020"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_10_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrB_r[2]_i_11_n_0\,
      O => \RegAddrB_r[2]_i_5_n_0\
    );
\RegAddrB_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \RegAddrB_r[2]_i_12_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrB_r[2]_i_13_n_0\,
      O => \RegAddrB_r[2]_i_6_n_0\
    );
\RegAddrB_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F003F000F808F808"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_14_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => PreserveC_r_i_5_n_0,
      I5 => \IR_reg_n_0_[7]\,
      O => \RegAddrB_r[2]_i_7_n_0\
    );
\RegAddrB_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB888888888888"
    )
        port map (
      I0 => \RegAddrB_r_reg[2]_i_15_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \RegAddrB_r[2]_i_16_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_8_n_0\
    );
\RegAddrB_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00FFFFEF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => iorq_n_inv_i_7_n_0,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \RegAddrB_r_reg[2]_i_17_n_0\,
      O => \RegAddrB_r[2]_i_9_n_0\
    );
\RegAddrB_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => '1',
      D => \RegAddrB_r[0]_i_1_n_0\,
      Q => RegAddrB_r(0),
      R => '0'
    );
\RegAddrB_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => '1',
      D => \RegAddrB_r[1]_i_1_n_0\,
      Q => RegAddrB_r(1),
      R => '0'
    );
\RegAddrB_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => \RegAddrB_r[2]_i_1_n_0\,
      Q => RegAddrB_r(2),
      R => '0'
    );
\RegAddrB_r_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_25_n_0\,
      I1 => \RegAddrB_r[2]_i_26_n_0\,
      O => \RegAddrB_r_reg[2]_i_15_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrB_r_reg[2]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_27_n_0\,
      I1 => \RegAddrB_r[2]_i_28_n_0\,
      O => \RegAddrB_r_reg[2]_i_17_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrB_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_4_n_0\,
      I1 => \RegAddrB_r[2]_i_5_n_0\,
      O => Set_BusB_To(1),
      S => \ISet_reg_n_0_[1]\
    );
\RegAddrB_r_reg[2]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_30_n_0\,
      I1 => \RegAddrB_r[2]_i_31_n_0\,
      O => \RegAddrB_r_reg[2]_i_20_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrB_r_reg[2]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_32_n_0\,
      I1 => \RegAddrB_r[2]_i_33_n_0\,
      O => \RegAddrB_r_reg[2]_i_23_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\RegAddrB_r_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_6_n_0\,
      I1 => \RegAddrB_r[2]_i_7_n_0\,
      O => Set_BusB_To(2),
      S => \ISet_reg_n_0_[1]\
    );
\RegAddrC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFEF0"
    )
        port map (
      I0 => \XY_State_reg_n_0_[0]\,
      I1 => \XY_State_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[5]\,
      I3 => LDSPHL,
      I4 => JumpXY,
      I5 => Set_Addr_To(0),
      O => \RegAddrC[0]_i_1_n_0\
    );
\RegAddrC[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFEA"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_23_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \RegAddrC[0]_i_24_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_10_n_0\
    );
\RegAddrC[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EFEFFF004040"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_20_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \mcycles[0]_i_5_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrC[0]_i_25_n_0\,
      O => \RegAddrC[0]_i_11_n_0\
    );
\RegAddrC[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \RegAddrC[0]_i_18_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_26_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_12_n_0\
    );
\RegAddrC[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mcycles[0]_i_5_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \RegAddrC[0]_i_25_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      O => \RegAddrC[0]_i_13_n_0\
    );
\RegAddrC[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF73FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_14_n_0\
    );
\RegAddrC[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFD0FFFFFFFFFF"
    )
        port map (
      I0 => \BusB[7]_i_22_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \RegAddrC[0]_i_27_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_15_n_0\
    );
\RegAddrC[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \Read_To_Reg_r[2]_i_13_n_0\,
      I5 => mcycle,
      O => \RegAddrC[0]_i_16_n_0\
    );
\RegAddrC[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_17_n_0\
    );
\RegAddrC[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \RegAddrC[0]_i_28_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \RegAddrC[0]_i_29_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      O => \RegAddrC[0]_i_18_n_0\
    );
\RegAddrC[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3FFF7FF"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrC[0]_i_19_n_0\
    );
\RegAddrC[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \RegAddrC[0]_i_3_n_0\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \RegAddrC_reg[0]_i_4_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \RegAddrC[0]_i_5_n_0\,
      O => Set_Addr_To(0)
    );
\RegAddrC[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_20_n_0\
    );
\RegAddrC[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrC[0]_i_21_n_0\
    );
\RegAddrC[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrC[0]_i_22_n_0\
    );
\RegAddrC[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFF7FFFFFFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrC[0]_i_23_n_0\
    );
\RegAddrC[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF0000ABFFFFFF"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrC[0]_i_24_n_0\
    );
\RegAddrC[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => mcycle,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_25_n_0\
    );
\RegAddrC[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8CFF8F"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[4]_i_12_n_0\,
      I4 => mcycle,
      O => \RegAddrC[0]_i_26_n_0\
    );
\RegAddrC[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30007555"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrC[0]_i_27_n_0\
    );
\RegAddrC[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF07FFF"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => mcycle,
      O => \RegAddrC[0]_i_28_n_0\
    );
\RegAddrC[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F105F1F"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => mcycle,
      O => \RegAddrC[0]_i_29_n_0\
    );
\RegAddrC[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_6_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \RegAddrC[0]_i_7_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \RegAddrC[0]_i_8_n_0\,
      O => \RegAddrC[0]_i_3_n_0\
    );
\RegAddrC[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_11_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \RegAddrC[0]_i_7_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \RegAddrC[0]_i_12_n_0\,
      O => \RegAddrC[0]_i_5_n_0\
    );
\RegAddrC[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_13_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \RegAddrC[0]_i_14_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \RegAddrC[0]_i_15_n_0\,
      O => \RegAddrC[0]_i_6_n_0\
    );
\RegAddrC[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \RegAddrC[0]_i_16_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrC[0]_i_17_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_7_n_0\
    );
\RegAddrC[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \RegAddrC[0]_i_18_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_19_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_8_n_0\
    );
\RegAddrC[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFD5D"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_21_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \RegAddrC[0]_i_22_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_9_n_0\
    );
\RegAddrC[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Set_Addr_To(1),
      I1 => LDSPHL,
      I2 => JumpXY,
      I3 => \mcycle_reg_n_0_[5]\,
      O => \RegAddrC[1]_i_1_n_0\
    );
\RegAddrC[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBB8B888B"
    )
        port map (
      I0 => \RegAddrC[1]_i_12_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycles_reg[1]_i_12_n_0\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \RegAddrC[1]_i_10_n_0\
    );
\RegAddrC[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFB5040FAFB5051"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \RegAddrC[1]_i_15_n_0\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => mcycle,
      O => \RegAddrC[1]_i_12_n_0\
    );
\RegAddrC[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB888F8F"
    )
        port map (
      I0 => \RegAddrC[1]_i_16_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycles_reg[1]_i_12_n_0\,
      I4 => mcycle,
      O => \RegAddrC[1]_i_13_n_0\
    );
\RegAddrC[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2EE22EFFFFFFFF"
    )
        port map (
      I0 => \RegAddrC[1]_i_17_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \^ir_reg[5]_0\(0),
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrC[1]_i_14_n_0\
    );
\RegAddrC[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD1"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      O => \RegAddrC[1]_i_15_n_0\
    );
\RegAddrC[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      O => \RegAddrC[1]_i_16_n_0\
    );
\RegAddrC[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFFFFFF1F"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(0),
      I5 => mcycle,
      O => \RegAddrC[1]_i_17_n_0\
    );
\RegAddrC[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAFFE"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \RegAddrC[1]_i_5_n_0\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \RegAddrC[1]_i_6_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \RegAddrC[1]_i_3_n_0\
    );
\RegAddrC[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBB8B"
    )
        port map (
      I0 => \RegAddrC[1]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \RegAddrC[1]_i_8_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[1]_i_4_n_0\
    );
\RegAddrC[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAEFEFE"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \RegAddrC[1]_i_9_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => mcycle,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[1]_i_5_n_0\
    );
\RegAddrC[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F70FFFF7F700000"
    )
        port map (
      I0 => \BusB[7]_i_22_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \RegAddrC[1]_i_10_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \RegAddrC_reg[1]_i_11_n_0\,
      O => \RegAddrC[1]_i_6_n_0\
    );
\RegAddrC[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCDDDFDFD"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \RegAddrC[1]_i_7_n_0\
    );
\RegAddrC[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB7BFFBFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[1]_i_8_n_0\
    );
\RegAddrC[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF3FFFFFFF7"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => NMICycle_reg_n_0,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(2),
      I5 => mcycle,
      O => \RegAddrC[1]_i_9_n_0\
    );
\RegAddrC[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF55FE00FE00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[5]\,
      I1 => LDSPHL,
      I2 => JumpXY,
      I3 => \XY_State_reg_n_0_[1]\,
      I4 => \XY_State_reg_n_0_[0]\,
      I5 => Alternate_reg_n_0,
      O => \RegAddrC[2]_i_1_n_0\
    );
\RegAddrC[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrC[2]_i_3_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => JumpXY
    );
\RegAddrC[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[2]_i_3_n_0\
    );
\RegAddrC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => \RegAddrC[0]_i_1_n_0\,
      Q => AddrC(0),
      R => '0'
    );
\RegAddrC_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrC[0]_i_9_n_0\,
      I1 => \RegAddrC[0]_i_10_n_0\,
      O => \RegAddrC_reg[0]_i_4_n_0\,
      S => \IR_reg_n_0_[6]\
    );
\RegAddrC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => \RegAddrC[1]_i_1_n_0\,
      Q => AddrC(1),
      R => '0'
    );
\RegAddrC_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrC[1]_i_13_n_0\,
      I1 => \RegAddrC[1]_i_14_n_0\,
      O => \RegAddrC_reg[1]_i_11_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\RegAddrC_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrC[1]_i_3_n_0\,
      I1 => \RegAddrC[1]_i_4_n_0\,
      O => Set_Addr_To(1),
      S => \ISet_reg_n_0_[1]\
    );
\RegAddrC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => \RegAddrC[2]_i_1_n_0\,
      Q => AddrC(2),
      R => '0'
    );
\RegBusA_r[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^busack_reg_0\,
      O => cpu_busack
    );
\RegBusA_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(0),
      Q => RegBusA_r(0),
      R => '0'
    );
\RegBusA_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(10),
      Q => RegBusA_r(10),
      R => '0'
    );
\RegBusA_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(11),
      Q => RegBusA_r(11),
      R => '0'
    );
\RegBusA_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(12),
      Q => RegBusA_r(12),
      R => '0'
    );
\RegBusA_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(13),
      Q => RegBusA_r(13),
      R => '0'
    );
\RegBusA_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(14),
      Q => RegBusA_r(14),
      R => '0'
    );
\RegBusA_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(15),
      Q => RegBusA_r(15),
      R => '0'
    );
\RegBusA_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(1),
      Q => RegBusA_r(1),
      R => '0'
    );
\RegBusA_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(2),
      Q => RegBusA_r(2),
      R => '0'
    );
\RegBusA_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(3),
      Q => RegBusA_r(3),
      R => '0'
    );
\RegBusA_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(4),
      Q => RegBusA_r(4),
      R => '0'
    );
\RegBusA_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(5),
      Q => RegBusA_r(5),
      R => '0'
    );
\RegBusA_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(6),
      Q => RegBusA_r(6),
      R => '0'
    );
\RegBusA_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(7),
      Q => RegBusA_r(7),
      R => '0'
    );
\RegBusA_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(8),
      Q => RegBusA_r(8),
      R => '0'
    );
\RegBusA_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Q(1),
      CE => cpu_busack,
      D => RegBusA(9),
      Q => RegBusA_r(9),
      R => '0'
    );
\SP[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \SP[15]_i_3_n_0\,
      I2 => \SP[15]_i_4_n_0\,
      O => \SP[15]_i_1_n_0\
    );
\SP[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Read_To_Reg_r(0),
      I1 => i_reg_n_18,
      I2 => Read_To_Reg_r(2),
      I3 => Read_To_Reg_r(3),
      I4 => Read_To_Reg_r(1),
      O => \SP[15]_i_3_n_0\
    );
\SP[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBBBBB"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => LDSPHL,
      I2 => i_reg_n_66,
      I3 => p_3_in108_in,
      I4 => \SP[15]_i_7_n_0\,
      O => \SP[15]_i_4_n_0\
    );
\SP[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \SP[15]_i_8_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => LDSPHL
    );
\SP[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => \tstate_reg_n_0_[4]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      O => \SP[15]_i_7_n_0\
    );
\SP[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \SP[15]_i_8_n_0\
    );
\SP[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_0_in0,
      I1 => \F_reg[7]_0\(7),
      I2 => \tstate_reg_n_0_[3]\,
      O => SP16_B(15)
    );
\SP[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \SP[7]_i_3_n_0\,
      I2 => \SP[15]_i_4_n_0\,
      O => \SP[7]_i_1_n_0\
    );
\SP[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => Read_To_Reg_r(2),
      I1 => Read_To_Reg_r(3),
      I2 => Read_To_Reg_r(1),
      I3 => i_reg_n_18,
      I4 => Read_To_Reg_r(0),
      O => \SP[7]_i_3_n_0\
    );
\SP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_127,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[0]\
    );
\SP_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_117,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(2)
    );
\SP_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_116,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(3)
    );
\SP_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_115,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(4)
    );
\SP_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_114,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(5)
    );
\SP_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_113,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(6)
    );
\SP_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_112,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(7)
    );
\SP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_126,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[1]\
    );
\SP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_125,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[2]\
    );
\SP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_124,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[3]\
    );
\SP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_123,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[4]\
    );
\SP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_122,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[5]\
    );
\SP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_121,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[6]\
    );
\SP_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_120,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \SP_reg_n_0_[7]\
    );
\SP_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_119,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(0)
    );
\SP_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_118,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => data4(1)
    );
Save_ALU_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Save_ALU_r_i_2_n_0,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => Save_ALU_r_i_3_n_0,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => Save_ALU_r_reg_i_4_n_0,
      I5 => Save_ALU_r_i_5_n_0,
      O => Save_ALU_r
    );
Save_ALU_r_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFF4000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => Save_ALU_r_i_10_n_0
    );
Save_ALU_r_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => Save_ALU_r_i_14_n_0,
      I2 => \IR_reg_n_0_[1]\,
      I3 => PreserveC_r_i_5_n_0,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => Save_ALU_r_i_11_n_0
    );
Save_ALU_r_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => Save_ALU_r_i_15_n_0,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[1]_i_8_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => Save_ALU_r_i_12_n_0
    );
Save_ALU_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8FFC800C800C800"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \RegAddrB_r[2]_i_10_0\,
      I5 => mcycle,
      O => Save_ALU_r_i_13_n_0
    );
Save_ALU_r_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(2),
      O => Save_ALU_r_i_14_n_0
    );
Save_ALU_r_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      O => Save_ALU_r_i_15_n_0
    );
Save_ALU_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F800F0F8F800000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => Save_ALU_r_i_6_n_0,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => Save_ALU_r_i_8_n_0,
      O => Save_ALU_r_i_2_n_0
    );
Save_ALU_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBB000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => Save_ALU_r_i_9_n_0,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => Save_ALU_r_i_10_n_0,
      O => Save_ALU_r_i_3_n_0
    );
Save_ALU_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FFFF"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \tstate[6]_i_4_n_0\,
      O => Save_ALU_r_i_5_n_0
    );
Save_ALU_r_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      O => Save_ALU_r_i_6_n_0
    );
Save_ALU_r_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => mcycle,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      O => Save_ALU_r_i_7_n_0
    );
Save_ALU_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \ALU_Op_r[3]_i_5_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => PreserveC_r_i_4_n_0,
      I3 => \IR_reg_n_0_[2]\,
      I4 => Save_ALU_r_i_13_n_0,
      I5 => \IR_reg_n_0_[1]\,
      O => Save_ALU_r_i_8_n_0
    );
Save_ALU_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      O => Save_ALU_r_i_9_n_0
    );
Save_ALU_r_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => Save_ALU_r,
      Q => Save_ALU_r_reg_n_0
    );
Save_ALU_r_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => Save_ALU_r_i_11_n_0,
      I1 => Save_ALU_r_i_12_n_0,
      O => Save_ALU_r_reg_i_4_n_0,
      S => \IR_reg_n_0_[6]\
    );
\TmpAddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \F_reg[7]_0\(0),
      I1 => \TmpAddr[7]_i_3_n_0\,
      I2 => \^d\(0),
      I3 => \IR[7]_i_3_n_0\,
      I4 => SP16(0),
      I5 => \TmpAddr[7]_i_4_n_0\,
      O => \TmpAddr[0]_i_1_n_0\
    );
\TmpAddr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \F_reg[7]_0\(2),
      I1 => LDW,
      I2 => SP16(10),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[10]_i_1_n_0\
    );
\TmpAddr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \F_reg[7]_0\(3),
      I1 => LDW,
      I2 => SP16(11),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[11]_i_1_n_0\
    );
\TmpAddr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \F_reg[7]_0\(4),
      I1 => LDW,
      I2 => SP16(12),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[12]_i_1_n_0\
    );
\TmpAddr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \F_reg[7]_0\(5),
      I1 => LDW,
      I2 => SP16(13),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[13]_i_1_n_0\
    );
\TmpAddr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \F_reg[7]_0\(6),
      I1 => LDW,
      I2 => SP16(14),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[14]_i_1_n_0\
    );
\TmpAddr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => \^busack_reg_rep_0\,
      I1 => \tstate_reg_n_0_[3]\,
      I2 => LDW,
      I3 => \TmpAddr[15]_i_4_n_0\,
      O => \TmpAddr[15]_i_1_n_0\
    );
\TmpAddr[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      O => \TmpAddr[15]_i_10_n_0\
    );
\TmpAddr[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \TmpAddr[15]_i_11_n_0\
    );
\TmpAddr[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      O => \TmpAddr[15]_i_12_n_0\
    );
\TmpAddr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \F_reg[7]_0\(7),
      I1 => LDW,
      I2 => SP16(15),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[15]_i_2_n_0\
    );
\TmpAddr[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFBFBFBFBF"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => RstP,
      I4 => tstate(2),
      I5 => cpu_wait,
      O => \TmpAddr[15]_i_4_n_0\
    );
\TmpAddr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA040004"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \TmpAddr[15]_i_8_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \TmpAddr[15]_i_9_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \TmpAddr[15]_i_5_n_0\
    );
\TmpAddr[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \TmpAddr[15]_i_10_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \TmpAddr[15]_i_6_n_0\
    );
\TmpAddr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \TmpAddr[15]_i_11_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => RstP
    );
\TmpAddr[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \TmpAddr[15]_i_8_n_0\
    );
\TmpAddr[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000450000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \TmpAddr[15]_i_12_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \TmpAddr[15]_i_9_n_0\
    );
\TmpAddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(1),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^d\(1),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => \F_reg[7]_0\(1),
      O => \TmpAddr[1]_i_1_n_0\
    );
\TmpAddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(2),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^d\(2),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => \F_reg[7]_0\(2),
      O => \TmpAddr[2]_i_1_n_0\
    );
\TmpAddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \TmpAddr[3]_i_2_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \^d\(3),
      I3 => \TmpAddr[7]_i_3_n_0\,
      I4 => \F_reg[7]_0\(3),
      O => \TmpAddr[3]_i_1_n_0\
    );
\TmpAddr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => SP16(3),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \^ir_reg[5]_0\(0),
      O => \TmpAddr[3]_i_2_n_0\
    );
\TmpAddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \TmpAddr[4]_i_2_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \^d\(4),
      I3 => \TmpAddr[7]_i_3_n_0\,
      I4 => \F_reg[7]_0\(4),
      O => \TmpAddr[4]_i_1_n_0\
    );
\TmpAddr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => SP16(4),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \^ir_reg[5]_0\(1),
      O => \TmpAddr[4]_i_2_n_0\
    );
\TmpAddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \TmpAddr[5]_i_2_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \^d\(5),
      I3 => \TmpAddr[7]_i_3_n_0\,
      I4 => \F_reg[7]_0\(5),
      O => \TmpAddr[5]_i_1_n_0\
    );
\TmpAddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => SP16(5),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \^ir_reg[5]_0\(2),
      O => \TmpAddr[5]_i_2_n_0\
    );
\TmpAddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(6),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^d\(6),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => \F_reg[7]_0\(6),
      O => \TmpAddr[6]_i_1_n_0\
    );
\TmpAddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555540055555555"
    )
        port map (
      I0 => \^busack_reg_rep_0\,
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => XY_Ind_i_2_n_0,
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => \TmpAddr[15]_i_4_n_0\,
      O => \TmpAddr[7]_i_1_n_0\
    );
\TmpAddr[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(2),
      O => \TmpAddr[7]_i_10_n_0\
    );
\TmpAddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(7),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^d\(7),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => \F_reg[7]_0\(7),
      O => \TmpAddr[7]_i_2_n_0\
    );
\TmpAddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20002000200020"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \TmpAddr[7]_i_5_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \TmpAddr[7]_i_6_n_0\,
      O => \TmpAddr[7]_i_3_n_0\
    );
\TmpAddr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcycle_reg_n_0_[5]\,
      I1 => \tstate_reg_n_0_[3]\,
      O => \TmpAddr[7]_i_4_n_0\
    );
\TmpAddr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \TmpAddr[7]_i_7_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \TmpAddr[7]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \TmpAddr[7]_i_9_n_0\,
      O => \TmpAddr[7]_i_5_n_0\
    );
\TmpAddr[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000804080"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \TmpAddr[7]_i_6_n_0\
    );
\TmpAddr[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88CC0000B8FF0000"
    )
        port map (
      I0 => \TmpAddr[7]_i_10_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \TmpAddr[15]_i_12_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \TmpAddr[7]_i_7_n_0\
    );
\TmpAddr[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222A22"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(2),
      I5 => \IR_reg_n_0_[1]\,
      O => \TmpAddr[7]_i_8_n_0\
    );
\TmpAddr[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \TmpAddr[7]_i_9_n_0\
    );
\TmpAddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => SP16(8),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => LDW,
      I4 => \F_reg[7]_0\(0),
      O => \TmpAddr[8]_i_1_n_0\
    );
\TmpAddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \F_reg[7]_0\(1),
      I1 => LDW,
      I2 => SP16(9),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[9]_i_1_n_0\
    );
\TmpAddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[0]_i_1_n_0\,
      Q => data0(0)
    );
\TmpAddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[10]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[10]\
    );
\TmpAddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[11]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[11]\
    );
\TmpAddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[12]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[12]\
    );
\TmpAddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[13]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[13]\
    );
\TmpAddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[14]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[14]\
    );
\TmpAddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[15]_i_2_n_0\,
      Q => \TmpAddr_reg_n_0_[15]\
    );
\TmpAddr_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TmpAddr[15]_i_5_n_0\,
      I1 => \TmpAddr[15]_i_6_n_0\,
      O => LDW,
      S => \ISet_reg_n_0_[1]\
    );
\TmpAddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[1]_i_1_n_0\,
      Q => data0(1)
    );
\TmpAddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[2]_i_1_n_0\,
      Q => data0(2)
    );
\TmpAddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[3]_i_1_n_0\,
      Q => data0(3)
    );
\TmpAddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[4]_i_1_n_0\,
      Q => data0(4)
    );
\TmpAddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[5]_i_1_n_0\,
      Q => data0(5)
    );
\TmpAddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[6]_i_1_n_0\,
      Q => data0(6)
    );
\TmpAddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[7]_i_2_n_0\,
      Q => data0(7)
    );
\TmpAddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[8]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[8]\
    );
\TmpAddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \TmpAddr[9]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[9]\
    );
XY_Ind_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB00005500"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => XY_Ind_i_2_n_0,
      I2 => Prefix(0),
      I3 => \mcycle_reg_n_0_[5]\,
      I4 => \IR[7]_i_3_n_0\,
      I5 => XY_Ind_reg_n_0,
      O => XY_Ind_i_1_n_0
    );
XY_Ind_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => \mcycle_reg[0]_rep_n_0\,
      O => XY_Ind_i_2_n_0
    );
XY_Ind_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => XY_Ind_i_1_n_0,
      Q => XY_Ind_reg_n_0
    );
\XY_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFCFCF10000000"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \^busack_reg_0\,
      I2 => XY_Ind_i_2_n_0,
      I3 => Prefix(1),
      I4 => Prefix(0),
      I5 => \XY_State_reg_n_0_[0]\,
      O => \XY_State[0]_i_1_n_0\
    );
\XY_State[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFCFCF20000000"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \^busack_reg_0\,
      I2 => XY_Ind_i_2_n_0,
      I3 => Prefix(1),
      I4 => Prefix(0),
      I5 => \XY_State_reg_n_0_[1]\,
      O => \XY_State[1]_i_1_n_0\
    );
\XY_State_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => \XY_State[0]_i_1_n_0\,
      Q => \XY_State_reg_n_0_[0]\
    );
\XY_State_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \IR_reg[0]_rep__0_0\,
      D => \XY_State[1]_i_1_n_0\,
      Q => \XY_State_reg_n_0_[1]\
    );
Z16_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \ALU_Op_r_reg[0]_i_2_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => \ALU_Op_r_reg[2]_i_2_n_0\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Z16_r0
    );
Z16_r_reg: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => Z16_r0,
      Q => Z16_r
    );
\bgm_port[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87888777FFFFFFFF"
    )
        port map (
      I0 => \bgm_port_reg[4]\(0),
      I1 => \bgm_port_reg[4]\(1),
      I2 => \dma_addr_reg[3][15]\(0),
      I3 => \^busack_reg_rep_0\,
      I4 => \^dout_reg[7]_0\(0),
      I5 => rst_n,
      O => \rom_bank_sel_reg[0]\
    );
\bgm_port[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87888777FFFFFFFF"
    )
        port map (
      I0 => \bgm_port_reg[4]\(0),
      I1 => \bgm_port_reg[4]\(1),
      I2 => \dma_addr_reg[3][15]\(1),
      I3 => \^busack_reg_rep_0\,
      I4 => \^dout_reg[7]_0\(1),
      I5 => rst_n,
      O => \rom_bank_sel_reg[0]_0\
    );
\bgm_port[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87888777FFFFFFFF"
    )
        port map (
      I0 => \bgm_port_reg[4]\(0),
      I1 => \bgm_port_reg[4]\(1),
      I2 => \dma_addr_reg[3][15]\(2),
      I3 => \^busack_reg_rep_0\,
      I4 => \^dout_reg[7]_0\(2),
      I5 => rst_n,
      O => \rom_bank_sel_reg[0]_1\
    );
\bgm_port[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bgm_port[3]_i_4_n_0\,
      I1 => rst_n,
      O => rst_n_0
    );
\bgm_port[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87888777FFFFFFFF"
    )
        port map (
      I0 => \bgm_port_reg[4]\(0),
      I1 => \bgm_port_reg[4]\(1),
      I2 => \dma_addr_reg[3][15]\(3),
      I3 => \^busack_reg_rep_0\,
      I4 => \^dout_reg[7]_0\(3),
      I5 => rst_n,
      O => \rom_bank_sel_reg[0]_2\
    );
\bgm_port[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][14]\,
      I1 => \io_bus[dslave][7]_i_3_n_0\,
      I2 => \^m_obus_reg[addr][8]\,
      I3 => \^m_obus_reg[addr][7]\,
      I4 => \^wr_n_reg\,
      I5 => rst_n,
      O => \bgm_port[3]_i_4_n_0\
    );
\bgm_port[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \^master_out[dmaster]\(3),
      I1 => \bgm_port_reg[4]\(0),
      I2 => \bgm_port_reg[4]\(1),
      I3 => \bgm_port[3]_i_4_n_0\,
      I4 => \bgm_port_reg[4]_0\,
      O => \rom_bank_sel_reg[0]_3\
    );
cpu_wait_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \cpu_bus[addr]\(14),
      I1 => \cpu_bus[addr]\(11),
      I2 => \cpu_bus[addr]\(13),
      I3 => cpu_wait_i_3_n_0,
      O => \A_reg[14]_0\
    );
cpu_wait_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \cpu_bus[addr]\(10),
      I1 => \debug_cpu_sig[5]\,
      I2 => \cpu_bus[addr]\(12),
      I3 => \cpu_bus[addr]\(15),
      O => cpu_wait_i_3_n_0
    );
\cref[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][0]\,
      I1 => \cref[0]_i_2_n_0\,
      I2 => \cref[0]_i_3_n_0\,
      I3 => \cref[0]_i_4_n_0\,
      I4 => \cref_reg[1]_0\(0),
      O => \cref_reg[0]\
    );
\cref[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => \debug_ahi[7]\(6),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(4),
      I3 => \debug_ahi[7]\(5),
      I4 => \^a_reg[6]_0\(3),
      I5 => \^wr_n_reg\,
      O => \cref[0]_i_2_n_0\
    );
\cref[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^m_obus_reg[addr][0]\,
      I1 => \^m_obus_reg[addr][3]\,
      I2 => \^m_obus_reg[addr][7]\,
      I3 => \^m_obus_reg[addr][4]\,
      I4 => \^m_obus_reg[addr][15]\,
      I5 => \^addra\(2),
      O => \cref[0]_i_3_n_0\
    );
\cref[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \debug_enables[4]_INST_0_i_3_n_0\,
      I1 => \^m_obus_reg[addr][2]\,
      I2 => \^m_obus_reg[addr][1]\,
      I3 => \^m_obus_reg[addr][8]\,
      I4 => \^m_obus_reg[addr][10]\,
      O => \cref[0]_i_4_n_0\
    );
\cref[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][0]\,
      I1 => \sfx_port[1]_i_2_n_0\,
      I2 => \cref[1]_i_2_n_0\,
      I3 => \debug_cpu_sig[5]_INST_0_i_2_n_0\,
      I4 => \cref_reg[1]_0\(1),
      O => \cref_reg[1]\
    );
\cref[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][1]\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[addr][2]\,
      I3 => \^addra\(3),
      I4 => \^m_obus_reg[addr][15]\,
      I5 => \^m_obus_reg[addr][7]\,
      O => \cref[1]_i_2_n_0\
    );
\debug_ahi[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(8),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(8),
      O => \^m_obus_reg[addr][8]\
    );
\debug_ahi[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(9),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(9),
      O => \^addra\(2)
    );
\debug_ahi[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(10),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(10),
      O => \^m_obus_reg[addr][10]\
    );
\debug_ahi[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(11),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(11),
      O => \^addra\(3)
    );
\debug_ahi[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(12),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(12),
      O => \^addra\(4)
    );
\debug_ahi[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(13),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(13),
      O => \^m_obus_reg[addr][13]\
    );
\debug_ahi[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(14),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(14),
      O => \^addra\(5)
    );
\debug_ahi[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(15),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(15),
      O => \^m_obus_reg[addr][15]\
    );
\debug_alo[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(0),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(0),
      O => \^m_obus_reg[addr][0]\
    );
\debug_alo[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(1),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(1),
      O => \^m_obus_reg[addr][1]\
    );
\debug_alo[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(2),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(0),
      O => \^m_obus_reg[addr][2]\
    );
\debug_alo[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(3),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(1),
      O => \^m_obus_reg[addr][3]\
    );
\debug_alo[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(4),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(2),
      O => \^m_obus_reg[addr][4]\
    );
\debug_alo[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(5),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(3),
      O => \^addra\(0)
    );
\debug_alo[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(6),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(4),
      O => \^addra\(1)
    );
\debug_alo[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \debug_ahi[7]\(7),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(7),
      O => \^m_obus_reg[addr][7]\
    );
\debug_cpu_sig[4]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cpu_m1,
      O => debug_cpu_sig(0)
    );
\debug_cpu_sig[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \debug_cpu_sig[5]_INST_0_i_1_n_0\,
      I1 => \debug_cpu_sig[5]\,
      I2 => \^a_reg[10]_0\,
      O => debug_cpu_sig(1)
    );
\debug_cpu_sig[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000101010"
    )
        port map (
      I0 => \debug_cpu_sig[5]_INST_0_i_2_n_0\,
      I1 => \^m_obus_reg[addr][15]\,
      I2 => cpu_wait,
      I3 => \debug_ahi[7]\(11),
      I4 => \^busack_reg_0\,
      I5 => \cpu_bus[addr]\(11),
      O => \debug_cpu_sig[5]_INST_0_i_1_n_0\
    );
\debug_cpu_sig[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFFFFFF5FFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][13]\,
      I1 => \debug_ahi[7]\(14),
      I2 => \cpu_bus[addr]\(14),
      I3 => \cpu_bus[addr]\(12),
      I4 => \^busack_reg_rep_0\,
      I5 => \debug_ahi[7]\(12),
      O => \debug_cpu_sig[5]_INST_0_i_2_n_0\
    );
\debug_dmaster[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(0),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(0),
      O => \^m_obus_reg[dmaster][0]\
    );
\debug_dmaster[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(1),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(1),
      O => \^master_out[dmaster]\(0)
    );
\debug_dmaster[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(2),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(2),
      O => \^master_out[dmaster]\(1)
    );
\debug_dmaster[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(3),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(3),
      O => \^master_out[dmaster]\(2)
    );
\debug_dmaster[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(4),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(4),
      O => \^master_out[dmaster]\(3)
    );
\debug_dmaster[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(5),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(5),
      O => \^master_out[dmaster]\(4)
    );
\debug_dmaster[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(6),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(6),
      O => \^master_out[dmaster]\(5)
    );
\debug_dmaster[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(7),
      I1 => \^busack_reg_0\,
      I2 => \^dout_reg[7]_0\(7),
      O => \^master_out[dmaster]\(6)
    );
\debug_dslave[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \di_reg_reg[0]\,
      I1 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I2 => \dma_slave_bus[dslave]\(0),
      I3 => \debug_dslave[7]_INST_0_i_3_n_0\,
      I4 => \di_reg_reg[7]\(0),
      I5 => \debug_dslave[7]_INST_0_i_4_n_0\,
      O => \^d\(0)
    );
\debug_dslave[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \di_reg_reg[1]\,
      I1 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I2 => \dma_slave_bus[dslave]\(1),
      I3 => \debug_dslave[7]_INST_0_i_3_n_0\,
      I4 => \di_reg_reg[7]\(1),
      I5 => \debug_dslave[7]_INST_0_i_4_n_0\,
      O => \^d\(1)
    );
\debug_dslave[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \di_reg_reg[2]\,
      I1 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I2 => \dma_slave_bus[dslave]\(2),
      I3 => \debug_dslave[7]_INST_0_i_3_n_0\,
      I4 => \di_reg_reg[7]\(2),
      I5 => \debug_dslave[7]_INST_0_i_4_n_0\,
      O => \^d\(2)
    );
\debug_dslave[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \di_reg_reg[3]\,
      I1 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I2 => \dma_slave_bus[dslave]\(3),
      I3 => \debug_dslave[7]_INST_0_i_3_n_0\,
      I4 => \di_reg_reg[7]\(3),
      I5 => \debug_dslave[7]_INST_0_i_4_n_0\,
      O => \^d\(3)
    );
\debug_dslave[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \di_reg_reg[4]\,
      I1 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I2 => \dma_slave_bus[dslave]\(4),
      I3 => \debug_dslave[7]_INST_0_i_3_n_0\,
      I4 => \di_reg_reg[7]\(4),
      I5 => \debug_dslave[7]_INST_0_i_4_n_0\,
      O => \^d\(4)
    );
\debug_dslave[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444444444"
    )
        port map (
      I0 => \di_reg_reg[5]\,
      I1 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I2 => \debug_dslave[5]_INST_0_i_2_n_0\,
      I3 => \^cpu_wait_reg\,
      I4 => \dma_slave_bus[dslave]\(5),
      I5 => \^a_reg[10]_0\,
      O => \^d\(5)
    );
\debug_dslave[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cpu_wait,
      I1 => \^m_obus_reg[addr][14]\,
      O => \debug_dslave[5]_INST_0_i_2_n_0\
    );
\debug_dslave[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001DFF"
    )
        port map (
      I0 => \cpu_bus[addr]\(10),
      I1 => \^busack_reg_rep_0\,
      I2 => \debug_ahi[7]\(10),
      I3 => \debug_cpu_sig[5]_INST_0_i_1_n_0\,
      I4 => \debug_dslave[5]_INST_0_i_2_n_0\,
      I5 => \^wea\(0),
      O => \^a_reg[10]_0\
    );
\debug_dslave[5]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \debug_cpu_sig[5]_INST_0_i_2_n_0\,
      I1 => \^m_obus_reg[addr][10]\,
      I2 => \^addra\(3),
      I3 => \^m_obus_reg[addr][15]\,
      I4 => \^addra\(2),
      O => \^m_obus_reg[addr][14]\
    );
\debug_dslave[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \di_reg_reg[6]\,
      I1 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I2 => \dma_slave_bus[dslave]\(6),
      I3 => \debug_dslave[7]_INST_0_i_3_n_0\,
      I4 => \di_reg_reg[7]\(5),
      I5 => \debug_dslave[7]_INST_0_i_4_n_0\,
      O => \^d\(6)
    );
\debug_dslave[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \debug_dslave[7]_INST_0_i_1_n_0\,
      I1 => \di_reg_reg[7]_0\,
      I2 => \dma_slave_bus[dslave]\(7),
      I3 => \debug_dslave[7]_INST_0_i_3_n_0\,
      I4 => \di_reg_reg[7]\(6),
      I5 => \debug_dslave[7]_INST_0_i_4_n_0\,
      O => \^d\(7)
    );
\debug_dslave[7]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \debug_dslave[5]_INST_0_i_2_n_0\,
      I1 => \^cpu_wait_reg\,
      I2 => \^debug_enables\(4),
      O => \debug_dslave[7]_INST_0_i_1_n_0\
    );
\debug_dslave[7]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \cpu_bus[addr]\(10),
      I1 => \debug_ahi[7]\(10),
      I2 => \cpu_bus[addr]\(11),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(11),
      O => \debug_dslave[7]_INST_0_i_10_n_0\
    );
\debug_dslave[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => \^m_obus_reg[addr][8]\,
      I1 => \^addra\(2),
      I2 => \debug_ahi[7]\(14),
      I3 => \^busack_reg_0\,
      I4 => \cpu_bus[addr]\(14),
      I5 => \^m_obus_reg[addr][7]\,
      O => \debug_dslave[7]_INST_0_i_11_n_0\
    );
\debug_dslave[7]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \^a_reg[6]_0\(1),
      I1 => \debug_ahi[7]\(3),
      I2 => \^a_reg[6]_0\(0),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(2),
      O => \debug_dslave[7]_INST_0_i_12_n_0\
    );
\debug_dslave[7]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \debug_dslave[7]_INST_0_i_6_n_0\,
      I1 => \debug_dslave[7]_INST_0_i_7_n_0\,
      O => \debug_dslave[7]_INST_0_i_3_n_0\
    );
\debug_dslave[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \debug_dslave[7]_INST_0_i_6_n_0\,
      I1 => \debug_enables[4]_INST_0_i_3_n_0\,
      I2 => \^m_obus_reg[addr][10]\,
      I3 => \^m_obus_reg[addr][15]\,
      I4 => cpu_wait,
      I5 => \^addra\(2),
      O => \debug_dslave[7]_INST_0_i_4_n_0\
    );
\debug_dslave[7]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \debug_dslave[7]_INST_0_i_7_n_0\,
      I1 => \debug_cpu_sig[5]_INST_0_i_1_n_0\,
      O => cpu_wait_reg_0
    );
\debug_dslave[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000808080"
    )
        port map (
      I0 => \debug_dslave[7]_INST_0_i_8_n_0\,
      I1 => cpu_wait,
      I2 => \debug_enables[4]_INST_0_i_3_n_0\,
      I3 => \debug_ahi[7]\(15),
      I4 => \^busack_reg_0\,
      I5 => \cpu_bus[addr]\(15),
      O => \debug_dslave[7]_INST_0_i_6_n_0\
    );
\debug_dslave[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => cpu_wait,
      I1 => \debug_dslave[7]_INST_0_i_9_n_0\,
      I2 => \debug_dslave[7]_INST_0_i_10_n_0\,
      I3 => \^m_obus_reg[addr][13]\,
      I4 => \^addra\(4),
      I5 => \debug_dslave[7]_INST_0_i_11_n_0\,
      O => \debug_dslave[7]_INST_0_i_7_n_0\
    );
\debug_dslave[7]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^m_obus_reg[addr][4]\,
      I1 => \^a_reg[5]_0\,
      I2 => \^addra\(2),
      I3 => \^m_obus_reg[addr][10]\,
      I4 => \^m_obus_reg[addr][8]\,
      I5 => \^m_obus_reg[addr][7]\,
      O => \debug_dslave[7]_INST_0_i_8_n_0\
    );
\debug_dslave[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]\,
      I1 => \^addra\(1),
      I2 => \^a_reg[0]_1\,
      I3 => \^m_obus_reg[addr][4]\,
      I4 => \^addra\(0),
      I5 => \debug_dslave[7]_INST_0_i_12_n_0\,
      O => \debug_dslave[7]_INST_0_i_9_n_0\
    );
\debug_enables[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000757F0000"
    )
        port map (
      I0 => \^m_obus_reg[addr][13]\,
      I1 => \debug_ahi[7]\(14),
      I2 => \^busack_reg_0\,
      I3 => \cpu_bus[addr]\(14),
      I4 => cpu_wait,
      I5 => \^m_obus_reg[addr][15]\,
      O => \^debug_enables\(0)
    );
\debug_enables[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000150000000000"
    )
        port map (
      I0 => \^addra\(4),
      I1 => \^m_obus_reg[addr][10]\,
      I2 => \^addra\(3),
      I3 => \debug_enables[1]_INST_0_i_1_n_0\,
      I4 => \^m_obus_reg[addr][15]\,
      I5 => cpu_wait,
      O => \^wea\(0)
    );
\debug_enables[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \cpu_bus[addr]\(14),
      I1 => \debug_ahi[7]\(14),
      I2 => \cpu_bus[addr]\(13),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(13),
      O => \debug_enables[1]_INST_0_i_1_n_0\
    );
\debug_enables[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \debug_cpu_sig[5]_INST_0_i_1_n_0\,
      I1 => \cpu_bus[addr]\(10),
      I2 => \^busack_reg_0\,
      I3 => \debug_ahi[7]\(10),
      O => \^debug_enables\(1)
    );
\debug_enables[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \cpu_bus[addr]\(10),
      I1 => \^busack_reg_rep_0\,
      I2 => \debug_ahi[7]\(10),
      I3 => \debug_cpu_sig[5]_INST_0_i_1_n_0\,
      O => \^debug_enables\(2)
    );
\debug_enables[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \debug_enables[4]_INST_0_i_1_n_0\,
      I1 => cpu_wait,
      I2 => \^m_obus_reg[addr][10]\,
      I3 => \debug_enables[4]_INST_0_i_2_n_0\,
      I4 => \debug_enables[4]_INST_0_i_3_n_0\,
      I5 => \debug_enables[4]_INST_0_i_4_n_0\,
      O => \^cpu_wait_reg\
    );
\debug_enables[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \cpu_bus[addr]\(8),
      I1 => \debug_ahi[7]\(8),
      I2 => \cpu_bus[addr]\(7),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(7),
      O => \debug_enables[4]_INST_0_i_1_n_0\
    );
\debug_enables[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \cpu_bus[addr]\(15),
      I1 => \debug_ahi[7]\(15),
      I2 => \cpu_bus[addr]\(9),
      I3 => \^busack_reg_rep_0\,
      I4 => \debug_ahi[7]\(9),
      O => \debug_enables[4]_INST_0_i_2_n_0\
    );
\debug_enables[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8308800"
    )
        port map (
      I0 => \debug_ahi[7]\(13),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(13),
      I3 => \debug_ahi[7]\(14),
      I4 => \cpu_bus[addr]\(14),
      I5 => \sfx_port[2]_i_2_n_0\,
      O => \debug_enables[4]_INST_0_i_3_n_0\
    );
\debug_enables[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => \debug_ahi[7]\(6),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(4),
      I3 => \debug_ahi[7]\(5),
      I4 => \^a_reg[6]_0\(3),
      I5 => \^m_obus_reg[addr][4]\,
      O => \debug_enables[4]_INST_0_i_4_n_0\
    );
\debug_enables[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \debug_dslave[5]_INST_0_i_2_n_0\,
      I1 => rdn_d_reg,
      I2 => \^busack_reg_0\,
      I3 => \dma_master_bus[rdn]\,
      O => \^debug_enables\(3)
    );
\debug_enables[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \debug_dslave[5]_INST_0_i_2_n_0\,
      I1 => mem_reg_0,
      I2 => \^busack_reg_0\,
      I3 => \dma_master_bus[wrn]\,
      O => \^wr_n_reg\
    );
\debug_enables[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \debug_enables[7]_INST_0_i_1_n_0\,
      I1 => \debug_enables[7]_INST_0_i_2_n_0\,
      I2 => \^addra\(2),
      I3 => cpu_wait,
      I4 => \^m_obus_reg[addr][8]\,
      I5 => \^m_obus_reg[addr][7]\,
      O => \^debug_enables\(4)
    );
\debug_enables[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \debug_enables[7]_INST_0_i_3_n_0\,
      I1 => \^m_obus_reg[addr][13]\,
      I2 => \^m_obus_reg[addr][15]\,
      I3 => \^m_obus_reg[addr][10]\,
      I4 => \^addra\(1),
      I5 => \debug_enables[7]_INST_0_i_4_n_0\,
      O => \debug_enables[7]_INST_0_i_1_n_0\
    );
\debug_enables[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \^a_reg[6]_0\(3),
      I1 => \debug_ahi[7]\(5),
      I2 => \cpu_bus[addr]\(14),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(14),
      O => \debug_enables[7]_INST_0_i_2_n_0\
    );
\debug_enables[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47CF77FF"
    )
        port map (
      I0 => \debug_ahi[7]\(12),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(12),
      I3 => \debug_ahi[7]\(11),
      I4 => \cpu_bus[addr]\(11),
      I5 => \^a_reg[0]_1\,
      O => \debug_enables[7]_INST_0_i_3_n_0\
    );
\debug_enables[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \^m_obus_reg[addr][2]\,
      I1 => \debug_ahi[7]\(4),
      I2 => \^busack_reg_rep_0\,
      I3 => \^a_reg[6]_0\(2),
      I4 => \debug_ahi[7]\(3),
      I5 => \^a_reg[6]_0\(1),
      O => \debug_enables[7]_INST_0_i_4_n_0\
    );
\di_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => write,
      I1 => no_read,
      I2 => cpu_wait,
      I3 => tstate(2),
      O => E(0)
    );
\dma_addr[0][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \dma_addr_reg[0][7]\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[addr][1]\,
      I3 => \^m_obus_reg[addr][2]\,
      I4 => \^m_obus_reg[addr][3]\,
      I5 => \^m_obus_reg[wrn]\,
      O => \htiming_reg[1]_0\
    );
\dma_addr[1][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][2]\,
      I1 => \^m_obus_reg[wrn]\,
      I2 => Q(1),
      I3 => cpuclk_d,
      I4 => \^m_obus_reg[addr][0]\,
      I5 => \^m_obus_reg[addr][1]\,
      O => \htiming_reg[1]_1\
    );
\dma_addr[2][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(2),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(2),
      O => \m_obus_reg[dmaster][7]\(2)
    );
\dma_addr[2][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(3),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(3),
      O => \m_obus_reg[dmaster][7]\(3)
    );
\dma_addr[2][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(4),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(4),
      O => \m_obus_reg[dmaster][7]\(4)
    );
\dma_addr[2][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(5),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(5),
      O => \m_obus_reg[dmaster][7]\(5)
    );
\dma_addr[2][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(6),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(6),
      O => \m_obus_reg[dmaster][7]\(6)
    );
\dma_addr[2][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(7),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(7),
      O => \m_obus_reg[dmaster][7]\(7)
    );
\dma_addr[2][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][1]\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[wrn]\,
      I3 => \^m_obus_reg[addr][2]\,
      I4 => \dma_addr_reg[0][7]\,
      O => \m_obus_reg[addr][1]_0\
    );
\dma_addr[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(0),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(0),
      O => \m_obus_reg[dmaster][7]\(0)
    );
\dma_addr[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg[3][15]\(1),
      I1 => \^busack_reg_rep_0\,
      I2 => \^dout_reg[7]_0\(1),
      O => \m_obus_reg[dmaster][7]\(1)
    );
\dma_addr[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^m_obus_reg[addr][3]\,
      I1 => \dma_addr_reg[3][0]\,
      I2 => \^m_obus_reg[addr][1]\,
      I3 => \^m_obus_reg[addr][0]\,
      I4 => cpu_clk_rise,
      I5 => \dma_addr[3][7]_i_3_n_0\,
      O => \m_obus_reg[addr][3]_1\(0)
    );
\dma_addr[3][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => \dma_master_bus[wrn]\,
      I2 => \^a_reg[6]_0\(0),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(2),
      O => \dma_addr[3][7]_i_3_n_0\
    );
\dma_cnt[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \dma_cnt_reg[0][13]\,
      I1 => \dma_cnt[0][13]_i_4_n_0\,
      I2 => cpu_clk_rise,
      I3 => \dma_cnt_reg[2][13]\,
      I4 => \^m_obus_reg[addr][0]\,
      I5 => \^m_obus_reg[addr][1]\,
      O => \htiming_reg[1]\(0)
    );
\dma_cnt[0][13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => \^m_obus_reg[addr][2]\,
      I1 => \debug_ahi[7]\(3),
      I2 => \^a_reg[6]_0\(1),
      I3 => mem_reg_0,
      I4 => \^busack_reg_rep_0\,
      I5 => \dma_master_bus[wrn]\,
      O => \dma_cnt[0][13]_i_4_n_0\
    );
\dma_cnt[0][13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => mem_reg_0,
      I1 => \dma_master_bus[wrn]\,
      I2 => rdn_d_reg,
      I3 => \^busack_reg_0\,
      I4 => \dma_master_bus[rdn]\,
      O => wr_n_reg_1
    );
\dma_cnt[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \dma_cnt[0][13]_i_4_n_0\,
      I1 => cpu_clk_rise,
      I2 => \dma_cnt_reg[2][13]\,
      I3 => \^m_obus_reg[addr][1]\,
      I4 => \^m_obus_reg[addr][0]\,
      I5 => \dma_cnt_reg[1][13]\,
      O => dma_cnt
    );
\dma_cnt[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^m_obus_reg[addr][1]\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \dma_cnt_reg[2][13]\,
      I3 => cpu_clk_rise,
      I4 => \dma_addr[3][7]_i_3_n_0\,
      I5 => \^m_obus_reg[addr][3]\,
      O => \m_obus_reg[addr][1]_1\
    );
\dma_cnt[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \dma_cnt[3][0]_i_3_n_0\,
      I1 => \dma_cnt_reg[2][13]\,
      I2 => cpu_clk_rise,
      I3 => \^m_obus_reg[wrn]\,
      I4 => \^m_obus_reg[addr][2]\,
      I5 => \^m_obus_reg[addr][3]\,
      O => \A_reg[0]_0\
    );
\dma_cnt[3][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \cpu_bus[addr]\(0),
      I1 => \debug_ahi[7]\(0),
      I2 => \cpu_bus[addr]\(1),
      I3 => \^busack_reg_rep_0\,
      I4 => \debug_ahi[7]\(1),
      O => \dma_cnt[3][0]_i_3_n_0\
    );
\dma_mode[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][1]\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \dma_cnt_reg[2][13]\,
      I3 => cpuclk_d,
      I4 => Q(1),
      I5 => \dma_cnt[0][13]_i_4_n_0\,
      O => cpuclk_d_reg_0
    );
\dma_mode[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][0]\,
      I1 => \^m_obus_reg[addr][1]\,
      I2 => \dma_cnt_reg[2][13]\,
      I3 => cpuclk_d,
      I4 => Q(1),
      I5 => \dma_cnt[0][13]_i_4_n_0\,
      O => cpuclk_d_reg
    );
dma_rdy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \cpu_bus[addr]\(1),
      I1 => \debug_ahi[7]\(1),
      I2 => \cpu_bus[addr]\(0),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(0),
      O => \A_reg[1]_0\
    );
\dout[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_77,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[0]_i_2_n_0\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[4]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[0]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[0]\,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_76,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[1]_i_2_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[5]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[1]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_75,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[2]_i_2_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[6]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[2]\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_74,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[7]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[3]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[3]\,
      O => \dout[3]_i_2_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_73,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[4]_i_2_n_0\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[0]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[0]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[4]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_71,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[5]_i_2_n_0\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[1]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[1]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[5]\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_70,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[2]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[2]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[6]\,
      O => \dout[6]_i_2_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4454"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \dout[7]_i_3_n_0\,
      I2 => tstate(1),
      I3 => Auto_Wait_t1_reg_n_0,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_69,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[7]_i_4_n_0\,
      O => \dout[7]_i_2_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Read_To_Reg_r(3),
      I1 => Read_To_Reg_r(1),
      I2 => Read_To_Reg_r(2),
      I3 => i_reg_n_18,
      I4 => Read_To_Reg_r(0),
      O => \dout[7]_i_3_n_0\
    );
\dout[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[3]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[3]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[7]\,
      O => \dout[7]_i_4_n_0\
    );
\dout[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \dout[7]_i_7_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => I_RRD
    );
\dout[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \dout[7]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => I_RLD
    );
\dout[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => i_reg_n_28,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \dout[7]_i_7_n_0\
    );
\dout[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \ACC[7]_i_12_n_0\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \dout[7]_i_8_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[0]_i_1_n_0\,
      Q => \^dout_reg[7]_0\(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[1]_i_1_n_0\,
      Q => \^dout_reg[7]_0\(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[2]_i_1_n_0\,
      Q => \^dout_reg[7]_0\(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[3]_i_1_n_0\,
      Q => \^dout_reg[7]_0\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[4]_i_1_n_0\,
      Q => \^dout_reg[7]_0\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[5]_i_1_n_0\,
      Q => \^dout_reg[7]_0\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[6]_i_1_n_0\,
      Q => \^dout_reg[7]_0\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \dout[7]_i_2_n_0\,
      Q => \^dout_reg[7]_0\(7)
    );
first_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0047000000"
    )
        port map (
      I0 => \debug_ahi[7]\(3),
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[6]_0\(1),
      I3 => rst_n,
      I4 => \dmac/first_last0\,
      I5 => \first_last__0\,
      O => \m_obus_reg[addr][3]_0\
    );
first_last_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \^cpu_wait_reg\,
      I1 => cpu_clk_rise,
      I2 => \^m_obus_reg[wrn]\,
      I3 => wrn_d,
      I4 => rdn_d,
      I5 => \^slave_shared_master_bus[rdn]\,
      O => \dmac/first_last0\
    );
flip_ena_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][1]\,
      I1 => \^m_obus_reg[addr][3]\,
      I2 => flip_ena_i_3_n_0,
      I3 => \^a_reg[5]_0\,
      I4 => \^m_obus_reg[addr][2]\,
      I5 => \^m_obus_reg[addr][0]\,
      O => \m_obus_reg[addr][1]_2\
    );
flip_ena_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \cpu_bus[addr]\(7),
      I1 => \debug_ahi[7]\(7),
      I2 => \^a_reg[6]_0\(2),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(4),
      O => flip_ena_i_3_n_0
    );
i_reg: entity work.dkong_dkong_system_wrapper_0_0_tv80_reg
     port map (
      \ACC[1]_i_5_0\ => \ACC[1]_i_5\,
      \ACC[2]_i_5_0\ => \RegAddrB_r[2]_i_10_0\,
      \ACC[3]_i_2_0\(6) => \IR_reg_n_0_[7]\,
      \ACC[3]_i_2_0\(5) => \IR_reg_n_0_[6]\,
      \ACC[3]_i_2_0\(4 downto 2) => \^ir_reg[5]_0\(2 downto 0),
      \ACC[3]_i_2_0\(1) => \IR_reg_n_0_[2]\,
      \ACC[3]_i_2_0\(0) => \IR_reg_n_0_[1]\,
      \ACC[3]_i_2_1\ => \ISet_reg_n_0_[1]\,
      \ACC[3]_i_2_2\ => \ISet_reg_n_0_[0]\,
      \ACC[7]_i_21_0\ => \F_reg_n_0_[0]\,
      \ACC[7]_i_9_0\(3 downto 0) => ALU_Op_r(3 downto 0),
      \ACC_reg[3]_i_13_0\ => \F_reg_n_0_[4]\,
      ALU_Q(1) => ALU_Q(3),
      ALU_Q(0) => ALU_Q(1),
      \A_reg[0]\ => \A[15]_i_12_n_0\,
      \A_reg[0]_0\ => \A[15]_i_11_n_0\,
      \A_reg[0]_1\ => \A[0]_i_5_n_0\,
      \A_reg[10]\ => \A[10]_i_4_n_0\,
      \A_reg[11]\ => \A[11]_i_4_n_0\,
      \A_reg[12]\ => \A[12]_i_4_n_0\,
      \A_reg[13]\ => \A[13]_i_4_n_0\,
      \A_reg[14]\ => \A[14]_i_5_n_0\,
      \A_reg[15]\(15) => \TmpAddr_reg_n_0_[15]\,
      \A_reg[15]\(14) => \TmpAddr_reg_n_0_[14]\,
      \A_reg[15]\(13) => \TmpAddr_reg_n_0_[13]\,
      \A_reg[15]\(12) => \TmpAddr_reg_n_0_[12]\,
      \A_reg[15]\(11) => \TmpAddr_reg_n_0_[11]\,
      \A_reg[15]\(10) => \TmpAddr_reg_n_0_[10]\,
      \A_reg[15]\(9) => \TmpAddr_reg_n_0_[9]\,
      \A_reg[15]\(8) => \TmpAddr_reg_n_0_[8]\,
      \A_reg[15]\(7 downto 0) => data0(7 downto 0),
      \A_reg[15]_0\ => \A[15]_i_4_n_0\,
      \A_reg[15]_1\ => \A[15]_i_6_n_0\,
      \A_reg[15]_2\ => \A[15]_i_8_n_0\,
      \A_reg[15]_3\ => \A[15]_i_10_n_0\,
      \A_reg[1]\ => \XY_State_reg_n_0_[0]\,
      \A_reg[1]_0\ => \A[1]_i_3_n_0\,
      \A_reg[1]_1\ => \PC_reg_n_0_[1]\,
      \A_reg[2]\ => \A[2]_i_4_n_0\,
      \A_reg[2]_0\ => \PC_reg_n_0_[2]\,
      \A_reg[3]\ => \mcycle[6]_i_4_n_0\,
      \A_reg[3]_0\ => \RegAddrB_r[0]_i_2_n_0\,
      \A_reg[3]_1\ => \A[3]_i_4_n_0\,
      \A_reg[4]\ => \A[4]_i_4_n_0\,
      \A_reg[5]\ => \A[5]_i_4_n_0\,
      \A_reg[5]_0\ => \PC_reg_n_0_[5]\,
      \A_reg[6]\ => \A[6]_i_5_n_0\,
      \A_reg[6]_0\ => \A[6]_i_4_n_0\,
      \A_reg[6]_1\ => \PC_reg_n_0_[6]\,
      \A_reg[7]\ => \A[7]_i_4_n_0\,
      \A_reg[8]\ => \A[8]_i_4_n_0\,
      \A_reg[9]\ => \A[9]_i_5_n_0\,
      Auto_Wait_t1_reg => i_reg_n_18,
      B(3 downto 2) => B(6 downto 5),
      B(1 downto 0) => B(2 downto 1),
      BTR_r_reg(3) => i_reg_n_144,
      BTR_r_reg(2) => i_reg_n_145,
      BTR_r_reg(1) => i_reg_n_146,
      BTR_r_reg(0) => i_reg_n_147,
      \BusA_reg[0]\ => \BusA[7]_i_3_n_0\,
      \BusA_reg[0]_0\ => \BusA[7]_i_2_n_0\,
      \BusA_reg[2]\(0) => \i_alu/DAA_Q0\(1),
      \BusA_reg[2]_0\(0) => i_reg_n_64,
      \BusA_reg[3]\ => i_reg_n_62,
      \BusA_reg[3]_0\(0) => i_reg_n_65,
      \BusA_reg[4]\ => i_reg_n_43,
      \BusA_reg[6]\ => i_reg_n_51,
      \BusA_reg[7]\ => i_reg_n_56,
      \BusA_reg[7]_0\(7 downto 0) => \F_reg[7]_0\(7 downto 0),
      \BusA_reg[7]_1\(7) => \ACC_reg_n_0_[7]\,
      \BusA_reg[7]_1\(6) => \ACC_reg_n_0_[6]\,
      \BusA_reg[7]_1\(5) => \ACC_reg_n_0_[5]\,
      \BusA_reg[7]_1\(4) => \ACC_reg_n_0_[4]\,
      \BusA_reg[7]_1\(3) => \ACC_reg_n_0_[3]\,
      \BusA_reg[7]_1\(2) => \ACC_reg_n_0_[2]\,
      \BusA_reg[7]_1\(1) => \ACC_reg_n_0_[1]\,
      \BusA_reg[7]_1\(0) => \ACC_reg_n_0_[0]\,
      \BusA_reg[7]_2\(15 downto 8) => data4(7 downto 0),
      \BusA_reg[7]_2\(7) => \SP_reg_n_0_[7]\,
      \BusA_reg[7]_2\(6) => \SP_reg_n_0_[6]\,
      \BusA_reg[7]_2\(5) => \SP_reg_n_0_[5]\,
      \BusA_reg[7]_2\(4) => \SP_reg_n_0_[4]\,
      \BusA_reg[7]_2\(3) => \SP_reg_n_0_[3]\,
      \BusA_reg[7]_2\(2) => \SP_reg_n_0_[2]\,
      \BusA_reg[7]_2\(1) => \SP_reg_n_0_[1]\,
      \BusA_reg[7]_2\(0) => \SP_reg_n_0_[0]\,
      \BusB_reg[0]\ => i_reg_n_77,
      \BusB_reg[0]_0\ => \BusB[0]_i_2_n_0\,
      \BusB_reg[0]_1\ => \BusB[0]_i_3_n_0\,
      \BusB_reg[0]_2\ => \BusB[0]_i_4_n_0\,
      \BusB_reg[0]_3\ => \BusB[7]_i_6_n_0\,
      \BusB_reg[1]\ => i_reg_n_76,
      \BusB_reg[1]_0\ => \BusB[1]_i_2_n_0\,
      \BusB_reg[1]_1\ => \BusB[1]_i_3_n_0\,
      \BusB_reg[1]_2\ => \BusB[1]_i_4_n_0\,
      \BusB_reg[2]\ => i_reg_n_75,
      \BusB_reg[2]_0\ => \BusB[2]_i_2_n_0\,
      \BusB_reg[2]_1\ => \BusB[2]_i_3_n_0\,
      \BusB_reg[2]_2\ => \BusB[2]_i_4_n_0\,
      \BusB_reg[3]\ => i_reg_n_74,
      \BusB_reg[3]_0\ => \BusB[3]_i_2_n_0\,
      \BusB_reg[3]_1\ => \BusB[3]_i_3_n_0\,
      \BusB_reg[3]_2\ => \BusB[3]_i_4_n_0\,
      \BusB_reg[4]\ => i_reg_n_59,
      \BusB_reg[4]_0\ => i_reg_n_73,
      \BusB_reg[4]_1\ => \BusB[4]_i_2_n_0\,
      \BusB_reg[4]_2\ => \BusB[4]_i_3_n_0\,
      \BusB_reg[4]_3\ => \BusB[4]_i_4_n_0\,
      \BusB_reg[5]\ => i_reg_n_44,
      \BusB_reg[5]_0\ => i_reg_n_71,
      \BusB_reg[5]_1\ => \BusB[5]_i_2_n_0\,
      \BusB_reg[5]_2\ => \BusB[5]_i_3_n_0\,
      \BusB_reg[5]_3\ => \BusB[5]_i_4_n_0\,
      \BusB_reg[6]\ => i_reg_n_70,
      \BusB_reg[6]_0\ => \BusB[6]_i_2_n_0\,
      \BusB_reg[6]_1\ => \BusB[6]_i_3_n_0\,
      \BusB_reg[6]_2\ => \BusB[6]_i_4_n_0\,
      \BusB_reg[7]\ => i_reg_n_41,
      \BusB_reg[7]_0\ => i_reg_n_69,
      \BusB_reg[7]_1\(15) => i_reg_n_112,
      \BusB_reg[7]_1\(14) => i_reg_n_113,
      \BusB_reg[7]_1\(13) => i_reg_n_114,
      \BusB_reg[7]_1\(12) => i_reg_n_115,
      \BusB_reg[7]_1\(11) => i_reg_n_116,
      \BusB_reg[7]_1\(10) => i_reg_n_117,
      \BusB_reg[7]_1\(9) => i_reg_n_118,
      \BusB_reg[7]_1\(8) => i_reg_n_119,
      \BusB_reg[7]_1\(7) => i_reg_n_120,
      \BusB_reg[7]_1\(6) => i_reg_n_121,
      \BusB_reg[7]_1\(5) => i_reg_n_122,
      \BusB_reg[7]_1\(4) => i_reg_n_123,
      \BusB_reg[7]_1\(3) => i_reg_n_124,
      \BusB_reg[7]_1\(2) => i_reg_n_125,
      \BusB_reg[7]_1\(1) => i_reg_n_126,
      \BusB_reg[7]_1\(0) => i_reg_n_127,
      \BusB_reg[7]_2\ => \BusB[7]_i_2_n_0\,
      \BusB_reg[7]_3\ => \BusB[7]_i_3_n_0\,
      \BusB_reg[7]_4\ => \BusB[7]_i_5_n_0\,
      CO(0) => i_reg_n_63,
      Carry_In => \i_alu/Carry_In\,
      D(15 downto 0) => RegBusA(15 downto 0),
      DAA_Q11_out => \i_alu/DAA_Q11_out\,
      DAA_Q13_out => \i_alu/DAA_Q13_out\,
      DI(0) => SP16_B(15),
      \F[2]_i_31\ => \F_reg_n_0_[1]\,
      \F[2]_i_31_0\(3 downto 0) => \i_alu/DAA_Q\(8 downto 5),
      \F[5]_i_8\ => \IR_reg[0]_rep_n_0\,
      \F[7]_i_11\(7) => \BusA_reg_n_0_[7]\,
      \F[7]_i_11\(6) => \BusA_reg_n_0_[6]\,
      \F[7]_i_11\(5) => \BusA_reg_n_0_[5]\,
      \F[7]_i_11\(4) => \BusA_reg_n_0_[4]\,
      \F[7]_i_11\(3) => \BusA_reg_n_0_[3]\,
      \F[7]_i_11\(2) => \BusA_reg_n_0_[2]\,
      \F[7]_i_11\(1) => \BusA_reg_n_0_[1]\,
      \F[7]_i_11\(0) => \BusA_reg_n_0_[0]\,
      \F[7]_i_12\(3 downto 0) => \i_alu/DAA_Q__1\(7 downto 4),
      \F_reg[0]\ => i_reg_n_55,
      \F_reg[1]\ => i_reg_n_52,
      \F_reg[1]_0\ => i_reg_n_57,
      \F_reg[1]_1\ => i_reg_n_58,
      \F_reg[1]_2\ => i_reg_n_60,
      \F_reg[7]\ => i_reg_n_25,
      \IR_reg[0]_rep\ => i_reg_n_23,
      \IR_reg[3]\ => i_reg_n_29,
      \IR_reg[4]\ => i_reg_n_28,
      \IR_reg[4]_0\ => i_reg_n_53,
      \IR_reg[5]\ => i_reg_n_26,
      \IR_reg[5]_0\ => i_reg_n_27,
      \IR_reg[5]_1\ => i_reg_n_30,
      \IR_reg[5]_2\ => i_reg_n_61,
      \ISet_reg[1]\ => i_reg_n_19,
      \ISet_reg[1]_0\ => i_reg_n_20,
      \ISet_reg[1]_1\ => i_reg_n_66,
      IncDecZ22_out => IncDecZ22_out,
      IncDecZ_i_22(2 downto 0) => \i_alu/DAA_Q0\(7 downto 5),
      IncDecZ_reg => i_reg_n_67,
      IncDecZ_reg_0 => IncDecZ_reg_n_0,
      IncDecZ_reg_1 => IncDecZ_i_2_n_0,
      IncDecZ_reg_2 => IncDecZ_i_3_n_0,
      IncDecZ_reg_3 => IncDecZ_i_8_n_0,
      Jump => Jump,
      JumpE => JumpE,
      JumpXY => JumpXY,
      LDSPHL => LDSPHL,
      O(0) => \i_alu/DAA_Q__1\(1),
      PC16(4) => PC16(15),
      PC16(3) => PC16(7),
      PC16(2 downto 1) => PC16(4 downto 3),
      PC16(0) => PC16(0),
      \PC[0]_i_12_0\ => \PC[0]_i_30_n_0\,
      \PC_reg[11]\ => \PC[8]_i_6_n_0\,
      \PC_reg[11]_0\ => \PC[8]_i_7_n_0\,
      \PC_reg[11]_1\ => \PC[8]_i_8_n_0\,
      \PC_reg[11]_10\ => \PC[8]_i_17_n_0\,
      \PC_reg[11]_2\ => \PC[8]_i_9_n_0\,
      \PC_reg[11]_3\ => \PC[8]_i_10_n_0\,
      \PC_reg[11]_4\ => \PC[8]_i_11_n_0\,
      \PC_reg[11]_5\ => \PC[8]_i_12_n_0\,
      \PC_reg[11]_6\ => \PC[8]_i_13_n_0\,
      \PC_reg[11]_7\ => \PC[8]_i_14_n_0\,
      \PC_reg[11]_8\ => \PC[8]_i_15_n_0\,
      \PC_reg[11]_9\ => \PC[8]_i_16_n_0\,
      \PC_reg[15]\ => \PC[0]_i_4_n_0\,
      \PC_reg[15]_0\ => \PC[12]_i_6_n_0\,
      \PC_reg[15]_1\ => \IR[7]_i_3_n_0\,
      \PC_reg[15]_10\ => \PC[12]_i_16_n_0\,
      \PC_reg[15]_11\ => \PC[12]_i_17_n_0\,
      \PC_reg[15]_2\ => \PC[12]_i_7_n_0\,
      \PC_reg[15]_3\ => \PC[12]_i_9_n_0\,
      \PC_reg[15]_4\ => \PC[12]_i_10_n_0\,
      \PC_reg[15]_5\ => \PC[12]_i_11_n_0\,
      \PC_reg[15]_6\ => \PC[12]_i_12_n_0\,
      \PC_reg[15]_7\ => \PC[12]_i_13_n_0\,
      \PC_reg[15]_8\ => \PC[12]_i_14_n_0\,
      \PC_reg[15]_9\ => \PC[12]_i_15_n_0\,
      \PC_reg[3]\ => \PC_reg_n_0_[0]\,
      \PC_reg[3]_0\ => \PC_reg_n_0_[3]\,
      \PC_reg[3]_1\(3) => \PC[0]_i_5_n_0\,
      \PC_reg[3]_1\(2) => \PC[0]_i_6_n_0\,
      \PC_reg[3]_1\(1) => \PC[0]_i_7_n_0\,
      \PC_reg[3]_1\(0) => \PC[0]_i_8_n_0\,
      \PC_reg[3]_2\ => \PC[0]_i_19_n_0\,
      \PC_reg[3]_3\ => \PC[0]_i_23_n_0\,
      \PC_reg[3]_4\ => \PC[0]_i_20_n_0\,
      \PC_reg[7]\ => \PC_reg_n_0_[4]\,
      \PC_reg[7]_0\ => \PC_reg_n_0_[7]\,
      \PC_reg[7]_1\ => \PC[4]_i_2_n_0\,
      \PC_reg[7]_2\(2) => \PC[4]_i_3_n_0\,
      \PC_reg[7]_2\(1) => \PC[4]_i_4_n_0\,
      \PC_reg[7]_2\(0) => \PC[4]_i_5_n_0\,
      \PC_reg[7]_3\ => BTR_r_reg_n_0,
      \PC_reg[7]_4\ => \PC[4]_i_18_n_0\,
      \PC_reg[7]_5\ => \PC[4]_i_15_n_0\,
      Q(0) => Q(1),
      Q_t(7 downto 0) => \i_alu/Q_t\(7 downto 0),
      RegAddrA_r(2 downto 0) => RegAddrA_r(2 downto 0),
      RegAddrB_r(2 downto 0) => RegAddrB_r(2 downto 0),
      \RegAddrB_r[2]_i_32\ => NMICycle_reg_n_0,
      \RegBusA_r_reg[15]\(2 downto 0) => AddrC(2 downto 0),
      \RegBusA_r_reg[15]_0\ => \^busack_reg_0\,
      \RegBusA_r_reg[15]_1\(15 downto 0) => RegBusA_r(15 downto 0),
      \RegBusA_r_reg[1]\ => \XY_State_reg_n_0_[1]\,
      \RegBusA_r_reg[1]_0\ => Alternate_reg_n_0,
      RegsH_reg_0_7_0_1_i_1_0 => \mcycle_reg[0]_rep_n_0\,
      RegsH_reg_0_7_0_1_i_41_0 => \IR_reg[0]_rep__0_n_0\,
      RegsH_reg_0_7_0_1_i_41_1 => \mcycle_reg[1]_rep_n_0\,
      RegsH_reg_0_7_0_1_i_8_0(3) => \tstate_reg_n_0_[4]\,
      RegsH_reg_0_7_0_1_i_8_0(2) => \tstate_reg_n_0_[3]\,
      RegsH_reg_0_7_0_1_i_8_0(1 downto 0) => tstate(2 downto 1),
      SP16(15 downto 0) => SP16(15 downto 0),
      \SP[15]_i_20_0\(3) => \mcycle_reg_n_0_[4]\,
      \SP[15]_i_20_0\(2) => \mcycle_reg_n_0_[3]\,
      \SP[15]_i_20_0\(1) => \mcycle_reg_n_0_[2]\,
      \SP[15]_i_20_0\(0) => mcycle,
      \SP_reg[11]\ => \SP[15]_i_3_n_0\,
      \SP_reg[15]\(7 downto 0) => BusA(7 downto 0),
      \SP_reg[15]_0\(7) => \BusB_reg_n_0_[7]\,
      \SP_reg[15]_0\(6) => \BusB_reg_n_0_[6]\,
      \SP_reg[15]_0\(5) => \BusB_reg_n_0_[5]\,
      \SP_reg[15]_0\(4) => \BusB_reg_n_0_[4]\,
      \SP_reg[15]_0\(3) => \BusB_reg_n_0_[3]\,
      \SP_reg[15]_0\(2) => \BusB_reg_n_0_[2]\,
      \SP_reg[15]_0\(1) => \BusB_reg_n_0_[1]\,
      \SP_reg[15]_0\(0) => \BusB_reg_n_0_[0]\,
      \SP_reg[3]\ => Save_ALU_r_reg_n_0,
      \SP_reg[3]_0\ => \SP[7]_i_3_n_0\,
      \SP_reg[7]\(7 downto 0) => BusB(7 downto 0),
      Set_Addr_To(2 downto 0) => Set_Addr_To(2 downto 0),
      Set_BusA_To(3 downto 0) => Set_BusA_To(3 downto 0),
      Set_BusB_To(1) => Set_BusB_To(3),
      Set_BusB_To(0) => Set_BusB_To(0),
      cpu_wait => cpu_wait,
      data7(7 downto 0) => data7(7 downto 0),
      \di_reg_reg[7]\(15) => i_reg_n_80,
      \di_reg_reg[7]\(14) => i_reg_n_81,
      \di_reg_reg[7]\(13) => i_reg_n_82,
      \di_reg_reg[7]\(12) => i_reg_n_83,
      \di_reg_reg[7]\(11) => i_reg_n_84,
      \di_reg_reg[7]\(10) => i_reg_n_85,
      \di_reg_reg[7]\(9) => i_reg_n_86,
      \di_reg_reg[7]\(8) => i_reg_n_87,
      \di_reg_reg[7]\(7) => i_reg_n_88,
      \di_reg_reg[7]\(6) => i_reg_n_89,
      \di_reg_reg[7]\(5) => i_reg_n_90,
      \di_reg_reg[7]\(4) => i_reg_n_91,
      \di_reg_reg[7]\(3) => i_reg_n_92,
      \di_reg_reg[7]\(2) => i_reg_n_93,
      \di_reg_reg[7]\(1) => i_reg_n_94,
      \di_reg_reg[7]\(0) => i_reg_n_95,
      \dout[7]_i_3\(4 downto 0) => Read_To_Reg_r(4 downto 0),
      \dout[7]_i_3_0\ => Auto_Wait_t1_reg_n_0,
      \htiming_reg[1]\(0) => i_reg_n_68,
      \htiming_reg[1]_0\(0) => i_reg_n_72,
      \htiming_reg[1]_1\(0) => i_reg_n_78,
      \htiming_reg[1]_2\(0) => i_reg_n_79,
      \mcycle_reg[0]\ => i_reg_n_21,
      \mcycle_reg[1]_rep\ => i_reg_n_22,
      \mcycle_reg[3]\ => i_reg_n_24,
      \mcycles[1]_i_8\ => \F_reg_n_0_[7]\,
      \mcycles[1]_i_8_0\ => \F_reg_n_0_[2]\,
      \mcycles[2]_i_9_0\ => \F_reg_n_0_[6]\,
      p_0_in => \i_alu/p_0_in\,
      p_0_in0 => p_0_in0,
      p_10_in => \i_alu/p_10_in\,
      p_3_in108_in => p_3_in108_in,
      p_9_in => \i_alu/p_9_in\,
      \tstate_reg[2]\(3) => i_reg_n_148,
      \tstate_reg[2]\(2) => i_reg_n_149,
      \tstate_reg[2]\(1) => i_reg_n_150,
      \tstate_reg[2]\(0) => i_reg_n_151,
      \tstate_reg[2]_0\(3) => i_reg_n_152,
      \tstate_reg[2]_0\(2) => i_reg_n_153,
      \tstate_reg[2]_0\(1) => i_reg_n_154,
      \tstate_reg[2]_0\(0) => i_reg_n_155,
      \tstate_reg[2]_1\(3) => i_reg_n_156,
      \tstate_reg[2]_1\(2) => i_reg_n_157,
      \tstate_reg[2]_1\(1) => i_reg_n_158,
      \tstate_reg[2]_1\(0) => i_reg_n_159
    );
\io_bus[dslave][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]\(0),
      I1 => \^m_obus_reg[addr][7]\,
      I2 => \io_bus_reg[dslave][4]_0\(0),
      I3 => \cpu_bus[addr]\(8),
      I4 => \^busack_reg_0\,
      I5 => \debug_ahi[7]\(8),
      O => \in2_reg[7]\(0)
    );
\io_bus[dslave][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]\(1),
      I1 => \^m_obus_reg[addr][7]\,
      I2 => \io_bus_reg[dslave][4]_0\(1),
      I3 => \cpu_bus[addr]\(8),
      I4 => \^busack_reg_0\,
      I5 => \debug_ahi[7]\(8),
      O => \in2_reg[7]\(1)
    );
\io_bus[dslave][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \io_bus_reg[dslave][7]\(0),
      I1 => \^m_obus_reg[addr][8]\,
      I2 => \io_bus_reg[dslave][4]_0\(2),
      I3 => \^m_obus_reg[addr][7]\,
      I4 => \io_bus_reg[dslave][4]\(2),
      O => \in2_reg[7]\(2)
    );
\io_bus[dslave][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \io_bus_reg[dslave][7]\(1),
      I1 => \^m_obus_reg[addr][8]\,
      I2 => \io_bus_reg[dslave][4]_0\(3),
      I3 => \^m_obus_reg[addr][7]\,
      I4 => \io_bus_reg[dslave][4]\(3),
      O => \in2_reg[7]\(3)
    );
\io_bus[dslave][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]\(4),
      I1 => \^m_obus_reg[addr][7]\,
      I2 => \io_bus_reg[dslave][4]_0\(4),
      I3 => \cpu_bus[addr]\(8),
      I4 => \^busack_reg_0\,
      I5 => \debug_ahi[7]\(8),
      O => \in2_reg[7]\(4)
    );
\io_bus[dslave][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \io_bus_reg[dslave][7]\(2),
      I1 => \debug_ahi[7]\(7),
      I2 => \^busack_reg_rep_0\,
      I3 => \cpu_bus[addr]\(7),
      I4 => \debug_ahi[7]\(8),
      I5 => \cpu_bus[addr]\(8),
      O => \in2_reg[7]\(5)
    );
\io_bus[dslave][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004700"
    )
        port map (
      I0 => \dma_master_bus[rdn]\,
      I1 => \^busack_reg_rep_0\,
      I2 => rdn_d_reg,
      I3 => \debug_dslave[5]_INST_0_i_2_n_0\,
      I4 => \io_bus[dslave][7]_i_3_n_0\,
      O => \m_obus_reg[rdn]_0\(0)
    );
\io_bus[dslave][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \io_bus_reg[dslave][7]\(3),
      I1 => \debug_ahi[7]\(7),
      I2 => \^busack_reg_rep_0\,
      I3 => \cpu_bus[addr]\(7),
      I4 => \debug_ahi[7]\(8),
      I5 => \cpu_bus[addr]\(8),
      O => \in2_reg[7]\(6)
    );
\io_bus[dslave][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][3]\,
      I1 => \^m_obus_reg[addr][4]\,
      I2 => \^m_obus_reg[addr][2]\,
      I3 => \^m_obus_reg[addr][0]\,
      I4 => \^m_obus_reg[addr][1]\,
      I5 => \^a_reg[5]_0\,
      O => \io_bus[dslave][7]_i_3_n_0\
    );
iorq_n_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020222020"
    )
        port map (
      I0 => iorq,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => tstate(1),
      I3 => cpu_wait,
      I4 => tstate(2),
      I5 => iorq_n_inv_i_3_n_0,
      O => \mcycle_reg[0]_rep_1\
    );
iorq_n_inv_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => no_read,
      I1 => write,
      O => iorq_n_inv_i_3_n_0
    );
iorq_n_inv_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => iorq_n_inv_i_6_n_0,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[0]\,
      O => iorq_n_inv_i_4_n_0
    );
iorq_n_inv_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => iorq_n_inv_i_7_n_0,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => iorq_n_inv_i_8_n_0,
      I5 => \IR_reg_n_0_[7]\,
      O => iorq_n_inv_i_5_n_0
    );
iorq_n_inv_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => iorq_n_inv_i_6_n_0
    );
iorq_n_inv_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => mcycle,
      O => iorq_n_inv_i_7_n_0
    );
iorq_n_inv_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408000800000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => mcycle,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[1]\,
      O => iorq_n_inv_i_8_n_0
    );
iorq_n_reg_inv_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => iorq_n_inv_i_4_n_0,
      I1 => iorq_n_inv_i_5_n_0,
      O => iorq,
      S => \ISet_reg_n_0_[1]\
    );
m1_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500555500004000"
    )
        port map (
      I0 => \tstate_reg_n_0_[0]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => cpu_wait,
      I3 => tstate(2),
      I4 => NMICycle_i_2_n_0,
      I5 => cpu_m1,
      O => m1_n_i_1_n_0
    );
m1_n_reg: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => m1_n_i_1_n_0,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => cpu_m1
    );
\mcycle[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505051500000010"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \Pre_XY_F_M_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \Pre_XY_F_M_reg_n_0_[2]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle[6]_i_5_n_0\,
      O => \mcycle[0]_i_1_n_0\
    );
\mcycle[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505051500000010"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \Pre_XY_F_M_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \Pre_XY_F_M_reg_n_0_[2]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle[6]_i_5_n_0\,
      O => \mcycle[0]_rep_i_1_n_0\
    );
\mcycle[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle[1]_i_2_n_0\,
      O => \mcycle[1]_i_1_n_0\
    );
\mcycle[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFD00FDFFFDFF"
    )
        port map (
      I0 => \Pre_XY_F_M_reg_n_0_[0]\,
      I1 => \Pre_XY_F_M_reg_n_0_[1]\,
      I2 => \Pre_XY_F_M_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_5_n_0\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \mcycle[1]_i_2_n_0\
    );
\mcycle[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle[1]_i_2_n_0\,
      O => \mcycle[1]_rep_i_1_n_0\
    );
\mcycle[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010001000B0A0100"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle[6]_i_4_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \Pre_XY_F_M_reg_n_0_[1]\,
      I5 => \mcycle[2]_i_2_n_0\,
      O => \mcycle[2]_i_1_n_0\
    );
\mcycle[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Pre_XY_F_M_reg_n_0_[0]\,
      I1 => \Pre_XY_F_M_reg_n_0_[2]\,
      O => \mcycle[2]_i_2_n_0\
    );
\mcycle[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0101010A000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle[6]_i_4_n_0\,
      I3 => \Pre_XY_F_M_reg_n_0_[1]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \mcycle[3]_i_1_n_0\
    );
\mcycle[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle[4]_i_2_n_0\,
      O => \mcycle[4]_i_1_n_0\
    );
\mcycle[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEF00EFFFEFFF"
    )
        port map (
      I0 => \Pre_XY_F_M_reg_n_0_[1]\,
      I1 => \Pre_XY_F_M_reg_n_0_[0]\,
      I2 => \Pre_XY_F_M_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_5_n_0\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => \mcycle[4]_i_2_n_0\
    );
\mcycle[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBA101010"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle_reg_n_0_[4]\,
      I3 => \Pre_XY_F_M_reg_n_0_[2]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle[6]_i_4_n_0\,
      O => \mcycle[5]_i_1_n_0\
    );
\mcycle[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BusReq_s,
      I1 => \mcycle[6]_i_3_n_0\,
      O => \mcycle[6]_i_1_n_0\
    );
\mcycle[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \IR_reg_n_0_[2]\,
      O => \mcycle[6]_i_10_n_0\
    );
\mcycle[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_6_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \mcycle[6]_i_17_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_18_n_0\,
      O => \mcycle[6]_i_11_n_0\
    );
\mcycle[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BB8B"
    )
        port map (
      I0 => \mcycle[6]_i_19_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \mcycle[6]_i_20_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_12_n_0\
    );
\mcycle[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_11_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \mcycle[6]_i_17_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_21_n_0\,
      O => \mcycle[6]_i_13_n_0\
    );
\mcycle[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => mcycles(1),
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => mcycles(0),
      I5 => \mcycle_reg_n_0_[3]\,
      O => \mcycle[6]_i_14_n_0\
    );
\mcycle[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA002A"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => mcycles(0),
      I2 => mcycles(1),
      I3 => mcycles(2),
      I4 => \mcycle_reg_n_0_[2]\,
      O => \mcycle[6]_i_15_n_0\
    );
\mcycle[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005040"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \RegAddrB_r[2]_i_10_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \mcycle[6]_i_16_n_0\
    );
\mcycle[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_16_n_0\,
      I2 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_17_n_0\
    );
\mcycle[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mcycle[6]_i_23_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_19_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_18_n_0\
    );
\mcycle[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEAEFEF"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_23_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_19_n_0\
    );
\mcycle[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454001000100010"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \mcycle_reg_n_0_[5]\,
      I3 => \mcycle[6]_i_5_n_0\,
      I4 => \Pre_XY_F_M_reg_n_0_[1]\,
      I5 => \Pre_XY_F_M_reg_n_0_[2]\,
      O => \mcycle[6]_i_2_n_0\
    );
\mcycle[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF37377737"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[2]\,
      O => \mcycle[6]_i_20_n_0\
    );
\mcycle[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mcycle[6]_i_23_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_26_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_21_n_0\
    );
\mcycle[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => mcycle,
      I3 => \IR_reg_n_0_[1]\,
      O => \mcycle[6]_i_23_n_0\
    );
\mcycle[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => cpu_wait,
      I1 => tstate(2),
      I2 => \tstate[6]_i_4_n_0\,
      O => \mcycle[6]_i_3_n_0\
    );
\mcycle[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000101111"
    )
        port map (
      I0 => \RegAddrB_r[0]_i_2_n_0\,
      I1 => XY_Ind_reg_n_0,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \mcycle[6]_i_6_n_0\,
      I4 => Set_Addr_To(2),
      I5 => \A[15]_i_6_n_0\,
      O => \mcycle[6]_i_4_n_0\
    );
\mcycle[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \mcycle[6]_i_8_n_0\,
      I1 => \mcycle[6]_i_9_n_0\,
      I2 => IncDecZ_reg_n_0,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => No_BTR,
      O => \mcycle[6]_i_5_n_0\
    );
\mcycle[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \mcycle[6]_i_10_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \Pre_XY_F_M[1]_i_2_n_0\,
      O => \mcycle[6]_i_6_n_0\
    );
\mcycle[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \mcycle[6]_i_11_n_0\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \mcycle[6]_i_12_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \mcycle[6]_i_13_n_0\,
      O => Set_Addr_To(2)
    );
\mcycle[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \mcycle[6]_i_14_n_0\,
      I2 => mcycles(2),
      I3 => mcycles(1),
      I4 => \mcycle[6]_i_15_n_0\,
      O => \mcycle[6]_i_8_n_0\
    );
\mcycle[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \mcycle[6]_i_16_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => \mcycle[6]_i_9_n_0\
    );
\mcycle_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      D => \mcycle[0]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => mcycle
    );
\mcycle_reg[0]_rep\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      D => \mcycle[0]_rep_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \mcycle_reg[0]_rep_n_0\
    );
\mcycle_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \mcycle[1]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[1]\
    );
\mcycle_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \mcycle[1]_rep_i_1_n_0\,
      Q => \mcycle_reg[1]_rep_n_0\
    );
\mcycle_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \mcycle[2]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[2]\
    );
\mcycle_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \mcycle[3]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[3]\
    );
\mcycle_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \mcycle[4]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[4]\
    );
\mcycle_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \mcycle[5]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[5]\
    );
\mcycle_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \mcycle[6]_i_2_n_0\,
      Q => \mcycle_reg_n_0_[6]\
    );
\mcycles[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEF4FFFAAEA4A"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \mcycles[0]_i_4_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \mcycles[0]_i_5_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \mcycles[0]_i_6_n_0\,
      O => \mcycles[0]_i_2_n_0\
    );
\mcycles[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \mcycles[0]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \mcycles[0]_i_3_n_0\
    );
\mcycles[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BFBFBFBFBF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(0),
      I5 => \^ir_reg[5]_0\(2),
      O => \mcycles[0]_i_4_n_0\
    );
\mcycles[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      O => \mcycles[0]_i_5_n_0\
    );
\mcycles[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8BFF8BCC"
    )
        port map (
      I0 => \mcycles[1]_i_10_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \mcycles[0]_i_8_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycles[0]_i_9_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \mcycles[0]_i_6_n_0\
    );
\mcycles[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE6EEEEE"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \mcycles[0]_i_7_n_0\
    );
\mcycles[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(2),
      O => \mcycles[0]_i_8_n_0\
    );
\mcycles[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D57F7FFFFFFFF"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \F_reg_n_0_[6]\,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \F_reg_n_0_[0]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \mcycles[0]_i_9_n_0\
    );
\mcycles[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      O => \mcycles[1]_i_10_n_0\
    );
\mcycles[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => NMICycle_reg_n_0,
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      O => \mcycles[1]_i_11_n_0\
    );
\mcycles[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      O => \mcycles[1]_i_13_n_0\
    );
\mcycles[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \F_reg_n_0_[6]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \F_reg_n_0_[0]\,
      I3 => \^ir_reg[5]_0\(0),
      O => \mcycles[1]_i_15_n_0\
    );
\mcycles[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \F_reg_n_0_[7]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \F_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(0),
      O => \mcycles[1]_i_16_n_0\
    );
\mcycles[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \mcycles[1]_i_4_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \mcycles[1]_i_5_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \mcycles[1]_i_6_n_0\,
      O => \mcycles[1]_i_2_n_0\
    );
\mcycles[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01510000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[6]\,
      O => \mcycles[1]_i_3_n_0\
    );
\mcycles[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mcycles[1]_i_7_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \mcycles[1]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \mcycles[1]_i_9_n_0\,
      O => \mcycles[1]_i_4_n_0\
    );
\mcycles[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      O => \mcycles[1]_i_5_n_0\
    );
\mcycles[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BB00BBCFBBCF88"
    )
        port map (
      I0 => \mcycles[1]_i_10_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycles[1]_i_11_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \mcycles[1]_i_6_n_0\
    );
\mcycles[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0040FF40"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycles_reg[1]_i_12_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => \IR_reg_n_0_[1]\,
      O => \mcycles[1]_i_7_n_0\
    );
\mcycles[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8FFB8FF"
    )
        port map (
      I0 => \mcycles[1]_i_13_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => i_reg_n_26,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => i_reg_n_25,
      I5 => mcycle,
      O => \mcycles[1]_i_8_n_0\
    );
\mcycles[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BF404040404040"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \^ir_reg[5]_0\(1),
      I5 => \^ir_reg[5]_0\(2),
      O => \mcycles[1]_i_9_n_0\
    );
\mcycles[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \mcycles[2]_i_4_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \mcycles_reg[2]_i_5_n_0\,
      I4 => \ISet_reg_n_0_[0]\,
      O => \mcycles[2]_i_2_n_0\
    );
\mcycles[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mcycles[2]_i_6_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg_n_0_[7]\,
      O => \mcycles[2]_i_3_n_0\
    );
\mcycles[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \mcycles[2]_i_4_n_0\
    );
\mcycles[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008880808"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(1),
      I4 => \^ir_reg[5]_0\(2),
      I5 => \IR_reg_n_0_[7]\,
      O => \mcycles[2]_i_6_n_0\
    );
\mcycles[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg_n_0_[1]\,
      O => \mcycles[2]_i_7_n_0\
    );
\mcycles[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF00EF"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => i_reg_n_25,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \TmpAddr[15]_i_12_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \mcycles[2]_i_8_n_0\
    );
\mcycles_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => mcycles_d(0),
      Q => mcycles(0)
    );
\mcycles_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[0]_i_2_n_0\,
      I1 => \mcycles[0]_i_3_n_0\,
      O => mcycles_d(0),
      S => \ISet_reg_n_0_[1]\
    );
\mcycles_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => mcycles_d(1),
      Q => mcycles(1)
    );
\mcycles_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[1]_i_2_n_0\,
      I1 => \mcycles[1]_i_3_n_0\,
      O => mcycles_d(1),
      S => \ISet_reg_n_0_[1]\
    );
\mcycles_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[1]_i_15_n_0\,
      I1 => \mcycles[1]_i_16_n_0\,
      O => \mcycles_reg[1]_i_12_n_0\,
      S => \^ir_reg[5]_0\(2)
    );
\mcycles_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => cpu_busack,
      CLR => \IR_reg[0]_rep__0_0\,
      D => mcycles_d(2),
      Q => mcycles(2)
    );
\mcycles_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[2]_i_2_n_0\,
      I1 => \mcycles[2]_i_3_n_0\,
      O => mcycles_d(2),
      S => \ISet_reg_n_0_[1]\
    );
\mcycles_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[2]_i_7_n_0\,
      I1 => \mcycles[2]_i_8_n_0\,
      O => \mcycles_reg[2]_i_5_n_0\,
      S => \IR_reg_n_0_[2]\
    );
mem_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_reg_0,
      I1 => \^busack_reg_0\,
      I2 => \dma_master_bus[wrn]\,
      O => wr_n_reg_0
    );
mem_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(0),
      I3 => \^busack_reg_0\,
      I4 => \cpu_bus[addr]\(0),
      O => ADDRARDADDR(0)
    );
mem_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^debug_enables\(1),
      I1 => mem_reg_0,
      I2 => \^busack_reg_0\,
      I3 => \dma_master_bus[wrn]\,
      O => wr_n_reg_2(0)
    );
mem_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8308800FFFFFFFF"
    )
        port map (
      I0 => \dma_master_bus[rdn]\,
      I1 => \^busack_reg_0\,
      I2 => rdn_d_reg,
      I3 => \dma_master_bus[wrn]\,
      I4 => mem_reg_0,
      I5 => \^debug_enables\(1),
      O => mem_reg_i_12_n_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(9),
      I3 => \^busack_reg_0\,
      I4 => \cpu_bus[addr]\(9),
      O => ADDRARDADDR(9)
    );
\mem_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => mem_reg,
      I1 => \dma_master_bus[rdn]\,
      I2 => \^busack_reg_0\,
      I3 => rdn_d_reg,
      I4 => \dma_master_bus[wrn]\,
      I5 => mem_reg_0,
      O => \m_obus_reg[rdn]\
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(8),
      I3 => \^busack_reg_0\,
      I4 => \cpu_bus[addr]\(8),
      O => ADDRARDADDR(8)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^wea\(0),
      I1 => rdn_d_reg,
      I2 => \^busack_reg_0\,
      I3 => \dma_master_bus[rdn]\,
      O => outreg
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(7),
      I3 => \^busack_reg_0\,
      I4 => \cpu_bus[addr]\(7),
      O => ADDRARDADDR(7)
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(6),
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[6]_0\(4),
      O => ADDRARDADDR(6)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002200C000E200"
    )
        port map (
      I0 => \cpu_bus[addr]\(10),
      I1 => \^busack_reg_0\,
      I2 => \debug_ahi[7]\(10),
      I3 => \debug_cpu_sig[5]_INST_0_i_1_n_0\,
      I4 => mem_reg_0,
      I5 => \dma_master_bus[wrn]\,
      O => \A_reg[10]_1\(0)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(5),
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[6]_0\(3),
      O => ADDRARDADDR(5)
    );
mem_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(4),
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[6]_0\(2),
      O => ADDRARDADDR(4)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(3),
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[6]_0\(1),
      O => ADDRARDADDR(3)
    );
mem_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(2),
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[6]_0\(0),
      O => ADDRARDADDR(2)
    );
mem_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_i_12_n_0,
      I2 => \debug_ahi[7]\(1),
      I3 => \^busack_reg_0\,
      I4 => \cpu_bus[addr]\(1),
      O => ADDRARDADDR(1)
    );
mreq_n_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCC0C0D0DDD0D0"
    )
        port map (
      I0 => iorq,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => tstate(1),
      I3 => cpu_wait,
      I4 => tstate(2),
      I5 => iorq_n_inv_i_3_n_0,
      O => \mcycle_reg[0]_rep_0\
    );
nmi_mask_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \^a_reg[6]_0\(3),
      I1 => \debug_ahi[7]\(5),
      I2 => \^a_reg[6]_0\(4),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(6),
      O => \^a_reg[5]_0\
    );
nmi_mask_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \cpu_bus[addr]\(0),
      I1 => \debug_ahi[7]\(0),
      I2 => \cpu_bus[addr]\(1),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(1),
      O => \^a_reg[0]_1\
    );
nmi_mask_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][14]\,
      I1 => \^m_obus_reg[addr][3]\,
      I2 => \^m_obus_reg[addr][7]\,
      I3 => \^m_obus_reg[addr][4]\,
      I4 => \^m_obus_reg[addr][2]\,
      O => \m_obus_reg[addr][3]_2\
    );
psl2_ena_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^a_reg[8]_0\,
      I1 => \^m_obus_reg[addr][2]\,
      I2 => \^m_obus_reg[addr][3]\,
      I3 => \^m_obus_reg[addr][4]\,
      I4 => \^m_obus_reg[addr][7]\,
      I5 => \^m_obus_reg[addr][14]\,
      O => \A_reg[8]_1\
    );
rd_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F0FEFEEEFEF"
    )
        port map (
      I0 => write,
      I1 => no_read,
      I2 => tstate(1),
      I3 => cpu_wait,
      I4 => tstate(2),
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate_reg[1]_0\
    );
rd_n_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => \A[15]_i_22_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => rd_n_i_19_n_0,
      I3 => \IR_reg_n_0_[1]\,
      I4 => iorq_n_inv_i_7_n_0,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => rd_n_i_10_n_0
    );
rd_n_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000003000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => rd_n_i_11_n_0
    );
rd_n_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \PC[0]_i_34_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => rd_n_i_20_n_0,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => rd_n_i_12_n_0
    );
rd_n_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \Read_To_Reg_r[4]_i_12_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => rd_n_i_13_n_0
    );
rd_n_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8383030000000000"
    )
        port map (
      I0 => \ACC[7]_i_12_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => rd_n_i_14_n_0
    );
rd_n_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => rd_n_i_13_n_0,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => rd_n_i_21_n_0,
      I4 => \IR_reg_n_0_[7]\,
      O => rd_n_i_15_n_0
    );
rd_n_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => i_reg_n_21,
      I1 => rd_n_i_22_n_0,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => rd_n_i_23_n_0,
      I5 => \IR_reg_n_0_[1]\,
      O => rd_n_i_16_n_0
    );
rd_n_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \mcycles[1]_i_10_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => rd_n_i_17_n_0
    );
rd_n_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => rd_n_i_19_n_0
    );
rd_n_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \mcycle_reg_n_0_[2]\,
      O => rd_n_i_20_n_0
    );
rd_n_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F004000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => rd_n_i_26_n_0,
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => rd_n_i_21_n_0
    );
rd_n_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B8B8B88"
    )
        port map (
      I0 => rd_n_i_27_n_0,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => rd_n_i_22_n_0
    );
rd_n_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => i_reg_n_27,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \RegAddrB_r[2]_i_36_n_0\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => rd_n_i_23_n_0
    );
rd_n_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B888"
    )
        port map (
      I0 => rd_n_i_28_n_0,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => rd_n_i_29_n_0,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => rd_n_i_24_n_0
    );
rd_n_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040007000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycles[1]_i_10_n_0\,
      I4 => mcycle,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => rd_n_i_25_n_0
    );
rd_n_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ir_reg[5]_0\(2),
      I1 => \mcycle_reg[0]_rep_n_0\,
      O => rd_n_i_26_n_0
    );
rd_n_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3737323237323232"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => rd_n_i_30_n_0,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \TmpAddr[15]_i_12_n_0\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => rd_n_i_27_n_0
    );
rd_n_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFF00070000"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => mcycle,
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => rd_n_i_31_n_0,
      O => rd_n_i_28_n_0
    );
rd_n_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(2),
      I4 => mcycle,
      O => rd_n_i_29_n_0
    );
rd_n_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => mcycle,
      O => rd_n_i_30_n_0
    );
rd_n_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080C08"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \^ir_reg[5]_0\(1),
      I5 => \mcycle_reg_n_0_[2]\,
      O => rd_n_i_31_n_0
    );
rd_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => rd_n_i_8_n_0,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[0]\,
      I5 => rd_n_i_9_n_0,
      O => rd_n_i_4_n_0
    );
rd_n_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03008888"
    )
        port map (
      I0 => rd_n_i_10_n_0,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => rd_n_i_11_n_0,
      I4 => \IR_reg_n_0_[7]\,
      O => rd_n_i_5_n_0
    );
rd_n_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCE2"
    )
        port map (
      I0 => rd_n_i_12_n_0,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => rd_n_i_13_n_0,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[0]\,
      O => rd_n_i_6_n_0
    );
rd_n_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => rd_n_i_14_n_0,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => rd_n_i_15_n_0,
      O => rd_n_i_7_n_0
    );
rd_n_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => rd_n_i_8_n_0
    );
rd_n_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => rd_n_i_16_n_0,
      I1 => rd_n_i_17_n_0,
      I2 => \IR_reg_n_0_[6]\,
      I3 => rd_n_reg_i_18_n_0,
      I4 => \IR_reg_n_0_[7]\,
      O => rd_n_i_9_n_0
    );
rd_n_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => rd_n_i_24_n_0,
      I1 => rd_n_i_25_n_0,
      O => rd_n_reg_i_18_n_0,
      S => \IR_reg_n_0_[2]\
    );
rd_n_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => rd_n_i_4_n_0,
      I1 => rd_n_i_5_n_0,
      O => write,
      S => \ISet_reg_n_0_[1]\
    );
rd_n_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => rd_n_i_6_n_0,
      I1 => rd_n_i_7_n_0,
      O => no_read,
      S => \ISet_reg_n_0_[1]\
    );
rdn_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_master_bus[rdn]\,
      I1 => \^busack_reg_rep_0\,
      I2 => rdn_d_reg,
      O => \^slave_shared_master_bus[rdn]\
    );
\s_obus[dslave][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^a_reg[6]_0\(1),
      I1 => \^busack_reg_rep_0\,
      I2 => \debug_ahi[7]\(3),
      I3 => \s_obus_reg[dslave][7]\,
      O => \A_reg[3]_0\
    );
\sfx_port[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][0]\,
      I1 => \^a_reg[8]_0\,
      I2 => \sfx_port[0]_i_3_n_0\,
      I3 => \debug_enables[7]_INST_0_i_1_n_0\,
      I4 => walk_out,
      O => \sfx_port_reg[0]\
    );
\sfx_port[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \cpu_bus[addr]\(8),
      I1 => \^busack_reg_rep_0\,
      I2 => \debug_ahi[7]\(8),
      I3 => \^wr_n_reg\,
      O => \^a_reg[8]_0\
    );
\sfx_port[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF47"
    )
        port map (
      I0 => \debug_ahi[7]\(14),
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(14),
      I3 => \^addra\(0),
      I4 => \^m_obus_reg[addr][7]\,
      I5 => \^addra\(2),
      O => \sfx_port[0]_i_3_n_0\
    );
\sfx_port[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1DFF00001D00"
    )
        port map (
      I0 => \^dout_reg[7]_0\(0),
      I1 => \^busack_reg_rep_0\,
      I2 => \dma_addr_reg[3][15]\(0),
      I3 => \sfx_port[1]_i_2_n_0\,
      I4 => \sfx_port[1]_i_3_n_0\,
      I5 => jump_out,
      O => \dout_reg[0]_1\
    );
\sfx_port[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^m_obus_reg[addr][10]\,
      I1 => \^m_obus_reg[addr][8]\,
      I2 => \cref[0]_i_2_n_0\,
      I3 => \^m_obus_reg[addr][3]\,
      I4 => \^m_obus_reg[addr][4]\,
      O => \sfx_port[1]_i_2_n_0\
    );
\sfx_port[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \debug_enables[4]_INST_0_i_3_n_0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[addr][7]\,
      I3 => \^m_obus_reg[addr][15]\,
      I4 => \^m_obus_reg[addr][2]\,
      I5 => \^m_obus_reg[addr][1]\,
      O => \sfx_port[1]_i_3_n_0\
    );
\sfx_port[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][0]\,
      I1 => \sfx_port[1]_i_2_n_0\,
      I2 => \sfx_port[2]_i_2_n_0\,
      I3 => \sfx_port[2]_i_3_n_0\,
      I4 => \sfx_port[2]_i_4_n_0\,
      I5 => crash_out,
      O => \sfx_port_reg[2]\
    );
\sfx_port[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \cpu_bus[addr]\(11),
      I1 => \debug_ahi[7]\(11),
      I2 => \cpu_bus[addr]\(12),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(12),
      O => \sfx_port[2]_i_2_n_0\
    );
\sfx_port[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][0]\,
      I1 => \^m_obus_reg[addr][2]\,
      I2 => \debug_ahi[7]\(13),
      I3 => \^busack_reg_rep_0\,
      I4 => \cpu_bus[addr]\(13),
      I5 => \^m_obus_reg[addr][1]\,
      O => \sfx_port[2]_i_3_n_0\
    );
\sfx_port[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFFFFFF3F5F5"
    )
        port map (
      I0 => \cpu_bus[addr]\(14),
      I1 => \debug_ahi[7]\(14),
      I2 => \^m_obus_reg[addr][7]\,
      I3 => \debug_ahi[7]\(15),
      I4 => \^busack_reg_0\,
      I5 => \cpu_bus[addr]\(15),
      O => \sfx_port[2]_i_4_n_0\
    );
\sfx_port[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][0]\,
      I1 => \cref[0]_i_2_n_0\,
      I2 => \debug_enables[7]_INST_0_i_4_n_0\,
      I3 => \sfx_port[3]_i_2_n_0\,
      I4 => \sfx_port[3]_i_3_n_0\,
      I5 => sfx_port(0),
      O => \sfx_port_reg[3]\
    );
\sfx_port[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => \sfx_port[2]_i_2_n_0\,
      I1 => \debug_ahi[7]\(10),
      I2 => \^busack_reg_0\,
      I3 => \cpu_bus[addr]\(10),
      I4 => \debug_ahi[7]\(8),
      I5 => \cpu_bus[addr]\(8),
      O => \sfx_port[3]_i_2_n_0\
    );
\sfx_port[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \^m_obus_reg[addr][1]\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[addr][7]\,
      I3 => \^addra\(5),
      I4 => \^m_obus_reg[addr][15]\,
      I5 => \^m_obus_reg[addr][13]\,
      O => \sfx_port[3]_i_3_n_0\
    );
\sfx_port[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][0]\,
      I1 => \sfx_port[1]_i_2_n_0\,
      I2 => \sfx_port[2]_i_4_n_0\,
      I3 => \sfx_port[4]_i_2_n_0\,
      I4 => \debug_enables[7]_INST_0_i_3_n_0\,
      I5 => sfx_port(1),
      O => \sfx_port_reg[4]\
    );
\sfx_port[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \^a_reg[6]_0\(0),
      I1 => \debug_ahi[7]\(2),
      I2 => \cpu_bus[addr]\(13),
      I3 => \^busack_reg_0\,
      I4 => \debug_ahi[7]\(13),
      O => \sfx_port[4]_i_2_n_0\
    );
\sfx_port[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \^m_obus_reg[dmaster][0]\,
      I1 => \cref[0]_i_2_n_0\,
      I2 => \^m_obus_reg[addr][3]\,
      I3 => \^m_obus_reg[addr][4]\,
      I4 => \sfx_port[5]_i_2_n_0\,
      I5 => sfx_port(2),
      O => \sfx_port_reg[5]\
    );
\sfx_port[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \sfx_port[2]_i_4_n_0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[addr][1]\,
      I3 => \^m_obus_reg[addr][13]\,
      I4 => \^m_obus_reg[addr][2]\,
      I5 => \sfx_port[3]_i_2_n_0\,
      O => \sfx_port[5]_i_2_n_0\
    );
\sfx_port[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1DFF00001D00"
    )
        port map (
      I0 => \^dout_reg[7]_0\(0),
      I1 => \^busack_reg_rep_0\,
      I2 => \dma_addr_reg[3][15]\(0),
      I3 => \cref[0]_i_2_n_0\,
      I4 => \sfx_port[6]_i_2_n_0\,
      I5 => sfx_port(3),
      O => \dout_reg[0]_0\
    );
\sfx_port[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cref[0]_i_4_n_0\,
      I1 => \^m_obus_reg[addr][4]\,
      I2 => \^m_obus_reg[addr][7]\,
      I3 => \^m_obus_reg[addr][15]\,
      I4 => \^m_obus_reg[addr][3]\,
      I5 => \^m_obus_reg[addr][0]\,
      O => \sfx_port[6]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state[0]_i_2\,
      I1 => \^busack_reg_0\,
      O => dma_rdy_reg
    );
subsfx_port_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^m_obus_reg[addr][14]\,
      I1 => \^m_obus_reg[addr][7]\,
      I2 => \^m_obus_reg[addr][4]\,
      I3 => \^m_obus_reg[addr][3]\,
      I4 => \^m_obus_reg[addr][2]\,
      O => \m_obus_reg[addr][7]_0\
    );
subsfx_port_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77CF47FFFFFFFF"
    )
        port map (
      I0 => \debug_ahi[7]\(0),
      I1 => \^busack_reg_rep_0\,
      I2 => \cpu_bus[addr]\(0),
      I3 => \debug_ahi[7]\(1),
      I4 => \cpu_bus[addr]\(1),
      I5 => \^a_reg[5]_0\,
      O => \m_obus_reg[addr][0]_0\
    );
\tstate[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[6]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[0]_i_1_n_0\
    );
\tstate[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tstate_reg_n_0_[0]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[1]_i_1_n_0\
    );
\tstate[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tstate(1),
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[2]_i_1_n_0\
    );
\tstate[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tstate(2),
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[3]_i_1_n_0\
    );
\tstate[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[4]_i_1_n_0\
    );
\tstate[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[4]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[5]_i_1_n_0\
    );
\tstate[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000DDDDD00DD"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => \^busack_reg_0\,
      I3 => \tstate[6]_i_3_n_0\,
      I4 => \tstate[6]_i_4_n_0\,
      I5 => BusReq_s,
      O => tstate_0
    );
\tstate[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B833BB00B80088"
    )
        port map (
      I0 => \tstate[6]_i_14_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \tstate[6]_i_18_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \tstate[6]_i_19_n_0\,
      O => \tstate[6]_i_11_n_0\
    );
\tstate[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EFF2E00"
    )
        port map (
      I0 => \tstate[6]_i_20_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \tstate[6]_i_21_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_12_n_0\
    );
\tstate[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2EFFFFFF2E0000"
    )
        port map (
      I0 => \tstate[6]_i_22_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => mcycle,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \tstate[6]_i_23_n_0\,
      O => \tstate[6]_i_13_n_0\
    );
\tstate[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => mcycle,
      O => \tstate[6]_i_14_n_0\
    );
\tstate[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8830BBFC"
    )
        port map (
      I0 => \tstate[6]_i_24_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \tstate[6]_i_25_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_15_n_0\
    );
\tstate[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \tstate[6]_i_26_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \tstate[6]_i_27_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \tstate[6]_i_28_n_0\,
      O => \tstate[6]_i_16_n_0\
    );
\tstate[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2FFE200"
    )
        port map (
      I0 => \tstate[6]_i_29_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \tstate[6]_i_30_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_17_n_0\
    );
\tstate[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400000EFE0FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \tstate[6]_i_31_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \tstate[6]_i_32_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => mcycle,
      O => \tstate[6]_i_18_n_0\
    );
\tstate[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2FFE2"
    )
        port map (
      I0 => \tstate[6]_i_33_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \tstate[6]_i_34_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_19_n_0\
    );
\tstate[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[5]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[6]_i_2_n_0\
    );
\tstate[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000B8BBFFFF"
    )
        port map (
      I0 => \tstate[6]_i_35_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_20_n_0\
    );
\tstate[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45400000EFEAFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \tstate[6]_i_36_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \tstate[6]_i_37_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_21_n_0\
    );
\tstate[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000B8BBFFFF"
    )
        port map (
      I0 => \tstate[6]_i_38_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_22_n_0\
    );
\tstate[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55D1"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \tstate[6]_i_39_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_23_n_0\
    );
\tstate[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFFBFB00000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => mcycle,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \tstate[6]_i_40_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \tstate[6]_i_41_n_0\,
      O => \tstate[6]_i_24_n_0\
    );
\tstate[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \tstate[6]_i_34_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => mcycle,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \tstate[6]_i_42_n_0\,
      O => \tstate[6]_i_25_n_0\
    );
\tstate[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_26_n_0\
    );
\tstate[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \tstate[6]_i_43_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \tstate[6]_i_44_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => mcycle,
      O => \tstate[6]_i_27_n_0\
    );
\tstate[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \tstate[6]_i_45_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \tstate[6]_i_46_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_28_n_0\
    );
\tstate[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFF8B880000"
    )
        port map (
      I0 => \tstate[6]_i_47_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_29_n_0\
    );
\tstate[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => Auto_Wait_t2,
      I1 => NMICycle_reg_n_0,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => Auto_Wait_t1_reg_n_0,
      I4 => iorq,
      O => \tstate[6]_i_3_n_0\
    );
\tstate[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \tstate[6]_i_48_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \tstate[6]_i_49_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => mcycle,
      O => \tstate[6]_i_30_n_0\
    );
\tstate[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBF8FFFF"
    )
        port map (
      I0 => \tstate[6]_i_50_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => \mcycles_reg[1]_i_12_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_31_n_0\
    );
\tstate[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400000EFEFFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \tstate[6]_i_51_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \Read_To_Reg_r[3]_i_13_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => mcycle,
      O => \tstate[6]_i_32_n_0\
    );
\tstate[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF55FFAABF00AA"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \tstate_reg[6]_i_52_n_0\,
      O => \tstate[6]_i_33_n_0\
    );
\tstate[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFFFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(0),
      I3 => \^ir_reg[5]_0\(1),
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_34_n_0\
    );
\tstate[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF00FFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_35_n_0\
    );
\tstate[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECFFEFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_36_n_0\
    );
\tstate[6]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AFBF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_37_n_0\
    );
\tstate[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000EFFFFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => mcycle,
      O => \tstate[6]_i_38_n_0\
    );
\tstate[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000EFFFFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_39_n_0\
    );
\tstate[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tstate_reg_n_0_[6]\,
      I1 => \tstate[6]_i_5_n_0\,
      I2 => \tstate[6]_i_6_n_0\,
      I3 => \tstate_reg_n_0_[4]\,
      I4 => \tstate[6]_i_7_n_0\,
      I5 => \tstate_reg_n_0_[5]\,
      O => \tstate[6]_i_4_n_0\
    );
\tstate[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8BBBB"
    )
        port map (
      I0 => \tstate[6]_i_53_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => \mcycles_reg[1]_i_12_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_40_n_0\
    );
\tstate[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8B8B3F3F3F3F"
    )
        port map (
      I0 => \tstate[6]_i_54_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => mcycle,
      I3 => i_reg_n_29,
      I4 => \^ir_reg[5]_0\(2),
      I5 => \IR_reg[0]_rep_n_0\,
      O => \tstate[6]_i_41_n_0\
    );
\tstate[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F103F3F1F103030"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => mcycle,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \tstate[6]_i_55_n_0\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => \tstate[6]_i_56_n_0\,
      O => \tstate[6]_i_42_n_0\
    );
\tstate[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0B080000"
    )
        port map (
      I0 => \TmpAddr[15]_i_12_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => i_reg_n_25,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_43_n_0\
    );
\tstate[6]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFFB800"
    )
        port map (
      I0 => \tstate[6]_i_57_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \Read_To_Reg_r[3]_i_13_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => mcycle,
      O => \tstate[6]_i_44_n_0\
    );
\tstate[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFF55FFEAAA00"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \tstate[6]_i_58_n_0\,
      O => \tstate[6]_i_45_n_0\
    );
\tstate[6]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_46_n_0\
    );
\tstate[6]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10FF0000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => mcycle,
      O => \tstate[6]_i_47_n_0\
    );
\tstate[6]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF13001000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \^ir_reg[5]_0\(2),
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => mcycle,
      O => \tstate[6]_i_48_n_0\
    );
\tstate[6]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5040"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => mcycle,
      O => \tstate[6]_i_49_n_0\
    );
\tstate[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => tstate(2),
      I2 => tstates(1),
      I3 => tstate(1),
      I4 => tstates(0),
      I5 => \tstate_reg_n_0_[0]\,
      O => \tstate[6]_i_5_n_0\
    );
\tstate[6]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^ir_reg[5]_0\(0),
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      O => \tstate[6]_i_50_n_0\
    );
\tstate[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004FFF5FFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \^ir_reg[5]_0\(2),
      I3 => \A[15]_i_25_n_0\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => mcycle,
      O => \tstate[6]_i_51_n_0\
    );
\tstate[6]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFEFFFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(1),
      I2 => \^ir_reg[5]_0\(2),
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \^ir_reg[5]_0\(0),
      I5 => mcycle,
      O => \tstate[6]_i_53_n_0\
    );
\tstate[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_54_n_0\
    );
\tstate[6]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55765575"
    )
        port map (
      I0 => mcycle,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => NMICycle_reg_n_0,
      O => \tstate[6]_i_55_n_0\
    );
\tstate[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8BBA8B8FFFDFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \^ir_reg[5]_0\(2),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(0),
      I4 => NMICycle_reg_n_0,
      I5 => mcycle,
      O => \tstate[6]_i_56_n_0\
    );
\tstate[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45004400"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => i_reg_n_28,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => mcycle,
      O => \tstate[6]_i_57_n_0\
    );
\tstate[6]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB888"
    )
        port map (
      I0 => i_reg_n_30,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \mcycles[1]_i_11_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => mcycle,
      O => \tstate[6]_i_58_n_0\
    );
\tstate[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001101FFFF"
    )
        port map (
      I0 => \^ir_reg[5]_0\(1),
      I1 => \^ir_reg[5]_0\(2),
      I2 => NMICycle_reg_n_0,
      I3 => \^ir_reg[5]_0\(0),
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_59_n_0\
    );
\tstate[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tstates(1),
      I1 => tstates(2),
      O => \tstate[6]_i_6_n_0\
    );
\tstate[6]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \^ir_reg[5]_0\(0),
      I2 => \^ir_reg[5]_0\(1),
      I3 => \^ir_reg[5]_0\(2),
      I4 => mcycle,
      O => \tstate[6]_i_60_n_0\
    );
\tstate[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => tstates(2),
      I1 => tstates(1),
      I2 => tstates(0),
      O => \tstate[6]_i_7_n_0\
    );
\tstate[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \tstate[6]_i_13_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \tstate[6]_i_14_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[0]\,
      I5 => \tstate[6]_i_15_n_0\,
      O => tstates(0)
    );
\tstate_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => tstate_0,
      D => \tstate[0]_i_1_n_0\,
      PRE => \IR_reg[0]_rep__0_0\,
      Q => \tstate_reg_n_0_[0]\
    );
\tstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => tstate_0,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \tstate[1]_i_1_n_0\,
      Q => tstate(1)
    );
\tstate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => tstate_0,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \tstate[2]_i_1_n_0\,
      Q => tstate(2)
    );
\tstate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => tstate_0,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \tstate[3]_i_1_n_0\,
      Q => \tstate_reg_n_0_[3]\
    );
\tstate_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => tstate_0,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \tstate[4]_i_1_n_0\,
      Q => \tstate_reg_n_0_[4]\
    );
\tstate_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => tstate_0,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \tstate[5]_i_1_n_0\,
      Q => \tstate_reg_n_0_[5]\
    );
\tstate_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => tstate_0,
      CLR => \IR_reg[0]_rep__0_0\,
      D => \tstate[6]_i_2_n_0\,
      Q => \tstate_reg_n_0_[6]\
    );
\tstate_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tstate[6]_i_16_n_0\,
      I1 => \tstate[6]_i_17_n_0\,
      O => tstates(2),
      S => \ISet_reg_n_0_[1]\
    );
\tstate_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tstate[6]_i_59_n_0\,
      I1 => \tstate[6]_i_60_n_0\,
      O => \tstate_reg[6]_i_52_n_0\,
      S => \mcycle_reg_n_0_[1]\
    );
\tstate_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tstate[6]_i_11_n_0\,
      I1 => \tstate[6]_i_12_n_0\,
      O => tstates(1),
      S => \ISet_reg_n_0_[1]\
    );
vrom_ena_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^m_obus_reg[addr][7]\,
      I1 => \^m_obus_reg[addr][8]\,
      I2 => \^m_obus_reg[addr][2]\,
      I3 => \^m_obus_reg[addr][1]\,
      I4 => \^m_obus_reg[addr][3]\,
      I5 => \^m_obus_reg[addr][0]\,
      O => \m_obus_reg[addr][7]_1\
    );
wr_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF45FF"
    )
        port map (
      I0 => tstate(1),
      I1 => cpu_wait,
      I2 => tstate(2),
      I3 => write,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate_reg[1]_1\
    );
wrn_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_master_bus[wrn]\,
      I1 => \^busack_reg_0\,
      I2 => mem_reg_0,
      O => \^m_obus_reg[wrn]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_z80ram is
  port (
    outreg0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    outreg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_z80ram : entity is "z80ram";
end dkong_dkong_system_wrapper_0_0_z80ram;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_z80ram is
begin
ram_imp: entity work.dkong_dkong_system_wrapper_0_0_ram
     port map (
      ADDRBWRADDR(11) => mem_reg_0,
      ADDRBWRADDR(10) => mem_reg_1,
      ADDRBWRADDR(9) => mem_reg_2,
      ADDRBWRADDR(8) => mem_reg_3,
      ADDRBWRADDR(7) => mem_reg_4,
      ADDRBWRADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      WEA(0) => WEA(0),
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg_0 => mem_reg,
      outreg => outreg,
      outreg0_out(7 downto 0) => outreg0_out(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized32\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized33\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized34\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized35\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized36\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized37\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized38\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized39\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized40\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized41\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_t48_core is
  port (
    tim_of_s : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    second_cycle_q_reg : out STD_LOGIC;
    multi_cycle_q_reg : out STD_LOGIC;
    ale_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    psen_q_reg : out STD_LOGIC;
    rd_q_reg : out STD_LOGIC;
    cnd_take_branch_s : out STD_LOGIC;
    cnd_tf_s : out STD_LOGIC;
    timer_int_enable_q_reg : out STD_LOGIC;
    int_type_q : out STD_LOGIC;
    timer_overflow_q_reg : out STD_LOGIC;
    ale_q : out STD_LOGIC;
    int_q_reg : out STD_LOGIC;
    int_enable_q_reg : out STD_LOGIC;
    int_in_progress_q_reg : out STD_LOGIC;
    mb_q : out STD_LOGIC;
    cnd_f1_s : out STD_LOGIC;
    branch_taken_q_reg : out STD_LOGIC;
    t1_q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dmem_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \opc_opcode_q_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[2]\ : out STD_LOGIC;
    dmem_addr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \use_xtal_div.xtal_q_reg[0]\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[1]\ : out STD_LOGIC;
    \mnemonic_q_reg[1]\ : out STD_LOGIC;
    clk_multi_cycle_s : out STD_LOGIC;
    second_cycle_q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    take_branch_q : out STD_LOGIC;
    dmem_we : out STD_LOGIC;
    \mnemonic_q_reg[0]\ : out STD_LOGIC;
    second_cycle_q_reg_1 : out STD_LOGIC;
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    timer_int_enable_q_reg_0 : out STD_LOGIC;
    \mnemonic_q_reg[5]\ : out STD_LOGIC;
    \psw_q_reg[1]\ : out STD_LOGIC;
    \mnemonic_q_reg[4]\ : out STD_LOGIC;
    \mnemonic_q_reg[3]\ : out STD_LOGIC;
    mb_q56_out : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[5]\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_0\ : out STD_LOGIC;
    branch_taken_s : out STD_LOGIC;
    \mnemonic_q_reg[2]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_0\ : out STD_LOGIC;
    int_in_progress_q : out STD_LOGIC;
    timer_flag_q_reg : out STD_LOGIC;
    \mnemonic_q_reg[1]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_0\ : out STD_LOGIC;
    \rom_bank_sel_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac_mute : out STD_LOGIC;
    soundclk : in STD_LOGIC;
    \inc_sel_q_reg[0]\ : in STD_LOGIC;
    second_cycle_q_reg_2 : in STD_LOGIC;
    multi_cycle_q_reg_0 : in STD_LOGIC;
    ale_q_reg_0 : in STD_LOGIC;
    psen_q_reg_0 : in STD_LOGIC;
    rd_q_reg_0 : in STD_LOGIC;
    take_branch_q_reg : in STD_LOGIC;
    timer_flag_q_reg_0 : in STD_LOGIC;
    timer_int_enable_q_reg_1 : in STD_LOGIC;
    int_type_q_reg : in STD_LOGIC;
    timer_overflow_q_reg_0 : in STD_LOGIC;
    int_q_reg_0 : in STD_LOGIC;
    int_enable_q_reg_0 : in STD_LOGIC;
    int_in_progress_q_reg_0 : in STD_LOGIC;
    mb_q_reg : in STD_LOGIC;
    f1_q_reg : in STD_LOGIC;
    branch_taken_q_reg_0 : in STD_LOGIC;
    t1_q_reg_0 : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    outreg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[7]_i_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \in2_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p1_q[6]_i_5\ : in STD_LOGIC;
    take_branch_q_i_2 : in STD_LOGIC;
    \p1_q[0]_i_3\ : in STD_LOGIC;
    \p1_q[1]_i_2\ : in STD_LOGIC;
    \p1_q[3]_i_10\ : in STD_LOGIC;
    \p1_q[4]_i_3\ : in STD_LOGIC;
    \p1_q[2]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_t48_core : entity is "t48_core";
end dkong_dkong_system_wrapper_0_0_t48_core;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_t48_core is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_onehot_mstate_q_reg[0]\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal accumulator_q : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \^ale_q_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal alu_b_n_1 : STD_LOGIC;
  signal alu_b_n_10 : STD_LOGIC;
  signal alu_b_n_11 : STD_LOGIC;
  signal alu_b_n_12 : STD_LOGIC;
  signal alu_b_n_13 : STD_LOGIC;
  signal alu_b_n_14 : STD_LOGIC;
  signal alu_b_n_15 : STD_LOGIC;
  signal alu_b_n_16 : STD_LOGIC;
  signal alu_b_n_17 : STD_LOGIC;
  signal alu_b_n_18 : STD_LOGIC;
  signal alu_b_n_19 : STD_LOGIC;
  signal alu_b_n_2 : STD_LOGIC;
  signal alu_b_n_20 : STD_LOGIC;
  signal alu_b_n_21 : STD_LOGIC;
  signal alu_b_n_23 : STD_LOGIC;
  signal alu_b_n_24 : STD_LOGIC;
  signal alu_b_n_25 : STD_LOGIC;
  signal alu_b_n_26 : STD_LOGIC;
  signal alu_b_n_27 : STD_LOGIC;
  signal alu_b_n_28 : STD_LOGIC;
  signal alu_b_n_29 : STD_LOGIC;
  signal alu_b_n_3 : STD_LOGIC;
  signal alu_b_n_30 : STD_LOGIC;
  signal alu_b_n_31 : STD_LOGIC;
  signal alu_b_n_32 : STD_LOGIC;
  signal alu_b_n_33 : STD_LOGIC;
  signal alu_b_n_34 : STD_LOGIC;
  signal alu_b_n_36 : STD_LOGIC;
  signal alu_b_n_37 : STD_LOGIC;
  signal alu_b_n_38 : STD_LOGIC;
  signal alu_b_n_39 : STD_LOGIC;
  signal alu_b_n_4 : STD_LOGIC;
  signal alu_b_n_40 : STD_LOGIC;
  signal alu_b_n_41 : STD_LOGIC;
  signal alu_b_n_42 : STD_LOGIC;
  signal alu_b_n_43 : STD_LOGIC;
  signal alu_b_n_5 : STD_LOGIC;
  signal alu_b_n_6 : STD_LOGIC;
  signal alu_b_n_7 : STD_LOGIC;
  signal alu_b_n_8 : STD_LOGIC;
  signal alu_b_n_9 : STD_LOGIC;
  signal \^branch_taken_q_reg\ : STD_LOGIC;
  signal bus_q : STD_LOGIC;
  signal \^clk_multi_cycle_s\ : STD_LOGIC;
  signal clock_ctrl_b_n_12 : STD_LOGIC;
  signal clock_ctrl_b_n_13 : STD_LOGIC;
  signal clock_ctrl_b_n_14 : STD_LOGIC;
  signal clock_ctrl_b_n_15 : STD_LOGIC;
  signal clock_ctrl_b_n_16 : STD_LOGIC;
  signal clock_ctrl_b_n_17 : STD_LOGIC;
  signal clock_ctrl_b_n_20 : STD_LOGIC;
  signal clock_ctrl_b_n_22 : STD_LOGIC;
  signal clock_ctrl_b_n_23 : STD_LOGIC;
  signal clock_ctrl_b_n_27 : STD_LOGIC;
  signal clock_ctrl_b_n_37 : STD_LOGIC;
  signal clock_ctrl_b_n_38 : STD_LOGIC;
  signal clock_ctrl_b_n_39 : STD_LOGIC;
  signal clock_ctrl_b_n_40 : STD_LOGIC;
  signal clock_ctrl_b_n_41 : STD_LOGIC;
  signal clock_ctrl_b_n_42 : STD_LOGIC;
  signal clock_ctrl_b_n_43 : STD_LOGIC;
  signal clock_ctrl_b_n_44 : STD_LOGIC;
  signal clock_ctrl_b_n_46 : STD_LOGIC;
  signal clock_ctrl_b_n_47 : STD_LOGIC;
  signal clock_ctrl_b_n_48 : STD_LOGIC;
  signal clock_ctrl_b_n_49 : STD_LOGIC;
  signal clock_ctrl_b_n_5 : STD_LOGIC;
  signal clock_ctrl_b_n_50 : STD_LOGIC;
  signal clock_ctrl_b_n_51 : STD_LOGIC;
  signal clock_ctrl_b_n_52 : STD_LOGIC;
  signal clock_ctrl_b_n_53 : STD_LOGIC;
  signal clock_ctrl_b_n_54 : STD_LOGIC;
  signal clock_ctrl_b_n_55 : STD_LOGIC;
  signal clock_ctrl_b_n_56 : STD_LOGIC;
  signal clock_ctrl_b_n_57 : STD_LOGIC;
  signal clock_ctrl_b_n_58 : STD_LOGIC;
  signal clock_ctrl_b_n_59 : STD_LOGIC;
  signal clock_ctrl_b_n_60 : STD_LOGIC;
  signal clock_ctrl_b_n_62 : STD_LOGIC;
  signal clock_ctrl_b_n_64 : STD_LOGIC;
  signal clock_ctrl_b_n_65 : STD_LOGIC;
  signal clock_ctrl_b_n_66 : STD_LOGIC;
  signal clock_ctrl_b_n_67 : STD_LOGIC;
  signal clock_ctrl_b_n_68 : STD_LOGIC;
  signal clock_ctrl_b_n_69 : STD_LOGIC;
  signal clock_ctrl_b_n_70 : STD_LOGIC;
  signal clock_ctrl_b_n_71 : STD_LOGIC;
  signal clock_ctrl_b_n_72 : STD_LOGIC;
  signal clock_ctrl_b_n_73 : STD_LOGIC;
  signal clock_ctrl_b_n_74 : STD_LOGIC;
  signal clock_ctrl_b_n_75 : STD_LOGIC;
  signal clock_ctrl_b_n_76 : STD_LOGIC;
  signal clock_ctrl_b_n_77 : STD_LOGIC;
  signal clock_ctrl_b_n_78 : STD_LOGIC;
  signal clock_ctrl_b_n_79 : STD_LOGIC;
  signal clock_ctrl_b_n_80 : STD_LOGIC;
  signal clock_ctrl_b_n_81 : STD_LOGIC;
  signal clock_ctrl_b_n_82 : STD_LOGIC;
  signal clock_ctrl_b_n_83 : STD_LOGIC;
  signal cnd_comp_value_s : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^cnd_take_branch_s\ : STD_LOGIC;
  signal counter_q : STD_LOGIC;
  signal counter_q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dac_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data0 : STD_LOGIC;
  signal decoder_b_n_104 : STD_LOGIC;
  signal decoder_b_n_105 : STD_LOGIC;
  signal decoder_b_n_107 : STD_LOGIC;
  signal decoder_b_n_108 : STD_LOGIC;
  signal decoder_b_n_109 : STD_LOGIC;
  signal decoder_b_n_11 : STD_LOGIC;
  signal decoder_b_n_110 : STD_LOGIC;
  signal decoder_b_n_111 : STD_LOGIC;
  signal decoder_b_n_112 : STD_LOGIC;
  signal decoder_b_n_113 : STD_LOGIC;
  signal decoder_b_n_115 : STD_LOGIC;
  signal decoder_b_n_117 : STD_LOGIC;
  signal decoder_b_n_118 : STD_LOGIC;
  signal decoder_b_n_119 : STD_LOGIC;
  signal decoder_b_n_12 : STD_LOGIC;
  signal decoder_b_n_120 : STD_LOGIC;
  signal decoder_b_n_121 : STD_LOGIC;
  signal decoder_b_n_125 : STD_LOGIC;
  signal decoder_b_n_129 : STD_LOGIC;
  signal decoder_b_n_13 : STD_LOGIC;
  signal decoder_b_n_130 : STD_LOGIC;
  signal decoder_b_n_131 : STD_LOGIC;
  signal decoder_b_n_132 : STD_LOGIC;
  signal decoder_b_n_135 : STD_LOGIC;
  signal decoder_b_n_139 : STD_LOGIC;
  signal decoder_b_n_14 : STD_LOGIC;
  signal decoder_b_n_141 : STD_LOGIC;
  signal decoder_b_n_144 : STD_LOGIC;
  signal decoder_b_n_146 : STD_LOGIC;
  signal decoder_b_n_147 : STD_LOGIC;
  signal decoder_b_n_148 : STD_LOGIC;
  signal decoder_b_n_149 : STD_LOGIC;
  signal decoder_b_n_15 : STD_LOGIC;
  signal decoder_b_n_150 : STD_LOGIC;
  signal decoder_b_n_151 : STD_LOGIC;
  signal decoder_b_n_152 : STD_LOGIC;
  signal decoder_b_n_153 : STD_LOGIC;
  signal decoder_b_n_154 : STD_LOGIC;
  signal decoder_b_n_155 : STD_LOGIC;
  signal decoder_b_n_156 : STD_LOGIC;
  signal decoder_b_n_157 : STD_LOGIC;
  signal decoder_b_n_16 : STD_LOGIC;
  signal decoder_b_n_17 : STD_LOGIC;
  signal decoder_b_n_18 : STD_LOGIC;
  signal decoder_b_n_27 : STD_LOGIC;
  signal decoder_b_n_29 : STD_LOGIC;
  signal decoder_b_n_30 : STD_LOGIC;
  signal decoder_b_n_31 : STD_LOGIC;
  signal decoder_b_n_32 : STD_LOGIC;
  signal decoder_b_n_33 : STD_LOGIC;
  signal decoder_b_n_34 : STD_LOGIC;
  signal decoder_b_n_35 : STD_LOGIC;
  signal decoder_b_n_36 : STD_LOGIC;
  signal decoder_b_n_38 : STD_LOGIC;
  signal decoder_b_n_45 : STD_LOGIC;
  signal decoder_b_n_46 : STD_LOGIC;
  signal decoder_b_n_47 : STD_LOGIC;
  signal decoder_b_n_48 : STD_LOGIC;
  signal decoder_b_n_49 : STD_LOGIC;
  signal decoder_b_n_50 : STD_LOGIC;
  signal decoder_b_n_51 : STD_LOGIC;
  signal decoder_b_n_52 : STD_LOGIC;
  signal decoder_b_n_53 : STD_LOGIC;
  signal decoder_b_n_54 : STD_LOGIC;
  signal decoder_b_n_55 : STD_LOGIC;
  signal decoder_b_n_58 : STD_LOGIC;
  signal decoder_b_n_62 : STD_LOGIC;
  signal decoder_b_n_63 : STD_LOGIC;
  signal decoder_b_n_64 : STD_LOGIC;
  signal decoder_b_n_65 : STD_LOGIC;
  signal decoder_b_n_71 : STD_LOGIC;
  signal decoder_b_n_83 : STD_LOGIC;
  signal decoder_b_n_84 : STD_LOGIC;
  signal decoder_b_n_85 : STD_LOGIC;
  signal decoder_b_n_86 : STD_LOGIC;
  signal decoder_b_n_87 : STD_LOGIC;
  signal decoder_b_n_88 : STD_LOGIC;
  signal decoder_b_n_89 : STD_LOGIC;
  signal decoder_b_n_90 : STD_LOGIC;
  signal dmem_addr_q : STD_LOGIC;
  signal dmem_addr_s : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dmem_ctrl_b_n_0 : STD_LOGIC;
  signal dmem_ctrl_b_n_1 : STD_LOGIC;
  signal dmem_ctrl_b_n_2 : STD_LOGIC;
  signal dmem_ctrl_b_n_3 : STD_LOGIC;
  signal dmem_ctrl_b_n_4 : STD_LOGIC;
  signal dmem_ctrl_b_n_5 : STD_LOGIC;
  signal dmem_ctrl_b_n_6 : STD_LOGIC;
  signal \^dmem_dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_pending_s : STD_LOGIC;
  signal mnemonic_q : STD_LOGIC;
  signal \^opc_opcode_q_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p1_q : STD_LOGIC;
  signal p2_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_0_in_3 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pb_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal pmem_addr_q : STD_LOGIC;
  signal pmem_addr_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pmem_ctrl_b_n_11 : STD_LOGIC;
  signal pmem_ctrl_b_n_20 : STD_LOGIC;
  signal pmem_ctrl_b_n_21 : STD_LOGIC;
  signal pmem_ctrl_b_n_22 : STD_LOGIC;
  signal pmem_ctrl_b_n_23 : STD_LOGIC;
  signal pmem_ctrl_b_n_24 : STD_LOGIC;
  signal pmem_ctrl_b_n_25 : STD_LOGIC;
  signal pmem_ctrl_b_n_26 : STD_LOGIC;
  signal pmem_ctrl_b_n_27 : STD_LOGIC;
  signal prescaler_q : STD_LOGIC;
  signal program_counter_q : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal psw_aux_carry_s : STD_LOGIC;
  signal psw_b_n_4 : STD_LOGIC;
  signal psw_b_n_5 : STD_LOGIC;
  signal psw_b_n_6 : STD_LOGIC;
  signal psw_b_n_7 : STD_LOGIC;
  signal psw_b_n_8 : STD_LOGIC;
  signal psw_bs_s : STD_LOGIC;
  signal psw_carry_s : STD_LOGIC;
  signal psw_f0_s : STD_LOGIC;
  signal \^second_cycle_q_reg\ : STD_LOGIC;
  signal \^second_cycle_q_reg_0\ : STD_LOGIC;
  signal \^second_cycle_q_reg_1\ : STD_LOGIC;
  signal temp_req_q : STD_LOGIC;
  signal tim_start_t_s : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_0\ : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_1\ : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_2\ : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_3\ : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_4\ : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_5\ : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_6\ : STD_LOGIC;
  signal \use_db_bus.db_bus_b_n_7\ : STD_LOGIC;
  signal \use_p2.p2_b_n_10\ : STD_LOGIC;
  signal \use_timer.timer_b_n_13\ : STD_LOGIC;
  signal \use_timer.timer_b_n_14\ : STD_LOGIC;
  signal \use_timer.timer_b_n_15\ : STD_LOGIC;
  signal \use_timer.timer_b_n_2\ : STD_LOGIC;
  signal \use_timer.timer_b_n_3\ : STD_LOGIC;
  signal \use_timer.timer_b_n_4\ : STD_LOGIC;
  signal \^use_xtal_div.xtal_q_reg[0]\ : STD_LOGIC;
  signal \^use_xtal_div.xtal_q_reg[1]\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \FSM_onehot_mstate_q_reg[0]\ <= \^fsm_onehot_mstate_q_reg[0]\;
  \FSM_onehot_mstate_q_reg[4]\ <= \^fsm_onehot_mstate_q_reg[4]\;
  \FSM_onehot_mstate_q_reg[4]_0\ <= \^fsm_onehot_mstate_q_reg[4]_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  ale_q_reg(0) <= \^ale_q_reg\(0);
  branch_taken_q_reg <= \^branch_taken_q_reg\;
  clk_multi_cycle_s <= \^clk_multi_cycle_s\;
  cnd_take_branch_s <= \^cnd_take_branch_s\;
  dac_out(7 downto 0) <= \^dac_out\(7 downto 0);
  dmem_dout(7 downto 0) <= \^dmem_dout\(7 downto 0);
  \opc_opcode_q_reg[4]\(0) <= \^opc_opcode_q_reg[4]\(0);
  second_cycle_q_reg <= \^second_cycle_q_reg\;
  second_cycle_q_reg_0 <= \^second_cycle_q_reg_0\;
  second_cycle_q_reg_1 <= \^second_cycle_q_reg_1\;
  \use_xtal_div.xtal_q_reg[0]\ <= \^use_xtal_div.xtal_q_reg[0]\;
  \use_xtal_div.xtal_q_reg[1]\ <= \^use_xtal_div.xtal_q_reg[1]\;
alu_b: entity work.dkong_dkong_system_wrapper_0_0_t48_alu
     port map (
      D(7) => decoder_b_n_11,
      D(6) => decoder_b_n_12,
      D(5) => decoder_b_n_13,
      D(4) => decoder_b_n_14,
      D(3) => decoder_b_n_15,
      D(2) => decoder_b_n_16,
      D(1) => decoder_b_n_17,
      D(0) => decoder_b_n_18,
      E(0) => temp_req_q,
      O(3) => alu_b_n_19,
      O(2) => alu_b_n_20,
      O(1) => alu_b_n_21,
      O(0) => p_0_in,
      Q(7) => p_1_in,
      Q(6) => alu_b_n_1,
      Q(5) => alu_b_n_2,
      Q(4) => alu_b_n_3,
      Q(3) => alu_b_n_4,
      Q(2) => alu_b_n_5,
      Q(1) => alu_b_n_6,
      Q(0) => alu_b_n_7,
      S(2) => decoder_b_n_53,
      S(1) => decoder_b_n_54,
      S(0) => decoder_b_n_55,
      \accu_shadow_q_reg[0]_0\ => alu_b_n_10,
      \accu_shadow_q_reg[1]_0\ => alu_b_n_15,
      \accu_shadow_q_reg[2]_0\ => alu_b_n_11,
      \accu_shadow_q_reg[3]_0\ => alu_b_n_12,
      \accu_shadow_q_reg[3]_1\(3) => alu_b_n_31,
      \accu_shadow_q_reg[3]_1\(2) => alu_b_n_32,
      \accu_shadow_q_reg[3]_1\(1) => alu_b_n_33,
      \accu_shadow_q_reg[3]_1\(0) => alu_b_n_34,
      \accu_shadow_q_reg[3]_2\ => \inc_sel_q_reg[0]\,
      \accu_shadow_q_reg[4]_0\ => alu_b_n_13,
      \accu_shadow_q_reg[5]_0\ => alu_b_n_14,
      \accu_shadow_q_reg[6]_0\ => alu_b_n_9,
      \accu_shadow_q_reg[7]_0\ => alu_b_n_16,
      \accu_shadow_q_reg[7]_1\(0) => data0,
      \accu_shadow_q_reg[7]_2\ => \^e\(0),
      \accu_shadow_q_reg[7]_3\(7) => decoder_b_n_83,
      \accu_shadow_q_reg[7]_3\(6) => decoder_b_n_84,
      \accu_shadow_q_reg[7]_3\(5) => decoder_b_n_85,
      \accu_shadow_q_reg[7]_3\(4) => decoder_b_n_86,
      \accu_shadow_q_reg[7]_3\(3) => decoder_b_n_87,
      \accu_shadow_q_reg[7]_3\(2) => decoder_b_n_88,
      \accu_shadow_q_reg[7]_3\(1) => decoder_b_n_89,
      \accu_shadow_q_reg[7]_3\(0) => decoder_b_n_90,
      \accumulator_q_reg[7]_0\(7) => alu_b_n_36,
      \accumulator_q_reg[7]_0\(6) => alu_b_n_37,
      \accumulator_q_reg[7]_0\(5) => alu_b_n_38,
      \accumulator_q_reg[7]_0\(4) => alu_b_n_39,
      \accumulator_q_reg[7]_0\(3) => alu_b_n_40,
      \accumulator_q_reg[7]_0\(2) => alu_b_n_41,
      \accumulator_q_reg[7]_0\(1) => alu_b_n_42,
      \accumulator_q_reg[7]_0\(0) => alu_b_n_43,
      \accumulator_q_reg[7]_1\(1) => accumulator_q(7),
      \accumulator_q_reg[7]_1\(0) => accumulator_q(3),
      \accumulator_q_reg[7]_2\(7 downto 0) => \^dmem_dout\(7 downto 0),
      \p1_q[0]_i_5\ => decoder_b_n_48,
      \p1_q[2]_i_4\ => decoder_b_n_46,
      \p1_q[2]_i_4_0\ => decoder_b_n_47,
      \p1_q[6]_i_14\ => \^fsm_onehot_mstate_q_reg[4]_0\,
      \p1_q[7]_i_25\ => decoder_b_n_139,
      \p1_q[7]_i_38\(1 downto 0) => \in2_reg[6]\(1 downto 0),
      \p1_q[7]_i_6\ => psw_b_n_8,
      \p1_q_reg[3]_i_15_0\ => decoder_b_n_125,
      psw_aux_carry_s => psw_aux_carry_s,
      psw_carry_s => psw_carry_s,
      \psw_q[3]_i_20\(0) => decoder_b_n_45,
      \psw_q_reg[2]\ => alu_b_n_8,
      \rom_bank_sel_reg[0]\ => alu_b_n_17,
      soundclk => soundclk,
      take_branch_q_i_37(3) => decoder_b_n_49,
      take_branch_q_i_37(2) => decoder_b_n_50,
      take_branch_q_i_37(1) => decoder_b_n_51,
      take_branch_q_i_37(0) => decoder_b_n_52,
      \temp_req_q_reg[4]_0\ => alu_b_n_18,
      \temp_req_q_reg[7]_0\(7) => alu_b_n_23,
      \temp_req_q_reg[7]_0\(6) => alu_b_n_24,
      \temp_req_q_reg[7]_0\(5) => alu_b_n_25,
      \temp_req_q_reg[7]_0\(4) => alu_b_n_26,
      \temp_req_q_reg[7]_0\(3) => alu_b_n_27,
      \temp_req_q_reg[7]_0\(2) => alu_b_n_28,
      \temp_req_q_reg[7]_0\(1) => alu_b_n_29,
      \temp_req_q_reg[7]_0\(0) => alu_b_n_30
    );
clock_ctrl_b: entity work.dkong_dkong_system_wrapper_0_0_t48_clock_ctrl
     port map (
      D(5) => clock_ctrl_b_n_37,
      D(4) => clock_ctrl_b_n_38,
      D(3) => clock_ctrl_b_n_39,
      D(2) => clock_ctrl_b_n_40,
      D(1) => clock_ctrl_b_n_41,
      D(0) => clock_ctrl_b_n_42,
      E(0) => clock_ctrl_b_n_5,
      \FSM_onehot_mstate_q_reg[0]_0\ => clock_ctrl_b_n_16,
      \FSM_onehot_mstate_q_reg[0]_1\ => \^fsm_onehot_mstate_q_reg[0]\,
      \FSM_onehot_mstate_q_reg[0]_10\ => clock_ctrl_b_n_72,
      \FSM_onehot_mstate_q_reg[0]_11\ => clock_ctrl_b_n_73,
      \FSM_onehot_mstate_q_reg[0]_2\ => clock_ctrl_b_n_22,
      \FSM_onehot_mstate_q_reg[0]_3\(0) => mnemonic_q,
      \FSM_onehot_mstate_q_reg[0]_4\ => clock_ctrl_b_n_49,
      \FSM_onehot_mstate_q_reg[0]_5\ => clock_ctrl_b_n_51,
      \FSM_onehot_mstate_q_reg[0]_6\ => clock_ctrl_b_n_52,
      \FSM_onehot_mstate_q_reg[0]_7\ => clock_ctrl_b_n_53,
      \FSM_onehot_mstate_q_reg[0]_8\ => clock_ctrl_b_n_58,
      \FSM_onehot_mstate_q_reg[0]_9\ => \FSM_onehot_mstate_q_reg[0]_0\,
      \FSM_onehot_mstate_q_reg[2]_0\ => clock_ctrl_b_n_20,
      \FSM_onehot_mstate_q_reg[2]_1\(0) => p_0_in_1(3),
      \FSM_onehot_mstate_q_reg[2]_2\ => clock_ctrl_b_n_43,
      \FSM_onehot_mstate_q_reg[2]_3\ => clock_ctrl_b_n_59,
      \FSM_onehot_mstate_q_reg[2]_4\ => clock_ctrl_b_n_67,
      \FSM_onehot_mstate_q_reg[2]_5\ => clock_ctrl_b_n_71,
      \FSM_onehot_mstate_q_reg[4]_0\ => clock_ctrl_b_n_12,
      \FSM_onehot_mstate_q_reg[4]_1\ => clock_ctrl_b_n_14,
      \FSM_onehot_mstate_q_reg[4]_2\ => clock_ctrl_b_n_15,
      \FSM_onehot_mstate_q_reg[4]_3\ => \^fsm_onehot_mstate_q_reg[4]_0\,
      \FSM_onehot_mstate_q_reg[4]_4\ => \^fsm_onehot_mstate_q_reg[4]\,
      \FSM_onehot_mstate_q_reg[4]_5\ => clock_ctrl_b_n_27,
      \FSM_onehot_mstate_q_reg[4]_6\ => clock_ctrl_b_n_47,
      \FSM_onehot_mstate_q_reg[4]_7\ => clock_ctrl_b_n_66,
      \FSM_onehot_mstate_q_reg[4]_8\ => clock_ctrl_b_n_70,
      Q(4 downto 0) => \^q\(4 downto 0),
      \accumulator_q_reg[3]\ => decoder_b_n_117,
      \accumulator_q_reg[3]_0\ => decoder_b_n_141,
      \accumulator_q_reg[3]_1\ => decoder_b_n_121,
      \accumulator_q_reg[3]_2\ => decoder_b_n_119,
      \accumulator_q_reg[3]_3\ => decoder_b_n_120,
      \accumulator_q_reg[3]_4\ => decoder_b_n_118,
      ale_q_reg_0(0) => \^ale_q_reg\(0),
      ale_q_reg_1 => ale_q_reg_0,
      clk_multi_cycle_s => \^clk_multi_cycle_s\,
      \counter_q_reg[7]\ => decoder_b_n_104,
      \counter_q_reg[7]_0\ => \use_timer.timer_b_n_13\,
      dmem_addr_q => dmem_addr_q,
      \dmem_addr_q_reg[5]\ => decoder_b_n_108,
      douta(7 downto 0) => douta(7 downto 0),
      int_pending_s => int_pending_s,
      \mnemonic_q_reg[4]\ => clock_ctrl_b_n_48,
      \mnemonic_q_reg[4]_0\ => clock_ctrl_b_n_62,
      \mnemonic_q_reg[4]_1\ => clock_ctrl_b_n_64,
      \mnemonic_q_reg[5]\ => clock_ctrl_b_n_68,
      \mnemonic_q_reg[5]_0\ => clock_ctrl_b_n_76,
      multi_cycle_q_reg_0 => multi_cycle_q_reg,
      multi_cycle_q_reg_1 => multi_cycle_q_reg_0,
      \opc_opcode_q_reg[3]\ => clock_ctrl_b_n_17,
      \opc_opcode_q_reg[4]\ => clock_ctrl_b_n_60,
      \opc_opcode_q_reg[5]\ => clock_ctrl_b_n_44,
      \opc_opcode_q_reg[5]_0\ => \opc_opcode_q_reg[5]\,
      \opc_opcode_q_reg[6]\ => clock_ctrl_b_n_50,
      \opc_opcode_q_reg_rep[7]\(5 downto 3) => \^dmem_dout\(7 downto 5),
      \opc_opcode_q_reg_rep[7]\(2) => \^dmem_dout\(3),
      \opc_opcode_q_reg_rep[7]\(1 downto 0) => \^dmem_dout\(1 downto 0),
      \p1_q[0]_i_3\ => \p1_q[0]_i_3\,
      \p1_q[1]_i_2\ => \p1_q[1]_i_2\,
      \p1_q[1]_i_9\ => decoder_b_n_63,
      \p1_q[2]_i_2\ => \use_p2.p2_b_n_10\,
      \p1_q[2]_i_2_0\ => \p1_q[2]_i_2\,
      \p1_q[2]_i_3\ => decoder_b_n_112,
      \p1_q[3]_i_10\ => \p1_q[3]_i_10\,
      \p1_q[4]_i_3\ => \p1_q[4]_i_3\,
      \p1_q[6]_i_31\ => decoder_b_n_111,
      \p1_q[6]_i_3_0\ => decoder_b_n_132,
      \p1_q[6]_i_3_1\ => decoder_b_n_131,
      \p1_q[6]_i_3_2\ => decoder_b_n_130,
      \p1_q[6]_i_5\ => decoder_b_n_109,
      \p1_q[7]_i_16\(7 downto 0) => \p1_q[7]_i_16\(7 downto 0),
      \p1_q[7]_i_16_0\ => alu_b_n_17,
      \p1_q[7]_i_8\ => decoder_b_n_38,
      \p1_q[7]_i_8_0\ => decoder_b_n_36,
      \p1_q_reg[7]\(4) => decoder_b_n_30,
      \p1_q_reg[7]\(3) => decoder_b_n_31,
      \p1_q_reg[7]\(2) => decoder_b_n_32,
      \p1_q_reg[7]\(1) => decoder_b_n_33,
      \p1_q_reg[7]\(0) => decoder_b_n_34,
      \p2_o_reg[0]\ => decoder_b_n_35,
      \p2_q_reg[3]\(0) => p_0_in_1(7),
      \p2_q_reg[3]_0\ => decoder_b_n_64,
      \p2_q_reg[6]\ => decoder_b_n_135,
      \p2_q_reg[6]_0\ => decoder_b_n_129,
      \p2_q_reg[6]_1\ => decoder_b_n_144,
      p_0_in(1) => p_0_in_0(10),
      p_0_in(0) => p_0_in_0(7),
      pb_out(0) => pb_out(6),
      \pmem_addr_q_reg[11]\ => decoder_b_n_65,
      \pmem_addr_q_reg[11]_0\ => decoder_b_n_71,
      \program_counter_q_reg[7]\ => decoder_b_n_115,
      \program_counter_q_reg[7]_0\ => decoder_b_n_107,
      \program_counter_q_reg[7]_1\ => \^branch_taken_q_reg\,
      \program_counter_q_reg[7]_2\ => decoder_b_n_27,
      psen_q_reg_0 => psen_q_reg,
      psen_q_reg_1 => clock_ctrl_b_n_55,
      psen_q_reg_2 => clock_ctrl_b_n_77,
      psen_q_reg_3 => clock_ctrl_b_n_78,
      psen_q_reg_4 => clock_ctrl_b_n_79,
      psen_q_reg_5 => clock_ctrl_b_n_80,
      psen_q_reg_6 => clock_ctrl_b_n_83,
      psen_q_reg_7 => psen_q_reg_0,
      rd_q_reg_0 => rd_q_reg,
      rd_q_reg_1 => clock_ctrl_b_n_81,
      rd_q_reg_2 => clock_ctrl_b_n_82,
      rd_q_reg_3 => rd_q_reg_0,
      second_cycle_q_reg_0 => \^second_cycle_q_reg\,
      second_cycle_q_reg_1 => clock_ctrl_b_n_13,
      second_cycle_q_reg_10 => clock_ctrl_b_n_65,
      second_cycle_q_reg_11 => clock_ctrl_b_n_69,
      second_cycle_q_reg_12 => clock_ctrl_b_n_74,
      second_cycle_q_reg_13 => clock_ctrl_b_n_75,
      second_cycle_q_reg_14 => second_cycle_q_reg_2,
      second_cycle_q_reg_15 => \inc_sel_q_reg[0]\,
      second_cycle_q_reg_2 => clock_ctrl_b_n_23,
      second_cycle_q_reg_3 => \^second_cycle_q_reg_0\,
      second_cycle_q_reg_4(0) => pmem_addr_q,
      second_cycle_q_reg_5 => \^second_cycle_q_reg_1\,
      second_cycle_q_reg_6 => clock_ctrl_b_n_46,
      second_cycle_q_reg_7 => clock_ctrl_b_n_54,
      second_cycle_q_reg_8 => clock_ctrl_b_n_56,
      second_cycle_q_reg_9 => clock_ctrl_b_n_57,
      soundclk => soundclk,
      take_branch_q_i_8(6 downto 5) => cnd_comp_value_s(2 downto 1),
      take_branch_q_i_8(4) => decoder_b_n_58,
      take_branch_q_i_8(3) => \^opc_opcode_q_reg[4]\(0),
      take_branch_q_i_8(2) => p_0_in_3,
      take_branch_q_i_8(1) => p_1_in17_in,
      take_branch_q_i_8(0) => decoder_b_n_62,
      \use_xtal_div.xtal_q_reg[0]_0\(0) => prescaler_q,
      \use_xtal_div.xtal_q_reg[0]_1\ => \^use_xtal_div.xtal_q_reg[0]\,
      \use_xtal_div.xtal_q_reg[0]_2\(0) => counter_q,
      \use_xtal_div.xtal_q_reg[0]_3\(0) => accumulator_q(3),
      \use_xtal_div.xtal_q_reg[1]_0\ => \^e\(0),
      \use_xtal_div.xtal_q_reg[1]_1\ => \^use_xtal_div.xtal_q_reg[1]\
    );
cond_branch_b: entity work.dkong_dkong_system_wrapper_0_0_t48_cond_branch
     port map (
      cnd_take_branch_s => \^cnd_take_branch_s\,
      soundclk => soundclk,
      take_branch_q_reg_0 => take_branch_q_reg,
      take_branch_q_reg_1 => \inc_sel_q_reg[0]\
    );
decoder_b: entity work.dkong_dkong_system_wrapper_0_0_t48_decoder
     port map (
      D(7) => decoder_b_n_11,
      D(6) => decoder_b_n_12,
      D(5) => decoder_b_n_13,
      D(4) => decoder_b_n_14,
      D(3) => decoder_b_n_15,
      D(2) => decoder_b_n_16,
      D(1) => decoder_b_n_17,
      D(0) => decoder_b_n_18,
      E(0) => p_0_in_1(7),
      \FSM_onehot_int_state_q_reg[1]\ => decoder_b_n_109,
      \FSM_onehot_mstate_q_reg[0]\ => decoder_b_n_129,
      \FSM_onehot_mstate_q_reg[4]\ => decoder_b_n_121,
      O(3) => alu_b_n_19,
      O(2) => alu_b_n_20,
      O(1) => alu_b_n_21,
      O(0) => p_0_in,
      Q(4) => decoder_b_n_30,
      Q(3) => decoder_b_n_31,
      Q(2) => decoder_b_n_32,
      Q(1) => decoder_b_n_33,
      Q(0) => decoder_b_n_34,
      S(2) => decoder_b_n_53,
      S(1) => decoder_b_n_54,
      S(0) => decoder_b_n_55,
      \accu_shadow_q_reg[7]\(3) => decoder_b_n_49,
      \accu_shadow_q_reg[7]\(2) => decoder_b_n_50,
      \accu_shadow_q_reg[7]\(1) => decoder_b_n_51,
      \accu_shadow_q_reg[7]\(0) => decoder_b_n_52,
      \accu_shadow_q_reg[7]_0\(7) => alu_b_n_36,
      \accu_shadow_q_reg[7]_0\(6) => alu_b_n_37,
      \accu_shadow_q_reg[7]_0\(5) => alu_b_n_38,
      \accu_shadow_q_reg[7]_0\(4) => alu_b_n_39,
      \accu_shadow_q_reg[7]_0\(3) => alu_b_n_40,
      \accu_shadow_q_reg[7]_0\(2) => alu_b_n_41,
      \accu_shadow_q_reg[7]_0\(1) => alu_b_n_42,
      \accu_shadow_q_reg[7]_0\(0) => alu_b_n_43,
      \accumulator_q[3]_i_5_0\ => clock_ctrl_b_n_58,
      \accumulator_q_reg[3]\ => \^fsm_onehot_mstate_q_reg[4]\,
      \accumulator_q_reg[3]_0\ => clock_ctrl_b_n_56,
      \accumulator_q_reg[7]\(7) => decoder_b_n_83,
      \accumulator_q_reg[7]\(6) => decoder_b_n_84,
      \accumulator_q_reg[7]\(5) => decoder_b_n_85,
      \accumulator_q_reg[7]\(4) => decoder_b_n_86,
      \accumulator_q_reg[7]\(3) => decoder_b_n_87,
      \accumulator_q_reg[7]\(2) => decoder_b_n_88,
      \accumulator_q_reg[7]\(1) => decoder_b_n_89,
      \accumulator_q_reg[7]\(0) => decoder_b_n_90,
      \accumulator_q_reg[7]_0\(0) => accumulator_q(3),
      ale_q => ale_q,
      ale_q_reg => \inc_sel_q_reg[0]\,
      ale_q_reg_0(0) => \^ale_q_reg\(0),
      branch_taken_q_reg_0 => \^branch_taken_q_reg\,
      branch_taken_q_reg_1 => branch_taken_q_reg_0,
      branch_taken_s => branch_taken_s,
      \bus_q[7]_i_5_0\ => clock_ctrl_b_n_13,
      \bus_q_reg[7]\ => clock_ctrl_b_n_73,
      \bus_q_reg[7]_0\ => clock_ctrl_b_n_14,
      clk_multi_cycle_s => \^clk_multi_cycle_s\,
      cnd_f1_s => cnd_f1_s,
      cnd_take_branch_s => \^cnd_take_branch_s\,
      cnd_tf_s => cnd_tf_s,
      \counter_q_reg[4]\ => \use_timer.timer_b_n_15\,
      \counter_q_reg[5]\ => \use_timer.timer_b_n_14\,
      \counter_q_reg[6]\(4 downto 2) => \p_0_in__1\(6 downto 4),
      \counter_q_reg[6]\(1 downto 0) => \p_0_in__1\(1 downto 0),
      \counter_q_reg[6]_0\ => \use_timer.timer_b_n_4\,
      dac_out(7 downto 0) => \^dac_out\(7 downto 0),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      dmem_addr_q => dmem_addr_q,
      \dmem_addr_q[5]_i_3_0\ => clock_ctrl_b_n_59,
      \dmem_addr_q[5]_i_5_0\ => clock_ctrl_b_n_17,
      \dmem_addr_q[5]_i_5_1\ => clock_ctrl_b_n_69,
      \dmem_addr_q[5]_i_8_0\ => clock_ctrl_b_n_51,
      \dmem_addr_q_reg[2]\ => clock_ctrl_b_n_48,
      \dmem_addr_q_reg[3]\ => dmem_ctrl_b_n_0,
      \dmem_addr_q_reg[5]\(5 downto 0) => dmem_addr_s(5 downto 0),
      \dmem_addr_q_reg[5]_0\(5) => dmem_ctrl_b_n_1,
      \dmem_addr_q_reg[5]_0\(4) => dmem_ctrl_b_n_2,
      \dmem_addr_q_reg[5]_0\(3) => dmem_ctrl_b_n_3,
      \dmem_addr_q_reg[5]_0\(2) => dmem_ctrl_b_n_4,
      \dmem_addr_q_reg[5]_0\(1) => dmem_ctrl_b_n_5,
      \dmem_addr_q_reg[5]_0\(0) => dmem_ctrl_b_n_6,
      \dmem_addr_q_reg[5]_1\ => clock_ctrl_b_n_16,
      dmem_we => dmem_we,
      f1_q_reg_0 => f1_q_reg,
      \inc_sel_q_reg[0]\ => decoder_b_n_157,
      \inc_sel_q_reg[0]_0\ => clock_ctrl_b_n_60,
      \inc_sel_q_reg[0]_1\ => \use_timer.timer_b_n_3\,
      \inc_sel_q_reg[1]\ => \use_timer.timer_b_n_2\,
      int_enable_q_reg => int_enable_q_reg,
      int_enable_q_reg_0 => int_enable_q_reg_0,
      int_in_progress_q => int_in_progress_q,
      int_in_progress_q_reg => int_in_progress_q_reg,
      int_in_progress_q_reg_0 => int_in_progress_q_reg_0,
      int_in_progress_q_reg_1 => clock_ctrl_b_n_71,
      int_pending_s => int_pending_s,
      int_q_reg => int_q_reg,
      int_q_reg_0 => int_q_reg_0,
      int_type_q => int_type_q,
      int_type_q_reg => int_type_q_reg,
      mb_q => mb_q,
      mb_q56_out => mb_q56_out,
      mb_q_reg_0 => mb_q_reg,
      \mnemonic_q_reg[0]_0\ => decoder_b_n_35,
      \mnemonic_q_reg[0]_1\ => decoder_b_n_63,
      \mnemonic_q_reg[0]_2\ => decoder_b_n_64,
      \mnemonic_q_reg[0]_3\ => decoder_b_n_65,
      \mnemonic_q_reg[0]_4\ => decoder_b_n_71,
      \mnemonic_q_reg[0]_5\ => \mnemonic_q_reg[0]\,
      \mnemonic_q_reg[0]_6\ => decoder_b_n_112,
      \mnemonic_q_reg[0]_7\ => decoder_b_n_119,
      \mnemonic_q_reg[0]_8\ => \mnemonic_q_reg[0]_0\,
      \mnemonic_q_reg[0]_9\ => decoder_b_n_141,
      \mnemonic_q_reg[1]_0\ => decoder_b_n_29,
      \mnemonic_q_reg[1]_1\ => decoder_b_n_36,
      \mnemonic_q_reg[1]_2\ => decoder_b_n_46,
      \mnemonic_q_reg[1]_3\ => \mnemonic_q_reg[1]\,
      \mnemonic_q_reg[1]_4\ => decoder_b_n_110,
      \mnemonic_q_reg[1]_5\ => \mnemonic_q_reg[1]_0\,
      \mnemonic_q_reg[1]_6\ => \mnemonic_q_reg[1]_1\,
      \mnemonic_q_reg[2]_0\ => \mnemonic_q_reg[2]\,
      \mnemonic_q_reg[2]_1\(0) => decoder_b_n_45,
      \mnemonic_q_reg[2]_2\ => decoder_b_n_105,
      \mnemonic_q_reg[2]_3\ => decoder_b_n_131,
      \mnemonic_q_reg[2]_4\ => \mnemonic_q_reg[2]_0\,
      \mnemonic_q_reg[2]_5\ => \mnemonic_q_reg[2]_1\,
      \mnemonic_q_reg[2]_6\ => decoder_b_n_139,
      \mnemonic_q_reg[3]_0\ => decoder_b_n_113,
      \mnemonic_q_reg[3]_1\ => decoder_b_n_117,
      \mnemonic_q_reg[3]_2\ => decoder_b_n_118,
      \mnemonic_q_reg[3]_3\ => \mnemonic_q_reg[3]\,
      \mnemonic_q_reg[3]_4\ => decoder_b_n_132,
      \mnemonic_q_reg[3]_5\ => decoder_b_n_135,
      \mnemonic_q_reg[3]_6\ => \mnemonic_q_reg[3]_0\,
      \mnemonic_q_reg[4]_0\ => decoder_b_n_27,
      \mnemonic_q_reg[4]_1\ => decoder_b_n_38,
      \mnemonic_q_reg[4]_2\(0) => bus_q,
      \mnemonic_q_reg[4]_3\ => \mnemonic_q_reg[4]\,
      \mnemonic_q_reg[4]_4\ => decoder_b_n_144,
      \mnemonic_q_reg[5]_0\ => decoder_b_n_47,
      \mnemonic_q_reg[5]_1\ => decoder_b_n_108,
      \mnemonic_q_reg[5]_2\ => decoder_b_n_115,
      \mnemonic_q_reg[5]_3\ => \mnemonic_q_reg[5]\,
      \mnemonic_q_reg[5]_4\ => decoder_b_n_120,
      \mnemonic_q_reg[5]_5\ => \mnemonic_q_reg[5]_0\,
      \mnemonic_q_reg[5]_6\ => decoder_b_n_130,
      \mnemonic_q_reg[5]_7\(0) => mnemonic_q,
      \opc_opcode_q_reg[0]_0\(0) => p1_q,
      \opc_opcode_q_reg[0]_1\(0) => clock_ctrl_b_n_5,
      \opc_opcode_q_reg[2]_0\ => decoder_b_n_111,
      \opc_opcode_q_reg[2]_1\ => clock_ctrl_b_n_43,
      \opc_opcode_q_reg[4]_0\(0) => accumulator_q(7),
      \opc_opcode_q_reg[4]_1\ => decoder_b_n_125,
      \opc_opcode_q_reg[4]_2\ => decoder_b_n_156,
      \opc_opcode_q_reg[5]_0\ => decoder_b_n_104,
      \opc_opcode_q_reg[7]_0\(6 downto 5) => cnd_comp_value_s(2 downto 1),
      \opc_opcode_q_reg[7]_0\(4) => decoder_b_n_58,
      \opc_opcode_q_reg[7]_0\(3) => \^opc_opcode_q_reg[4]\(0),
      \opc_opcode_q_reg[7]_0\(2) => p_0_in_3,
      \opc_opcode_q_reg[7]_0\(1) => p_1_in17_in,
      \opc_opcode_q_reg[7]_0\(0) => decoder_b_n_62,
      \opc_opcode_q_reg_rep[7]_0\(5) => clock_ctrl_b_n_37,
      \opc_opcode_q_reg_rep[7]_0\(4) => clock_ctrl_b_n_38,
      \opc_opcode_q_reg_rep[7]_0\(3) => clock_ctrl_b_n_39,
      \opc_opcode_q_reg_rep[7]_0\(2) => clock_ctrl_b_n_40,
      \opc_opcode_q_reg_rep[7]_0\(1) => clock_ctrl_b_n_41,
      \opc_opcode_q_reg_rep[7]_0\(0) => clock_ctrl_b_n_42,
      outreg(7 downto 0) => outreg(7 downto 0),
      \outreg_reg[7]\(7 downto 0) => \^dmem_dout\(7 downto 0),
      \outreg_reg[7]_0\ => clock_ctrl_b_n_50,
      \p1_q[0]_i_2_0\ => psw_b_n_7,
      \p1_q[0]_i_3\ => pmem_ctrl_b_n_20,
      \p1_q[1]_i_2\ => pmem_ctrl_b_n_22,
      \p1_q[1]_i_3\ => clock_ctrl_b_n_65,
      \p1_q[2]_i_2\ => pmem_ctrl_b_n_21,
      \p1_q[2]_i_3\ => clock_ctrl_b_n_53,
      \p1_q[3]_i_2_0\(3) => alu_b_n_31,
      \p1_q[3]_i_2_0\(2) => alu_b_n_32,
      \p1_q[3]_i_2_0\(1) => alu_b_n_33,
      \p1_q[3]_i_2_0\(0) => alu_b_n_34,
      \p1_q[3]_i_3\ => clock_ctrl_b_n_79,
      \p1_q[4]_i_3\ => alu_b_n_17,
      \p1_q[6]_i_17_0\ => clock_ctrl_b_n_70,
      \p1_q[6]_i_17_1\ => clock_ctrl_b_n_68,
      \p1_q[6]_i_17_2\ => clock_ctrl_b_n_67,
      \p1_q[6]_i_23\ => clock_ctrl_b_n_22,
      \p1_q[6]_i_3\ => alu_b_n_8,
      \p1_q[6]_i_5_0\(1 downto 0) => \in2_reg[6]\(1 downto 0),
      \p1_q[6]_i_5_1\ => \p1_q[6]_i_5\,
      \p1_q[7]_i_11_0\ => alu_b_n_16,
      \p1_q[7]_i_11_1\ => clock_ctrl_b_n_76,
      \p1_q[7]_i_16\(6 downto 2) => counter_q_reg(7 downto 3),
      \p1_q[7]_i_16\(1 downto 0) => counter_q_reg(1 downto 0),
      \p1_q[7]_i_16_0\ => clock_ctrl_b_n_52,
      \p1_q[7]_i_27_0\ => clock_ctrl_b_n_64,
      \p1_q[7]_i_7\ => clock_ctrl_b_n_82,
      \p1_q_reg[7]\ => \^second_cycle_q_reg\,
      \p1_q_reg[7]_0\ => clock_ctrl_b_n_72,
      \p2_q_reg[0]\ => clock_ctrl_b_n_77,
      \p2_q_reg[0]_0\(2) => \^q\(4),
      \p2_q_reg[0]_0\(1 downto 0) => \^q\(2 downto 1),
      \p2_q_reg[1]\ => alu_b_n_10,
      \p2_q_reg[1]_0\ => clock_ctrl_b_n_78,
      \p2_q_reg[1]_1\ => clock_ctrl_b_n_54,
      \p2_q_reg[1]_2\ => clock_ctrl_b_n_66,
      \p2_q_reg[2]\ => alu_b_n_15,
      \p2_q_reg[2]_0\ => clock_ctrl_b_n_57,
      \p2_q_reg[2]_1\ => clock_ctrl_b_n_12,
      \p2_q_reg[2]_2\ => clock_ctrl_b_n_47,
      \p2_q_reg[2]_3\ => clock_ctrl_b_n_46,
      \p2_q_reg[2]_4\ => clock_ctrl_b_n_83,
      \p2_q_reg[3]\ => alu_b_n_11,
      \p2_q_reg[3]_0\ => clock_ctrl_b_n_27,
      \p2_q_reg[3]_1\ => \^second_cycle_q_reg_1\,
      \p2_q_reg[4]\ => alu_b_n_12,
      \p2_q_reg[4]_0\ => clock_ctrl_b_n_80,
      \p2_q_reg[5]\ => alu_b_n_13,
      \p2_q_reg[5]_0\ => clock_ctrl_b_n_81,
      \p2_q_reg[6]\ => clock_ctrl_b_n_44,
      \p2_q_reg[6]_0\ => alu_b_n_14,
      \p2_q_reg[6]_1\ => clock_ctrl_b_n_55,
      \p2_q_reg[7]\ => alu_b_n_9,
      \p2_q_reg[7]_0\ => clock_ctrl_b_n_74,
      \p2_q_reg[7]_1\(7 downto 0) => p2_q(7 downto 0),
      p_0_in(0) => p_0_in_0(10),
      p_1_in(0) => p_1_in_2(0),
      program_counter_q(10) => program_counter_q(11),
      program_counter_q(9 downto 0) => program_counter_q(9 downto 0),
      \program_counter_q_reg[0]\ => clock_ctrl_b_n_49,
      \program_counter_q_reg[11]\ => \^use_xtal_div.xtal_q_reg[0]\,
      \program_counter_q_reg[11]_0\ => \^use_xtal_div.xtal_q_reg[1]\,
      \program_counter_q_reg[7]\(7 downto 0) => pmem_addr_s(7 downto 0),
      \program_counter_q_reg[8]\ => decoder_b_n_148,
      \program_counter_q_reg[8]_0\ => clock_ctrl_b_n_75,
      \program_counter_q_reg[8]_1\ => pmem_ctrl_b_n_11,
      \program_counter_q_reg[9]\ => decoder_b_n_147,
      \program_counter_q_reg[9]_0\ => pmem_ctrl_b_n_23,
      psw_aux_carry_s => psw_aux_carry_s,
      psw_bs_s => psw_bs_s,
      psw_carry_s => psw_carry_s,
      psw_f0_s => psw_f0_s,
      \psw_q[3]_i_8_0\(0) => data0,
      \psw_q_reg[0]\ => decoder_b_n_152,
      \psw_q_reg[1]\ => \psw_q_reg[1]\,
      \psw_q_reg[1]_0\ => decoder_b_n_151,
      \psw_q_reg[2]\ => decoder_b_n_150,
      \psw_q_reg[2]_0\ => alu_b_n_18,
      \psw_q_reg[2]_i_4\(7) => alu_b_n_23,
      \psw_q_reg[2]_i_4\(6) => alu_b_n_24,
      \psw_q_reg[2]_i_4\(5) => alu_b_n_25,
      \psw_q_reg[2]_i_4\(4) => alu_b_n_26,
      \psw_q_reg[2]_i_4\(3) => alu_b_n_27,
      \psw_q_reg[2]_i_4\(2) => alu_b_n_28,
      \psw_q_reg[2]_i_4\(1) => alu_b_n_29,
      \psw_q_reg[2]_i_4\(0) => alu_b_n_30,
      \psw_q_reg[2]_i_4_0\(7) => p_1_in,
      \psw_q_reg[2]_i_4_0\(6) => alu_b_n_1,
      \psw_q_reg[2]_i_4_0\(5) => alu_b_n_2,
      \psw_q_reg[2]_i_4_0\(4) => alu_b_n_3,
      \psw_q_reg[2]_i_4_0\(3) => alu_b_n_4,
      \psw_q_reg[2]_i_4_0\(2) => alu_b_n_5,
      \psw_q_reg[2]_i_4_0\(1) => alu_b_n_6,
      \psw_q_reg[2]_i_4_0\(0) => alu_b_n_7,
      \psw_q_reg[3]\ => decoder_b_n_149,
      \psw_q_reg[3]_i_4_0\ => clock_ctrl_b_n_62,
      sfx_port(3 downto 0) => sfx_port(3 downto 0),
      soundclk => soundclk,
      \sp_q_reg[0]\ => decoder_b_n_154,
      \sp_q_reg[0]_0\ => decoder_b_n_155,
      \sp_q_reg[0]_1\ => \^fsm_onehot_mstate_q_reg[0]\,
      \sp_q_reg[0]_2\ => \^e\(0),
      \sp_q_reg[0]_3\ => psw_b_n_6,
      \sp_q_reg[1]\ => psw_b_n_5,
      \sp_q_reg[2]\ => decoder_b_n_153,
      \sp_q_reg[2]_0\ => psw_b_n_4,
      take_branch_q => take_branch_q,
      take_branch_q_i_2_0 => take_branch_q_i_2,
      take_branch_q_i_3_0 => clock_ctrl_b_n_20,
      take_branch_q_reg => decoder_b_n_107,
      \temp_req_q_reg[0]\ => decoder_b_n_48,
      \temp_req_q_reg[6]\ => clock_ctrl_b_n_15,
      \temp_req_q_reg[7]\ => \^fsm_onehot_mstate_q_reg[4]_0\,
      tim_start_t_s => tim_start_t_s,
      timer_flag_q_reg => timer_flag_q_reg,
      timer_flag_q_reg_0 => timer_flag_q_reg_0,
      timer_int_enable_q_reg => timer_int_enable_q_reg,
      timer_int_enable_q_reg_0 => timer_int_enable_q_reg_0,
      timer_int_enable_q_reg_1 => timer_int_enable_q_reg_1,
      timer_overflow_q_reg => timer_overflow_q_reg,
      timer_overflow_q_reg_0 => timer_overflow_q_reg_0,
      \use_xtal_div.xtal_q_reg[0]\(0) => temp_req_q,
      \use_xtal_div.xtal_q_reg[1]\ => decoder_b_n_146
    );
dmem_ctrl_b: entity work.dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl
     port map (
      D(5 downto 0) => dmem_addr_s(5 downto 0),
      E(0) => dmem_addr_q,
      Q(5) => dmem_ctrl_b_n_1,
      Q(4) => dmem_ctrl_b_n_2,
      Q(3) => dmem_ctrl_b_n_3,
      Q(2) => dmem_ctrl_b_n_4,
      Q(1) => dmem_ctrl_b_n_5,
      Q(0) => dmem_ctrl_b_n_6,
      \dmem_addr_q_reg[0]_0\ => \inc_sel_q_reg[0]\,
      \dmem_addr_q_reg[3]_0\ => dmem_ctrl_b_n_0,
      \dmem_addr_q_reg[3]_1\ => decoder_b_n_105,
      psw_bs_s => psw_bs_s,
      soundclk => soundclk
    );
pmem_ctrl_b: entity work.dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => pmem_addr_q,
      Q(7) => \use_db_bus.db_bus_b_n_0\,
      Q(6) => \use_db_bus.db_bus_b_n_1\,
      Q(5) => \use_db_bus.db_bus_b_n_2\,
      Q(4) => \use_db_bus.db_bus_b_n_3\,
      Q(3) => \use_db_bus.db_bus_b_n_4\,
      Q(2) => \use_db_bus.db_bus_b_n_5\,
      Q(1) => \use_db_bus.db_bus_b_n_6\,
      Q(0) => \use_db_bus.db_bus_b_n_7\,
      \addr_reg[0]\ => \^second_cycle_q_reg_0\,
      \p1_q[1]_i_5\ => decoder_b_n_29,
      \p1_q[1]_i_5_0\ => clock_ctrl_b_n_52,
      \p1_q[1]_i_5_1\ => decoder_b_n_110,
      \p1_q[2]_i_5\(2 downto 0) => counter_q_reg(2 downto 0),
      p_0_in(1) => p_0_in_0(10),
      p_0_in(0) => p_0_in_0(7),
      \pmem_addr_q_reg[11]_0\(3) => pmem_ctrl_b_n_24,
      \pmem_addr_q_reg[11]_0\(2) => pmem_ctrl_b_n_25,
      \pmem_addr_q_reg[11]_0\(1) => pmem_ctrl_b_n_26,
      \pmem_addr_q_reg[11]_0\(0) => pmem_ctrl_b_n_27,
      \pmem_addr_q_reg[7]_0\(7 downto 0) => pmem_addr_s(7 downto 0),
      \pmem_addr_q_reg[8]_0\ => decoder_b_n_113,
      \program_counter_q_reg[0]_0\(0) => p_1_in_2(0),
      \program_counter_q_reg[10]_0\ => pmem_ctrl_b_n_21,
      \program_counter_q_reg[10]_1\ => decoder_b_n_115,
      \program_counter_q_reg[11]_0\(10) => program_counter_q(11),
      \program_counter_q_reg[11]_0\(9 downto 0) => program_counter_q(9 downto 0),
      \program_counter_q_reg[11]_1\ => decoder_b_n_146,
      \program_counter_q_reg[6]_0\ => pmem_ctrl_b_n_11,
      \program_counter_q_reg[7]_0\ => \inc_sel_q_reg[0]\,
      \program_counter_q_reg[7]_1\ => decoder_b_n_107,
      \program_counter_q_reg[7]_2\(6 downto 0) => \^dmem_dout\(7 downto 1),
      \program_counter_q_reg[8]_0\ => pmem_ctrl_b_n_20,
      \program_counter_q_reg[8]_1\ => pmem_ctrl_b_n_23,
      \program_counter_q_reg[8]_2\ => decoder_b_n_148,
      \program_counter_q_reg[9]_0\ => pmem_ctrl_b_n_22,
      \program_counter_q_reg[9]_1\ => decoder_b_n_147,
      soundclk => soundclk
    );
psw_b: entity work.dkong_dkong_system_wrapper_0_0_t48_psw
     port map (
      Q(1) => p_1_in,
      Q(0) => alu_b_n_7,
      \p1_q[7]_i_13\ => decoder_b_n_125,
      psw_aux_carry_s => psw_aux_carry_s,
      psw_bs_s => psw_bs_s,
      psw_carry_s => psw_carry_s,
      psw_f0_s => psw_f0_s,
      \psw_q_reg[0]_0\ => decoder_b_n_152,
      \psw_q_reg[1]_0\ => decoder_b_n_151,
      \psw_q_reg[2]_0\ => decoder_b_n_150,
      \psw_q_reg[3]_0\ => psw_b_n_7,
      \psw_q_reg[3]_1\ => psw_b_n_8,
      \psw_q_reg[3]_2\ => decoder_b_n_149,
      \psw_q_reg[3]_3\ => \inc_sel_q_reg[0]\,
      soundclk => soundclk,
      \sp_q_reg[0]_0\ => psw_b_n_6,
      \sp_q_reg[0]_1\ => decoder_b_n_155,
      \sp_q_reg[1]_0\ => psw_b_n_5,
      \sp_q_reg[1]_1\ => decoder_b_n_154,
      \sp_q_reg[2]_0\ => psw_b_n_4,
      \sp_q_reg[2]_1\ => decoder_b_n_153
    );
\use_db_bus.db_bus_b\: entity work.dkong_dkong_system_wrapper_0_0_t48_db_bus
     port map (
      E(0) => bus_q,
      Q(7) => \use_db_bus.db_bus_b_n_0\,
      Q(6) => \use_db_bus.db_bus_b_n_1\,
      Q(5) => \use_db_bus.db_bus_b_n_2\,
      Q(4) => \use_db_bus.db_bus_b_n_3\,
      Q(3) => \use_db_bus.db_bus_b_n_4\,
      Q(2) => \use_db_bus.db_bus_b_n_5\,
      Q(1) => \use_db_bus.db_bus_b_n_6\,
      Q(0) => \use_db_bus.db_bus_b_n_7\,
      \bus_q_reg[7]_0\(7 downto 0) => \^dmem_dout\(7 downto 0),
      \bus_q_reg[7]_1\ => \inc_sel_q_reg[0]\,
      soundclk => soundclk
    );
\use_p1.p1_b\: entity work.dkong_dkong_system_wrapper_0_0_t48_p1
     port map (
      E(0) => p1_q,
      dac_out(7 downto 0) => \^dac_out\(7 downto 0),
      \p1_q_reg[7]_0\(7 downto 0) => \^dmem_dout\(7 downto 0),
      \p1_q_reg[7]_1\ => \inc_sel_q_reg[0]\,
      soundclk => soundclk
    );
\use_p2.p2_b\: entity work.dkong_dkong_system_wrapper_0_0_t48_p2
     port map (
      E(1) => p_0_in_1(7),
      E(0) => p_0_in_1(3),
      Q(7 downto 0) => p2_q(7 downto 0),
      addra(3 downto 0) => addra(3 downto 0),
      dac_mute => dac_mute,
      \in2_reg[6]\(1 downto 0) => \in2_reg[6]\(1 downto 0),
      \p2_o_reg[0]_0\ => clock_ctrl_b_n_23,
      \p2_o_reg[3]_0\(3) => pmem_ctrl_b_n_24,
      \p2_o_reg[3]_0\(2) => pmem_ctrl_b_n_25,
      \p2_o_reg[3]_0\(1) => pmem_ctrl_b_n_26,
      \p2_o_reg[3]_0\(0) => pmem_ctrl_b_n_27,
      \p2_o_reg[6]_0\(0) => pb_out(6),
      \p2_o_reg[6]_1\ => \use_p2.p2_b_n_10\,
      \p2_o_reg[7]_0\ => \inc_sel_q_reg[0]\,
      \p2_q_reg[7]_0\(7 downto 0) => \^dmem_dout\(7 downto 0),
      \rom_bank_sel_reg[1]\(0) => \rom_bank_sel_reg[1]\(0),
      soundclk => soundclk
    );
\use_timer.timer_b\: entity work.dkong_dkong_system_wrapper_0_0_t48_timer
     port map (
      D(4 downto 2) => \p_0_in__1\(6 downto 4),
      D(1 downto 0) => \p_0_in__1\(1 downto 0),
      E(0) => prescaler_q,
      Q(7 downto 0) => counter_q_reg(7 downto 0),
      \counter_q_reg[3]_0\ => \use_timer.timer_b_n_4\,
      \counter_q_reg[3]_1\ => \use_timer.timer_b_n_15\,
      \counter_q_reg[4]_0\ => \use_timer.timer_b_n_14\,
      \counter_q_reg[7]_0\(2) => \^dmem_dout\(7),
      \counter_q_reg[7]_0\(1 downto 0) => \^dmem_dout\(3 downto 2),
      \counter_q_reg[7]_1\ => decoder_b_n_104,
      \counter_q_reg[7]_2\(0) => counter_q,
      \inc_sel_q_reg[0]_0\ => \use_timer.timer_b_n_3\,
      \inc_sel_q_reg[0]_1\ => \use_timer.timer_b_n_13\,
      \inc_sel_q_reg[0]_2\ => \inc_sel_q_reg[0]\,
      \inc_sel_q_reg[0]_3\ => decoder_b_n_157,
      \inc_sel_q_reg[1]_0\ => \use_timer.timer_b_n_2\,
      \inc_sel_q_reg[1]_1\ => decoder_b_n_156,
      overflow_q_reg_0 => \^e\(0),
      overflow_q_reg_1 => \^fsm_onehot_mstate_q_reg[4]_0\,
      sfx_port(0) => sfx_port(1),
      soundclk => soundclk,
      t1_q_reg_0 => t1_q_reg,
      t1_q_reg_1 => t1_q_reg_0,
      tim_of_s => tim_of_s,
      tim_start_t_s => tim_start_t_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_tv80s is
  port (
    cpu_rd : out STD_LOGIC;
    rst_n_0 : out STD_LOGIC;
    cpu_wr : out STD_LOGIC;
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 5 downto 0 );
    BusAck_reg : out STD_LOGIC;
    BusAck_reg_rep : out STD_LOGIC;
    cpuclk_d_reg : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cpuclk_d_reg_0 : out STD_LOGIC;
    \m_obus_reg[rdn]\ : out STD_LOGIC;
    rst_n_1 : out STD_LOGIC;
    \m_obus_reg[addr][14]\ : out STD_LOGIC;
    wr_n_reg_0 : out STD_LOGIC;
    \rom_bank_sel_reg[0]\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rom_bank_sel_reg[0]_0\ : out STD_LOGIC;
    \rom_bank_sel_reg[0]_1\ : out STD_LOGIC;
    \rom_bank_sel_reg[0]_2\ : out STD_LOGIC;
    dma_rdy_reg : out STD_LOGIC;
    \A_reg[10]\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A_reg[3]\ : out STD_LOGIC;
    \cref_reg[1]\ : out STD_LOGIC;
    \master_out[dmaster]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cref_reg[0]\ : out STD_LOGIC;
    \rom_bank_sel_reg[0]_3\ : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC;
    \sfx_port_reg[5]\ : out STD_LOGIC;
    \sfx_port_reg[4]\ : out STD_LOGIC;
    \sfx_port_reg[3]\ : out STD_LOGIC;
    \sfx_port_reg[2]\ : out STD_LOGIC;
    \dout_reg[0]_0\ : out STD_LOGIC;
    \sfx_port_reg[0]\ : out STD_LOGIC;
    \A_reg[8]\ : out STD_LOGIC;
    wr_n_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][1]\ : out STD_LOGIC;
    \slave_shared_master_bus[wrn]\ : out STD_LOGIC;
    \htiming_reg[1]\ : out STD_LOGIC;
    dma_cnt : out STD_LOGIC;
    \A_reg[0]\ : out STD_LOGIC;
    \m_obus_reg[addr][1]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][3]\ : out STD_LOGIC;
    cpu_wait_reg : out STD_LOGIC;
    \slave_shared_master_bus[rdn]\ : out STD_LOGIC;
    \htiming_reg[1]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_n_reg_2 : out STD_LOGIC;
    wr_n_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A_reg[8]_0\ : out STD_LOGIC;
    \s_obus_reg[dslave][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_obus_reg[addr][15]\ : out STD_LOGIC;
    \A_reg[0]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][7]\ : out STD_LOGIC;
    \m_obus_reg[addr][3]_1\ : out STD_LOGIC;
    \m_obus_reg[addr][7]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][1]_1\ : out STD_LOGIC;
    \A_reg[5]\ : out STD_LOGIC;
    \m_obus_reg[rdn]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][0]\ : out STD_LOGIC;
    \A_reg[1]\ : out STD_LOGIC;
    outreg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \A_reg[14]\ : out STD_LOGIC;
    \m_obus_reg[dmaster][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cpu_wait_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cpu_wait : in STD_LOGIC;
    \dma_cnt_reg[2][13]\ : in STD_LOGIC;
    cpuclk_d : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    \dma_master_bus[rdn]\ : in STD_LOGIC;
    \dma_master_bus[wrn]\ : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \bgm_port_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dma_addr_reg[3][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state[0]_i_2\ : in STD_LOGIC;
    \debug_ahi[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_obus_reg[dslave][7]_0\ : in STD_LOGIC;
    \cref_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bgm_port_reg[4]_0\ : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    crash_out : in STD_LOGIC;
    jump_out : in STD_LOGIC;
    walk_out : in STD_LOGIC;
    \dma_cnt_reg[0][13]\ : in STD_LOGIC;
    cpu_clk_rise : in STD_LOGIC;
    \dma_addr_reg[0][7]\ : in STD_LOGIC;
    \dma_cnt_reg[1][13]\ : in STD_LOGIC;
    \first_last__0\ : in STD_LOGIC;
    wrn_d : in STD_LOGIC;
    rdn_d : in STD_LOGIC;
    \dma_addr_reg[3][0]\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    \di_reg_reg[0]_0\ : in STD_LOGIC;
    \dma_slave_bus[dslave]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg_reg[1]_0\ : in STD_LOGIC;
    \di_reg_reg[2]_0\ : in STD_LOGIC;
    \di_reg_reg[3]_0\ : in STD_LOGIC;
    \di_reg_reg[4]_0\ : in STD_LOGIC;
    \di_reg_reg[5]_0\ : in STD_LOGIC;
    \di_reg_reg[6]_0\ : in STD_LOGIC;
    \di_reg_reg[7]_1\ : in STD_LOGIC;
    debug_cpu_sig_5_sp_1 : in STD_LOGIC;
    \io_bus_reg[dslave][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_bus_reg[dslave][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_bus_reg[dslave][4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cpu_nmi : in STD_LOGIC;
    BusReq_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_tv80s : entity is "tv80s";
end dkong_dkong_system_wrapper_0_0_tv80s;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_tv80s is
  signal \ACC[1]_i_11_n_0\ : STD_LOGIC;
  signal \^cpu_rd\ : STD_LOGIC;
  signal \^cpu_wr\ : STD_LOGIC;
  signal debug_cpu_sig_5_sn_1 : STD_LOGIC;
  signal di_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal di_reg0 : STD_LOGIC;
  signal i_tv80_core_n_24 : STD_LOGIC;
  signal i_tv80_core_n_25 : STD_LOGIC;
  signal i_tv80_core_n_26 : STD_LOGIC;
  signal i_tv80_core_n_28 : STD_LOGIC;
  signal i_tv80_core_n_30 : STD_LOGIC;
  signal i_tv80_core_n_31 : STD_LOGIC;
  signal i_tv80_core_n_63 : STD_LOGIC;
  signal \mcycle[6]_i_22_n_0\ : STD_LOGIC;
  signal \^rst_n_0\ : STD_LOGIC;
  signal \^s_obus_reg[dslave][7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC[1]_i_11\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mcycle[6]_i_22\ : label is "soft_lutpair176";
begin
  cpu_rd <= \^cpu_rd\;
  cpu_wr <= \^cpu_wr\;
  debug_cpu_sig_5_sn_1 <= debug_cpu_sig_5_sp_1;
  rst_n_0 <= \^rst_n_0\;
  \s_obus_reg[dslave][7]\(7 downto 0) <= \^s_obus_reg[dslave][7]\(7 downto 0);
\ACC[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_tv80_core_n_26,
      I1 => i_tv80_core_n_24,
      O => \ACC[1]_i_11_n_0\
    );
\debug_cpu_sig[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cpu_rd\,
      O => debug_cpu_sig(0)
    );
\debug_cpu_sig[1]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cpu_wr\,
      O => debug_cpu_sig(1)
    );
\di_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(0),
      Q => di_reg(0)
    );
\di_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(1),
      Q => di_reg(1)
    );
\di_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(2),
      Q => di_reg(2)
    );
\di_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(3),
      Q => di_reg(3)
    );
\di_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(4),
      Q => di_reg(4)
    );
\di_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(5),
      Q => di_reg(5)
    );
\di_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(6),
      Q => di_reg(6)
    );
\di_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => di_reg0,
      CLR => \^rst_n_0\,
      D => \^s_obus_reg[dslave][7]\(7),
      Q => di_reg(7)
    );
\htiming[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \^rst_n_0\
    );
i_tv80_core: entity work.dkong_dkong_system_wrapper_0_0_tv80_core
     port map (
      \ACC[1]_i_5\ => \ACC[1]_i_11_n_0\,
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      \A_reg[0]_0\ => \A_reg[0]\,
      \A_reg[0]_1\ => \A_reg[0]_0\,
      \A_reg[10]_0\ => \A_reg[10]\,
      \A_reg[10]_1\(0) => \A_reg[10]_0\(0),
      \A_reg[14]_0\ => \A_reg[14]\,
      \A_reg[1]_0\ => \A_reg[1]\,
      \A_reg[3]_0\ => \A_reg[3]\,
      \A_reg[5]_0\ => \A_reg[5]\,
      \A_reg[6]_0\(4 downto 0) => A(4 downto 0),
      \A_reg[8]_0\ => \A_reg[8]\,
      \A_reg[8]_1\ => \A_reg[8]_0\,
      BusAck_reg_0 => BusAck_reg,
      BusAck_reg_rep_0 => BusAck_reg_rep,
      BusReq_s_reg_0(0) => BusReq_s_reg(0),
      D(7 downto 0) => \^s_obus_reg[dslave][7]\(7 downto 0),
      E(0) => di_reg0,
      \F_reg[7]_0\(7 downto 0) => di_reg(7 downto 0),
      \IR_reg[0]_rep__0_0\ => \^rst_n_0\,
      \IR_reg[5]_0\(2) => i_tv80_core_n_24,
      \IR_reg[5]_0\(1) => i_tv80_core_n_25,
      \IR_reg[5]_0\(0) => i_tv80_core_n_26,
      Q(8 downto 0) => Q(8 downto 0),
      \RegAddrB_r[2]_i_10_0\ => \mcycle[6]_i_22_n_0\,
      WEA(0) => WEA(0),
      addra(5) => addra(14),
      addra(4 downto 3) => addra(12 downto 11),
      addra(2) => addra(9),
      addra(1 downto 0) => addra(6 downto 5),
      \bgm_port_reg[4]\(1 downto 0) => \bgm_port_reg[4]\(1 downto 0),
      \bgm_port_reg[4]_0\ => \bgm_port_reg[4]_0\,
      cpu_clk_rise => cpu_clk_rise,
      cpu_nmi => cpu_nmi,
      cpu_wait => cpu_wait,
      cpu_wait_reg => cpu_wait_reg,
      cpu_wait_reg_0 => cpu_wait_reg_0,
      cpuclk_d => cpuclk_d,
      cpuclk_d_reg => cpuclk_d_reg,
      cpuclk_d_reg_0 => cpuclk_d_reg_0,
      crash_out => crash_out,
      \cref_reg[0]\ => \cref_reg[0]\,
      \cref_reg[1]\ => \cref_reg[1]\,
      \cref_reg[1]_0\(1 downto 0) => \cref_reg[1]_0\(1 downto 0),
      \debug_ahi[7]\(15 downto 0) => \debug_ahi[7]\(15 downto 0),
      debug_cpu_sig(1 downto 0) => debug_cpu_sig(5 downto 4),
      \debug_cpu_sig[5]\ => debug_cpu_sig_5_sn_1,
      debug_enables(4 downto 0) => debug_enables(4 downto 0),
      \di_reg_reg[0]\ => \di_reg_reg[0]_0\,
      \di_reg_reg[1]\ => \di_reg_reg[1]_0\,
      \di_reg_reg[2]\ => \di_reg_reg[2]_0\,
      \di_reg_reg[3]\ => \di_reg_reg[3]_0\,
      \di_reg_reg[4]\ => \di_reg_reg[4]_0\,
      \di_reg_reg[5]\ => \di_reg_reg[5]_0\,
      \di_reg_reg[6]\ => \di_reg_reg[6]_0\,
      \di_reg_reg[7]\(6 downto 0) => \di_reg_reg[7]_0\(6 downto 0),
      \di_reg_reg[7]_0\ => \di_reg_reg[7]_1\,
      \dma_addr_reg[0][7]\ => \dma_addr_reg[0][7]\,
      \dma_addr_reg[3][0]\ => \dma_addr_reg[3][0]\,
      \dma_addr_reg[3][15]\(7 downto 0) => \dma_addr_reg[3][15]\(7 downto 0),
      dma_cnt => dma_cnt,
      \dma_cnt_reg[0][13]\ => \dma_cnt_reg[0][13]\,
      \dma_cnt_reg[1][13]\ => \dma_cnt_reg[1][13]\,
      \dma_cnt_reg[2][13]\ => \dma_cnt_reg[2][13]\,
      \dma_master_bus[rdn]\ => \dma_master_bus[rdn]\,
      \dma_master_bus[wrn]\ => \dma_master_bus[wrn]\,
      dma_rdy_reg => dma_rdy_reg,
      \dma_slave_bus[dslave]\(7 downto 0) => \dma_slave_bus[dslave]\(7 downto 0),
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \dout_reg[0]_0\,
      \dout_reg[7]_0\(7 downto 0) => dout(7 downto 0),
      \first_last__0\ => \first_last__0\,
      \htiming_reg[1]\(0) => E(0),
      \htiming_reg[1]_0\ => \htiming_reg[1]\,
      \htiming_reg[1]_1\ => \htiming_reg[1]_0\,
      \in2_reg[7]\(6 downto 0) => D(6 downto 0),
      \io_bus_reg[dslave][4]\(4 downto 0) => \io_bus_reg[dslave][4]\(4 downto 0),
      \io_bus_reg[dslave][4]_0\(4 downto 0) => \io_bus_reg[dslave][4]_0\(4 downto 0),
      \io_bus_reg[dslave][7]\(3 downto 0) => \io_bus_reg[dslave][7]\(3 downto 0),
      jump_out => jump_out,
      \m_obus_reg[addr][0]\ => addra(0),
      \m_obus_reg[addr][0]_0\ => \m_obus_reg[addr][0]\,
      \m_obus_reg[addr][10]\ => addra(10),
      \m_obus_reg[addr][13]\ => addra(13),
      \m_obus_reg[addr][14]\ => \m_obus_reg[addr][14]\,
      \m_obus_reg[addr][15]\ => \m_obus_reg[addr][15]\,
      \m_obus_reg[addr][1]\ => addra(1),
      \m_obus_reg[addr][1]_0\ => \m_obus_reg[addr][1]\,
      \m_obus_reg[addr][1]_1\ => \m_obus_reg[addr][1]_0\,
      \m_obus_reg[addr][1]_2\ => \m_obus_reg[addr][1]_1\,
      \m_obus_reg[addr][2]\ => addra(2),
      \m_obus_reg[addr][3]\ => addra(3),
      \m_obus_reg[addr][3]_0\ => \m_obus_reg[addr][3]\,
      \m_obus_reg[addr][3]_1\(0) => \m_obus_reg[addr][3]_0\(0),
      \m_obus_reg[addr][3]_2\ => \m_obus_reg[addr][3]_1\,
      \m_obus_reg[addr][4]\ => addra(4),
      \m_obus_reg[addr][7]\ => addra(7),
      \m_obus_reg[addr][7]_0\ => \m_obus_reg[addr][7]\,
      \m_obus_reg[addr][7]_1\ => \m_obus_reg[addr][7]_0\,
      \m_obus_reg[addr][8]\ => addra(8),
      \m_obus_reg[dmaster][0]\ => \master_out[dmaster]\(0),
      \m_obus_reg[dmaster][7]\(7 downto 0) => \m_obus_reg[dmaster][7]\(7 downto 0),
      \m_obus_reg[rdn]\ => \m_obus_reg[rdn]\,
      \m_obus_reg[rdn]_0\(0) => \m_obus_reg[rdn]_0\(0),
      \m_obus_reg[wrn]\ => \slave_shared_master_bus[wrn]\,
      \master_out[dmaster]\(6 downto 0) => \master_out[dmaster]\(7 downto 1),
      \mcycle_reg[0]_rep_0\ => i_tv80_core_n_30,
      \mcycle_reg[0]_rep_1\ => i_tv80_core_n_31,
      mem_reg => mem_reg,
      mem_reg_0 => \^cpu_wr\,
      mem_reg_1 => mem_reg_0,
      outreg => outreg,
      rdn_d => rdn_d,
      rdn_d_reg => \^cpu_rd\,
      \rom_bank_sel_reg[0]\ => \rom_bank_sel_reg[0]\,
      \rom_bank_sel_reg[0]_0\ => \rom_bank_sel_reg[0]_0\,
      \rom_bank_sel_reg[0]_1\ => \rom_bank_sel_reg[0]_1\,
      \rom_bank_sel_reg[0]_2\ => \rom_bank_sel_reg[0]_2\,
      \rom_bank_sel_reg[0]_3\ => \rom_bank_sel_reg[0]_3\,
      rst_n => rst_n,
      rst_n_0 => rst_n_1,
      \s_obus_reg[dslave][7]\ => \s_obus_reg[dslave][7]_0\,
      sfx_port(3 downto 0) => sfx_port(3 downto 0),
      \sfx_port_reg[0]\ => \sfx_port_reg[0]\,
      \sfx_port_reg[2]\ => \sfx_port_reg[2]\,
      \sfx_port_reg[3]\ => \sfx_port_reg[3]\,
      \sfx_port_reg[4]\ => \sfx_port_reg[4]\,
      \sfx_port_reg[5]\ => \sfx_port_reg[5]\,
      \slave_shared_master_bus[rdn]\ => \slave_shared_master_bus[rdn]\,
      \state[0]_i_2\ => \state[0]_i_2\,
      \tstate_reg[1]_0\ => i_tv80_core_n_28,
      \tstate_reg[1]_1\ => i_tv80_core_n_63,
      walk_out => walk_out,
      wr_n_reg => wr_n_reg_0,
      wr_n_reg_0 => wr_n_reg_1,
      wr_n_reg_1 => wr_n_reg_2,
      wr_n_reg_2(0) => wr_n_reg_3(0),
      wrn_d => wrn_d
    );
iorq_n_reg_inv: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => i_tv80_core_n_31,
      Q => debug_cpu_sig(3)
    );
\mcycle[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => i_tv80_core_n_26,
      I1 => i_tv80_core_n_25,
      I2 => i_tv80_core_n_24,
      O => \mcycle[6]_i_22_n_0\
    );
mreq_n_reg_inv: unisim.vcomponents.FDCE
     port map (
      C => Q(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => i_tv80_core_n_30,
      Q => debug_cpu_sig(2)
    );
rd_n_reg: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => i_tv80_core_n_28,
      PRE => \^rst_n_0\,
      Q => \^cpu_rd\
    );
wr_n_reg: unisim.vcomponents.FDPE
     port map (
      C => Q(1),
      CE => '1',
      D => i_tv80_core_n_63,
      PRE => \^rst_n_0\,
      Q => \^cpu_wr\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC;
  signal \ram_ena__1\ : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux
     port map (
      DOUTA(0) => \ramloop[1].ram.r_n_0\,
      addra(0) => addra(16),
      clka => clka,
      \debug_dslave[0]_INST_0_i_1\(0) => ram_douta,
      \debug_dslave[1]_INST_0_i_1\(0) => \ramloop[3].ram.r_n_0\,
      \debug_dslave[1]_INST_0_i_1_0\(0) => \ramloop[2].ram.r_n_0\,
      \debug_dslave[2]_INST_0_i_1\(0) => \ramloop[5].ram.r_n_0\,
      \debug_dslave[2]_INST_0_i_1_0\(0) => \ramloop[4].ram.r_n_0\,
      \debug_dslave[3]_INST_0_i_1\(0) => \ramloop[7].ram.r_n_0\,
      \debug_dslave[3]_INST_0_i_1_0\(0) => \ramloop[6].ram.r_n_0\,
      \debug_dslave[4]_INST_0_i_1\(0) => \ramloop[9].ram.r_n_0\,
      \debug_dslave[4]_INST_0_i_1_0\(0) => \ramloop[8].ram.r_n_0\,
      \debug_dslave[5]_INST_0_i_1\(0) => \ramloop[11].ram.r_n_0\,
      \debug_dslave[5]_INST_0_i_1_0\(0) => \ramloop[10].ram.r_n_0\,
      \debug_dslave[6]_INST_0_i_1\(0) => \ramloop[13].ram.r_n_0\,
      \debug_dslave[6]_INST_0_i_1_0\(0) => \ramloop[12].ram.r_n_0\,
      \debug_dslave[7]_INST_0_i_2\(0) => \ramloop[15].ram.r_n_0\,
      \debug_dslave[7]_INST_0_i_2_0\(0) => \ramloop[14].ram.r_n_0\,
      \^douta\(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      O => ram_ena_n_0
    );
\ram_ena__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      O => \ram_ena__1\
    );
\ramloop[0].ram.r\: entity work.dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[10].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      DOUTA(0) => \ramloop[10].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[11].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      DOUTA(0) => \ramloop[11].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[12].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      DOUTA(0) => \ramloop[12].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[13].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      DOUTA(0) => \ramloop[13].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[14].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      DOUTA(0) => \ramloop[14].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[15].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOUTA(0) => \ramloop[15].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTA(0) => \ramloop[1].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOUTA(0) => \ramloop[4].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOUTA(0) => \ramloop[5].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTA(0) => \ramloop[6].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      DOUTA(0) => \ramloop[7].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[8].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      DOUTA(0) => \ramloop[8].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      DOUTA(0) => \ramloop[9].ram.r_n_0\,
      ENA => \ram_ena__1\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized0_0\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_1\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
\ramloop[2].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(23 downto 16),
      ena_array(0) => ena_array(2)
    );
\ramloop[3].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(31 downto 24),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10\ is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized0_9\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_10\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
\ramloop[2].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(23 downto 16),
      ena_array(0) => ena_array(2)
    );
\ramloop[3].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(31 downto 24),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized0\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
\ramloop[2].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(23 downto 16),
      ena_array(0) => ena_array(2)
    );
\ramloop[3].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(31 downto 24),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3\ is
  signal douta_array : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized1_7\
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_8\
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(15 downto 0) => douta_array(15 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4\ is
  signal douta_array : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized1_5\
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_6\
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(15 downto 0) => douta_array(15 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5\ is
  signal douta_array : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized1_3\
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_4\
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(15 downto 0) => douta_array(15 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6\ is
  signal douta_array : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized1\
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3\
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(15 downto 0) => douta_array(15 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7\ is
begin
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8\ is
begin
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9\ : entity is "blk_mem_gen_generic_cstr";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9\ is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\dkong_dkong_system_wrapper_0_0_bindec__parameterized0_11\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_12\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1)
    );
\ramloop[2].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(23 downto 16),
      ena_array(0) => ena_array(2)
    );
\ramloop[3].ram.r\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(31 downto 24),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end dkong_dkong_system_wrapper_0_0_blk_mem_gen_top;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9\ : entity is "blk_mem_gen_top";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9\ is
begin
\valid.cstr\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.dkong_dkong_system_wrapper_0_0_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9\ : entity is "blk_mem_gen_v8_4_3_synth";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "32";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     17.198 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "cpu_program_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "cpu_program_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 131072;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 131072;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 131072;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 131072;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
end dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "Estimated Power for IP     :     1.105199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "tile_2n_banked_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "tile_2n_banked_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "obj_7e_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "obj_7e_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "obj_7f_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "obj_7f_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "Estimated Power for IP     :     1.105199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "palette_2e_banked_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "palette_2e_banked_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "Estimated Power for IP     :     1.105199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "palette_2f_banked_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "palette_2f_banked_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "sou_3h_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "sou_3h_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "sou_3f_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "sou_3f_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "tile_3p_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "tile_3p_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "tile_3n_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "tile_3n_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "obj_7c_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "obj_7c_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "obj_7d_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "obj_7d_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ : entity is "blk_mem_gen_v8_4_3";
end \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\;

architecture STRUCTURE of \dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom : entity is "cpu_program_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom : entity is "cpu_program_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "32";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     17.198 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "cpu_program_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "cpu_program_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 131072;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 131072;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 131072;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 131072;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom : entity is "obj_7c_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom : entity is "obj_7c_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7c_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7c_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom : entity is "obj_7d_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom : entity is "obj_7d_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7d_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7d_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom : entity is "obj_7e_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom : entity is "obj_7e_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7e_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7e_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom : entity is "obj_7f_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom : entity is "obj_7f_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7f_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7f_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom : entity is "palette_2e_banked_prom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom : entity is "palette_2e_banked_prom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.105199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "palette_2e_banked_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "palette_2e_banked_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom : entity is "palette_2f_banked_prom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom : entity is "palette_2f_banked_prom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.105199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "palette_2f_banked_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "palette_2f_banked_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom : entity is "sou_3f_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom : entity is "sou_3f_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "sou_3f_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "sou_3f_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom : entity is "sou_3h_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom : entity is "sou_3h_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "sou_3h_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "sou_3h_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom : entity is "tile_2n_banked_prom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom : entity is "tile_2n_banked_prom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.105199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "tile_2n_banked_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "tile_2n_banked_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom : entity is "tile_3n_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom : entity is "tile_3n_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "tile_3n_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "tile_3n_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom : entity is "tile_3p_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom : entity is "tile_3p_banked_rom";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "tile_3p_banked_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "tile_3p_banked_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_dkong_sound is
  port (
    tim_of_s : out STD_LOGIC;
    xtal3 : out STD_LOGIC;
    clk_second_cycle_s : out STD_LOGIC;
    multi_cycle_q_reg : out STD_LOGIC;
    ale : out STD_LOGIC;
    psen_o : out STD_LOGIC;
    rd_o : out STD_LOGIC;
    cnd_take_branch_s : out STD_LOGIC;
    cnd_tf_s : out STD_LOGIC;
    timer_int_enable_q_reg : out STD_LOGIC;
    int_type_q : out STD_LOGIC;
    timer_overflow_q_reg : out STD_LOGIC;
    ale_q : out STD_LOGIC;
    int_q_reg : out STD_LOGIC;
    int_enable_q_reg : out STD_LOGIC;
    int_in_progress_q_reg : out STD_LOGIC;
    mb_q : out STD_LOGIC;
    cnd_f1_s : out STD_LOGIC;
    branch_taken_q_reg : out STD_LOGIC;
    t1_q_reg : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \opc_opcode_q_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[2]\ : out STD_LOGIC;
    xtal_q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mnemonic_q_reg[1]\ : out STD_LOGIC;
    clk_multi_cycle_s : out STD_LOGIC;
    second_cycle_q_reg : out STD_LOGIC;
    take_branch_q : out STD_LOGIC;
    \mnemonic_q_reg[0]\ : out STD_LOGIC;
    second_cycle_q_reg_0 : out STD_LOGIC;
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    timer_int_enable_q_reg_0 : out STD_LOGIC;
    \mnemonic_q_reg[5]\ : out STD_LOGIC;
    \psw_q_reg[1]\ : out STD_LOGIC;
    \mnemonic_q_reg[4]\ : out STD_LOGIC;
    \mnemonic_q_reg[3]\ : out STD_LOGIC;
    mb_q56_out : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[5]\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_0\ : out STD_LOGIC;
    branch_taken_s : out STD_LOGIC;
    \mnemonic_q_reg[2]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_0\ : out STD_LOGIC;
    int_in_progress_q : out STD_LOGIC;
    timer_flag_q_reg : out STD_LOGIC;
    \mnemonic_q_reg[1]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_mute : out STD_LOGIC;
    soundclk : in STD_LOGIC;
    \inc_sel_q_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    second_cycle_q_reg_1 : in STD_LOGIC;
    multi_cycle_q_reg_0 : in STD_LOGIC;
    ale_q_reg : in STD_LOGIC;
    psen_q_reg : in STD_LOGIC;
    rd_q_reg : in STD_LOGIC;
    take_branch_q_reg : in STD_LOGIC;
    timer_flag_q_reg_0 : in STD_LOGIC;
    timer_int_enable_q_reg_1 : in STD_LOGIC;
    int_type_q_reg : in STD_LOGIC;
    timer_overflow_q_reg_0 : in STD_LOGIC;
    int_q_reg_0 : in STD_LOGIC;
    int_enable_q_reg_0 : in STD_LOGIC;
    int_in_progress_q_reg_0 : in STD_LOGIC;
    mb_q_reg : in STD_LOGIC;
    f1_q_reg : in STD_LOGIC;
    branch_taken_q_reg_0 : in STD_LOGIC;
    t1_q_reg_0 : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p1_q[6]_i_5\ : in STD_LOGIC;
    take_branch_q_i_2 : in STD_LOGIC;
    \p1_q[0]_i_3\ : in STD_LOGIC;
    \p1_q[1]_i_2\ : in STD_LOGIC;
    \p1_q[3]_i_10\ : in STD_LOGIC;
    \p1_q[4]_i_3\ : in STD_LOGIC;
    \p1_q[2]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_dkong_sound : entity is "dkong_sound";
end dkong_dkong_system_wrapper_0_0_dkong_sound;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_dkong_sound is
  signal \addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \^ale\ : STD_LOGIC;
  signal coderom_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal datarom_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmem_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dmem_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmem_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmem_we : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_3f : label is "sou_3f_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_3f : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_3f : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_3h : label is "sou_3h_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_3h : label is "yes";
  attribute x_core_info of rom_3h : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
  ale <= \^ale\;
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(0),
      Q => \addr_reg_n_0_[0]\,
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(1),
      Q => \addr_reg_n_0_[1]\,
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(2),
      Q => \addr_reg_n_0_[2]\,
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(3),
      Q => \addr_reg_n_0_[3]\,
      R => '0'
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(4),
      Q => \addr_reg_n_0_[4]\,
      R => '0'
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(5),
      Q => \addr_reg_n_0_[5]\,
      R => '0'
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(6),
      Q => \addr_reg_n_0_[6]\,
      R => '0'
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => \^ale\,
      D => dout(7),
      Q => \addr_reg_n_0_[7]\,
      R => '0'
    );
cpu: entity work.dkong_dkong_system_wrapper_0_0_t48_core
     port map (
      D(7 downto 0) => dout(7 downto 0),
      E(0) => xtal3,
      \FSM_onehot_mstate_q_reg[0]\ => \FSM_onehot_mstate_q_reg[0]\,
      \FSM_onehot_mstate_q_reg[0]_0\ => \FSM_onehot_mstate_q_reg[0]_0\,
      \FSM_onehot_mstate_q_reg[4]\ => \FSM_onehot_mstate_q_reg[4]_0\,
      \FSM_onehot_mstate_q_reg[4]_0\ => \FSM_onehot_mstate_q_reg[4]_1\,
      Q(4 downto 0) => \FSM_onehot_mstate_q_reg[4]\(4 downto 0),
      addra(3 downto 0) => pb_out(3 downto 0),
      ale_q => ale_q,
      ale_q_reg(0) => \^ale\,
      ale_q_reg_0 => ale_q_reg,
      branch_taken_q_reg => branch_taken_q_reg,
      branch_taken_q_reg_0 => branch_taken_q_reg_0,
      branch_taken_s => branch_taken_s,
      clk_multi_cycle_s => clk_multi_cycle_s,
      cnd_f1_s => cnd_f1_s,
      cnd_take_branch_s => cnd_take_branch_s,
      cnd_tf_s => cnd_tf_s,
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      dmem_dout(7 downto 0) => dmem_dout(7 downto 0),
      dmem_we => dmem_we,
      douta(7 downto 0) => datarom_data(7 downto 0),
      f1_q_reg => f1_q_reg,
      \in2_reg[6]\(1 downto 0) => Q(1 downto 0),
      \inc_sel_q_reg[0]\ => \inc_sel_q_reg[0]\,
      int_enable_q_reg => int_enable_q_reg,
      int_enable_q_reg_0 => int_enable_q_reg_0,
      int_in_progress_q => int_in_progress_q,
      int_in_progress_q_reg => int_in_progress_q_reg,
      int_in_progress_q_reg_0 => int_in_progress_q_reg_0,
      int_q_reg => int_q_reg,
      int_q_reg_0 => int_q_reg_0,
      int_type_q => int_type_q,
      int_type_q_reg => int_type_q_reg,
      mb_q => mb_q,
      mb_q56_out => mb_q56_out,
      mb_q_reg => mb_q_reg,
      \mnemonic_q_reg[0]\ => \mnemonic_q_reg[0]\,
      \mnemonic_q_reg[0]_0\ => \mnemonic_q_reg[0]_0\,
      \mnemonic_q_reg[1]\ => \mnemonic_q_reg[1]\,
      \mnemonic_q_reg[1]_0\ => \mnemonic_q_reg[1]_0\,
      \mnemonic_q_reg[1]_1\ => \mnemonic_q_reg[1]_1\,
      \mnemonic_q_reg[2]\ => \mnemonic_q_reg[2]\,
      \mnemonic_q_reg[2]_0\ => \mnemonic_q_reg[2]_0\,
      \mnemonic_q_reg[2]_1\ => \mnemonic_q_reg[2]_1\,
      \mnemonic_q_reg[3]\ => \mnemonic_q_reg[3]\,
      \mnemonic_q_reg[3]_0\ => \mnemonic_q_reg[3]_0\,
      \mnemonic_q_reg[4]\ => \mnemonic_q_reg[4]\,
      \mnemonic_q_reg[5]\ => \mnemonic_q_reg[5]\,
      \mnemonic_q_reg[5]_0\ => \mnemonic_q_reg[5]_0\,
      multi_cycle_q_reg => multi_cycle_q_reg,
      multi_cycle_q_reg_0 => multi_cycle_q_reg_0,
      \opc_opcode_q_reg[4]\(0) => \opc_opcode_q_reg[4]\(0),
      \opc_opcode_q_reg[5]\ => \opc_opcode_q_reg[5]\,
      outreg(7 downto 0) => dmem_din(7 downto 0),
      \p1_q[0]_i_3\ => \p1_q[0]_i_3\,
      \p1_q[1]_i_2\ => \p1_q[1]_i_2\,
      \p1_q[2]_i_2\ => \p1_q[2]_i_2\,
      \p1_q[3]_i_10\ => \p1_q[3]_i_10\,
      \p1_q[4]_i_3\ => \p1_q[4]_i_3\,
      \p1_q[6]_i_5\ => \p1_q[6]_i_5\,
      \p1_q[7]_i_16\(7 downto 0) => coderom_data(7 downto 0),
      psen_q_reg => psen_o,
      psen_q_reg_0 => psen_q_reg,
      \psw_q_reg[1]\ => \psw_q_reg[1]\,
      rd_q_reg => rd_o,
      rd_q_reg_0 => rd_q_reg,
      \rom_bank_sel_reg[1]\(0) => D(0),
      second_cycle_q_reg => clk_second_cycle_s,
      second_cycle_q_reg_0 => second_cycle_q_reg,
      second_cycle_q_reg_1 => second_cycle_q_reg_0,
      second_cycle_q_reg_2 => second_cycle_q_reg_1,
      sfx_port(3 downto 0) => sfx_port(3 downto 0),
      soundclk => soundclk,
      t1_q_reg => t1_q_reg,
      t1_q_reg_0 => t1_q_reg_0,
      take_branch_q => take_branch_q,
      take_branch_q_i_2 => take_branch_q_i_2,
      take_branch_q_reg => take_branch_q_reg,
      tim_of_s => tim_of_s,
      timer_flag_q_reg => timer_flag_q_reg,
      timer_flag_q_reg_0 => timer_flag_q_reg_0,
      timer_int_enable_q_reg => timer_int_enable_q_reg,
      timer_int_enable_q_reg_0 => timer_int_enable_q_reg_0,
      timer_int_enable_q_reg_1 => timer_int_enable_q_reg_1,
      timer_overflow_q_reg => timer_overflow_q_reg,
      timer_overflow_q_reg_0 => timer_overflow_q_reg_0,
      \use_xtal_div.xtal_q_reg[0]\ => xtal_q(0),
      \use_xtal_div.xtal_q_reg[1]\ => xtal_q(1)
    );
i8035_int_ram: entity work.\dkong_dkong_system_wrapper_0_0_ram__parameterized3\
     port map (
      Q(7 downto 0) => dmem_din(7 downto 0),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      dmem_data_o(7 downto 0) => dmem_dout(7 downto 0),
      dmem_we => dmem_we,
      soundclk => soundclk
    );
rom_3f: entity work.dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom
     port map (
      addra(13 downto 12) => Q(1 downto 0),
      addra(11 downto 8) => pb_out(3 downto 0),
      addra(7) => \addr_reg_n_0_[7]\,
      addra(6) => \addr_reg_n_0_[6]\,
      addra(5) => \addr_reg_n_0_[5]\,
      addra(4) => \addr_reg_n_0_[4]\,
      addra(3) => \addr_reg_n_0_[3]\,
      addra(2) => \addr_reg_n_0_[2]\,
      addra(1) => \addr_reg_n_0_[1]\,
      addra(0) => \addr_reg_n_0_[0]\,
      clka => soundclk,
      douta(7 downto 0) => datarom_data(7 downto 0),
      ena => '1'
    );
rom_3h: entity work.dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom
     port map (
      addra(13 downto 12) => Q(1 downto 0),
      addra(11 downto 8) => pb_out(3 downto 0),
      addra(7) => \addr_reg_n_0_[7]\,
      addra(6) => \addr_reg_n_0_[6]\,
      addra(5) => \addr_reg_n_0_[5]\,
      addra(4) => \addr_reg_n_0_[4]\,
      addra(3) => \addr_reg_n_0_[3]\,
      addra(2) => \addr_reg_n_0_[2]\,
      addra(1) => \addr_reg_n_0_[1]\,
      addra(0) => \addr_reg_n_0_[0]\,
      clka => soundclk,
      douta(7 downto 0) => coderom_data(7 downto 0),
      ena => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_paletter is
  port (
    cmpblk2_d : out STD_LOGIC;
    flip_ena_reg : out STD_LOGIC;
    flip_ena_reg_0 : out STD_LOGIC;
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    masterclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmpblk2_d_reg_0 : in STD_LOGIC;
    cmpblk2 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    prom_2e_i_9 : in STD_LOGIC;
    prom_2e_i_9_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_paletter : entity is "paletter";
end dkong_dkong_system_wrapper_0_0_paletter;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_paletter is
  signal \^cmpblk2_d\ : STD_LOGIC;
  signal palette_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_sig[2]_i_1_n_0\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of prom_2e : label is "palette_2e_banked_prom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of prom_2e : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of prom_2e : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of prom_2e_i_11 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of prom_2e_i_12 : label is "soft_lutpair271";
  attribute CHECK_LICENSE_TYPE of prom_2f : label is "palette_2f_banked_prom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of prom_2f : label is "yes";
  attribute x_core_info of prom_2f : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
  cmpblk2_d <= \^cmpblk2_d\;
\b_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(0),
      Q => b_sig(0),
      R => \r_sig[2]_i_1_n_0\
    );
\b_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(1),
      Q => b_sig(1),
      R => \r_sig[2]_i_1_n_0\
    );
cmpblk2_d_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => cmpblk2_d_reg_0,
      Q => \^cmpblk2_d\,
      S => SR(0)
    );
\g_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(2),
      Q => g_sig(0),
      R => \r_sig[2]_i_1_n_0\
    );
\g_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(3),
      Q => g_sig(1),
      R => \r_sig[2]_i_1_n_0\
    );
\g_sig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(4),
      Q => g_sig(2),
      R => \r_sig[2]_i_1_n_0\
    );
prom_2e: entity work.dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom
     port map (
      addra(9 downto 8) => Q(1 downto 0),
      addra(7 downto 0) => addra(7 downto 0),
      clka => masterclk,
      douta(3 downto 0) => palette_out(3 downto 0),
      ena => '1'
    );
prom_2e_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prom_2e_i_9,
      I1 => prom_2e_i_9_0(2),
      O => flip_ena_reg
    );
prom_2e_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prom_2e_i_9,
      I1 => prom_2e_i_9_0(1),
      O => flip_ena_reg_0
    );
prom_2f: entity work.dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom
     port map (
      addra(9 downto 8) => Q(1 downto 0),
      addra(7 downto 0) => addra(7 downto 0),
      clka => masterclk,
      douta(3 downto 0) => palette_out(7 downto 4),
      ena => '1'
    );
\r_sig[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^cmpblk2_d\,
      I1 => cmpblk2,
      I2 => rst_n,
      O => \r_sig[2]_i_1_n_0\
    );
\r_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(5),
      Q => r_sig(0),
      R => \r_sig[2]_i_1_n_0\
    );
\r_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(6),
      Q => r_sig(1),
      R => \r_sig[2]_i_1_n_0\
    );
\r_sig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => prom_2e_i_9_0(0),
      D => palette_out(7),
      Q => r_sig(2),
      R => \r_sig[2]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_program_rom_wrapper_banked is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    debug_enables : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_program_rom_wrapper_banked : entity is "program_rom_wrapper_banked";
end dkong_dkong_system_wrapper_0_0_program_rom_wrapper_banked;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_program_rom_wrapper_banked is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst : label is "cpu_program_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
inst: entity work.dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom
     port map (
      addra(16 downto 15) => Q(1 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => masterclk,
      douta(7 downto 0) => douta(7 downto 0),
      ena => debug_enables(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_spritegen is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \htiming_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    do_scratch_write : out STD_LOGIC;
    \htiming_reg[1]\ : out STD_LOGIC;
    \phi_reg[0]\ : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    do_scratch_write0 : out STD_LOGIC;
    do_scratch_write_clk : out STD_LOGIC;
    \tile_col_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \linebuf_dout_buf_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    masterclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    do_scratch_write_reg_0 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \vtiming_fc_reg[3]_0\ : in STD_LOGIC;
    mem_reg_8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \di_reg_reg[0]\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[0]_0\ : in STD_LOGIC;
    outreg0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vtiming_fc_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_spritegen : entity is "spritegen";
end dkong_dkong_system_wrapper_0_0_spritegen;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_spritegen is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^do_scratch_write\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_n_1\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_n_2\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_n_3\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_1\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_2\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_3\ : STD_LOGIC;
  signal \^htiming_reg[1]\ : STD_LOGIC;
  signal \^htiming_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \linebuf_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_5_n_0\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal linebuf_dout : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \linebuf_dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \^linebuf_dout_buf_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal linebuf_flip : STD_LOGIC;
  signal linebuf_flip0 : STD_LOGIC;
  signal linebuf_hblkn : STD_LOGIC;
  signal linebuf_newdata : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal linebuf_wr : STD_LOGIC;
  signal \obj_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal obj_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal obj_scanline : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal objram_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \objrom_buf[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf_reg[0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \objrom_buf_reg[1]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \objrom_out[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \objrom_out[1]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \^phi_reg[0]\ : STD_LOGIC;
  signal scratch_din : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \scratch_din[7]_i_1_n_0\ : STD_LOGIC;
  signal scratch_load_addr0 : STD_LOGIC;
  signal \scratch_load_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \scratch_load_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal scratch_load_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal scratch_wr : STD_LOGIC;
  signal scratch_wr_d : STD_LOGIC;
  signal scratchpad_n_1 : STD_LOGIC;
  signal scratchpad_n_10 : STD_LOGIC;
  signal scratchpad_n_11 : STD_LOGIC;
  signal scratchpad_n_12 : STD_LOGIC;
  signal scratchpad_n_13 : STD_LOGIC;
  signal scratchpad_n_14 : STD_LOGIC;
  signal scratchpad_n_15 : STD_LOGIC;
  signal scratchpad_n_16 : STD_LOGIC;
  signal scratchpad_n_17 : STD_LOGIC;
  signal scratchpad_n_18 : STD_LOGIC;
  signal scratchpad_n_19 : STD_LOGIC;
  signal scratchpad_n_2 : STD_LOGIC;
  signal scratchpad_n_20 : STD_LOGIC;
  signal scratchpad_n_21 : STD_LOGIC;
  signal scratchpad_n_22 : STD_LOGIC;
  signal scratchpad_n_23 : STD_LOGIC;
  signal scratchpad_n_24 : STD_LOGIC;
  signal scratchpad_n_27 : STD_LOGIC;
  signal scratchpad_n_28 : STD_LOGIC;
  signal scratchpad_n_29 : STD_LOGIC;
  signal scratchpad_n_3 : STD_LOGIC;
  signal scratchpad_n_30 : STD_LOGIC;
  signal scratchpad_n_4 : STD_LOGIC;
  signal scratchpad_n_5 : STD_LOGIC;
  signal scratchpad_n_6 : STD_LOGIC;
  signal scratchpad_n_7 : STD_LOGIC;
  signal scratchpad_n_8 : STD_LOGIC;
  signal scratchpad_n_9 : STD_LOGIC;
  signal sprite_hflip : STD_LOGIC;
  signal sprite_hflip_buf : STD_LOGIC;
  signal sprite_hflip_i_1_n_0 : STD_LOGIC;
  signal sprite_index : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sprite_palette : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sprite_vflip : STD_LOGIC;
  signal sprite_vflip_i_1_n_0 : STD_LOGIC;
  signal sprite_vpos0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sprite_vpos0_carry__0_n_1\ : STD_LOGIC;
  signal \sprite_vpos0_carry__0_n_2\ : STD_LOGIC;
  signal \sprite_vpos0_carry__0_n_3\ : STD_LOGIC;
  signal sprite_vpos0_carry_n_0 : STD_LOGIC;
  signal sprite_vpos0_carry_n_1 : STD_LOGIC;
  signal sprite_vpos0_carry_n_2 : STD_LOGIC;
  signal sprite_vpos0_carry_n_3 : STD_LOGIC;
  signal \sprite_vpos[7]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[7]\ : STD_LOGIC;
  signal stop_sprite_output_reg_n_0 : STD_LOGIC;
  signal vf_added : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal vtiming_f : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal vtiming_fc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_do_scratch_write2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_vpos0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \do_scratch_write2__0_carry_i_2\ : label is "lutpair0";
  attribute HLUTNM of \do_scratch_write2__0_carry_i_5\ : label is "lutpair0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \htiming[9]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \linebuf_addr[4]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \linebuf_addr[5]_i_3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \linebuf_addr[7]_i_4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \objrom_buf[0][11]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \objrom_buf[0][12]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \objrom_buf[0][13]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \objrom_buf[0][14]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \objrom_buf[0][15]_i_3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \objrom_buf[0][15]_i_4\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \objrom_buf[0][3]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \objrom_buf[0][7]_i_2\ : label is "soft_lutpair298";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_7c : label is "obj_7c_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_7c : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_7c : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_7d : label is "obj_7d_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_7d : label is "yes";
  attribute x_core_info of rom_7d : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_7e : label is "obj_7e_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_7e : label is "yes";
  attribute x_core_info of rom_7e : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_7f : label is "obj_7f_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_7f : label is "yes";
  attribute x_core_info of rom_7f : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute SOFT_HLUTNM of \scratch_load_addr[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \scratch_load_addr[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \scratch_load_addr[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \scratch_load_addr[4]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \scratch_load_addr[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \scratch_load_addr[7]_i_3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \vtiming_fc[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \vtiming_fc[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \vtiming_fc[6]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \vtiming_fc[7]_i_1\ : label is "soft_lutpair302";
begin
  E(0) <= \^e\(0);
  do_scratch_write <= \^do_scratch_write\;
  \htiming_reg[1]\ <= \^htiming_reg[1]\;
  \htiming_reg[9]\(0) <= \^htiming_reg[9]\(0);
  \linebuf_dout_buf_reg[1]_0\(1 downto 0) <= \^linebuf_dout_buf_reg[1]_0\(1 downto 0);
  \phi_reg[0]\ <= \^phi_reg[0]\;
\do_scratch_write2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \do_scratch_write2__0_carry_n_0\,
      CO(2) => \do_scratch_write2__0_carry_n_1\,
      CO(1) => \do_scratch_write2__0_carry_n_2\,
      CO(0) => \do_scratch_write2__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \do_scratch_write2__0_carry_i_1_n_0\,
      DI(2) => \do_scratch_write2__0_carry_i_2_n_0\,
      DI(1 downto 0) => objram_buf(1 downto 0),
      O(3 downto 0) => \NLW_do_scratch_write2__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \do_scratch_write2__0_carry_i_3_n_0\,
      S(2) => \do_scratch_write2__0_carry_i_4_n_0\,
      S(1) => \do_scratch_write2__0_carry_i_5_n_0\,
      S(0) => \do_scratch_write2__0_carry_i_6_n_0\
    );
\do_scratch_write2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \do_scratch_write2__0_carry_n_0\,
      CO(3) => \NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \do_scratch_write2__0_carry__0_n_1\,
      CO(1) => \do_scratch_write2__0_carry__0_n_2\,
      CO(0) => \do_scratch_write2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \do_scratch_write2__0_carry__0_i_1_n_0\,
      DI(1) => \do_scratch_write2__0_carry__0_i_2_n_0\,
      DI(0) => \do_scratch_write2__0_carry__0_i_3_n_0\,
      O(3 downto 0) => vf_added(7 downto 4),
      S(3) => \do_scratch_write2__0_carry__0_i_4_n_0\,
      S(2) => \do_scratch_write2__0_carry__0_i_5_n_0\,
      S(1) => \do_scratch_write2__0_carry__0_i_6_n_0\,
      S(0) => \do_scratch_write2__0_carry__0_i_7_n_0\
    );
\do_scratch_write2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => objram_buf(5),
      I1 => \vtiming_fc_reg[7]_0\(5),
      I2 => \vtiming_fc_reg[3]_0\,
      O => \do_scratch_write2__0_carry__0_i_1_n_0\
    );
\do_scratch_write2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => objram_buf(4),
      I1 => \vtiming_fc_reg[7]_0\(4),
      I2 => \vtiming_fc_reg[3]_0\,
      O => \do_scratch_write2__0_carry__0_i_2_n_0\
    );
\do_scratch_write2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => objram_buf(3),
      I1 => \vtiming_fc_reg[7]_0\(3),
      I2 => \vtiming_fc_reg[3]_0\,
      O => \do_scratch_write2__0_carry__0_i_3_n_0\
    );
\do_scratch_write2__0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D12E2ED1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(6),
      I1 => objram_buf(6),
      I2 => \vtiming_fc_reg[3]_0\,
      I3 => \vtiming_fc_reg[7]_0\(7),
      I4 => objram_buf(7),
      O => \do_scratch_write2__0_carry__0_i_4_n_0\
    );
\do_scratch_write2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D1EE1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(5),
      I1 => objram_buf(5),
      I2 => objram_buf(6),
      I3 => \vtiming_fc_reg[7]_0\(6),
      I4 => \vtiming_fc_reg[3]_0\,
      O => \do_scratch_write2__0_carry__0_i_5_n_0\
    );
\do_scratch_write2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D1EE1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(4),
      I1 => objram_buf(4),
      I2 => objram_buf(5),
      I3 => \vtiming_fc_reg[7]_0\(5),
      I4 => \vtiming_fc_reg[3]_0\,
      O => \do_scratch_write2__0_carry__0_i_6_n_0\
    );
\do_scratch_write2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D1EE1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(3),
      I1 => objram_buf(3),
      I2 => objram_buf(4),
      I3 => \vtiming_fc_reg[7]_0\(4),
      I4 => \vtiming_fc_reg[3]_0\,
      O => \do_scratch_write2__0_carry__0_i_7_n_0\
    );
\do_scratch_write2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => \vtiming_fc_reg[7]_0\(3),
      I2 => objram_buf(3),
      O => \do_scratch_write2__0_carry_i_1_n_0\
    );
\do_scratch_write2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => \vtiming_fc_reg[7]_0\(1),
      O => \do_scratch_write2__0_carry_i_2_n_0\
    );
\do_scratch_write2__0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66996969"
    )
        port map (
      I0 => objram_buf(3),
      I1 => \vtiming_fc_reg[7]_0\(3),
      I2 => \vtiming_fc_reg[3]_0\,
      I3 => \vtiming_fc_reg[7]_0\(2),
      I4 => objram_buf(2),
      O => \do_scratch_write2__0_carry_i_3_n_0\
    );
\do_scratch_write2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \do_scratch_write2__0_carry_i_2_n_0\,
      I1 => \vtiming_fc_reg[3]_0\,
      I2 => \vtiming_fc_reg[7]_0\(2),
      I3 => objram_buf(2),
      O => \do_scratch_write2__0_carry_i_4_n_0\
    );
\do_scratch_write2__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(1),
      I1 => objram_buf(1),
      O => \do_scratch_write2__0_carry_i_5_n_0\
    );
\do_scratch_write2__0_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => objram_buf(0),
      I1 => \vtiming_fc_reg[7]_0\(0),
      I2 => \vtiming_fc_reg[3]_0\,
      O => \do_scratch_write2__0_carry_i_6_n_0\
    );
do_scratch_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => mem_reg_8(2),
      I3 => mem_reg_8(1),
      I4 => mem_reg_8(0),
      O => do_scratch_write_clk
    );
do_scratch_write_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => scratch_din(8),
      I1 => vf_added(7),
      I2 => vf_added(4),
      I3 => vf_added(6),
      I4 => vf_added(5),
      O => do_scratch_write0
    );
do_scratch_write_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => do_scratch_write_reg_0,
      Q => \^do_scratch_write\,
      R => '0'
    );
\htiming[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mem_reg_8(0),
      I1 => mem_reg_8(1),
      I2 => mem_reg_8(2),
      O => \^phi_reg[0]\
    );
\htiming[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      O => \^htiming_reg[1]\
    );
\linebuf_addr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \linebuf_addr_reg_n_0_[3]\,
      I1 => \linebuf_addr_reg_n_0_[0]\,
      I2 => \linebuf_addr_reg_n_0_[1]\,
      I3 => \linebuf_addr_reg_n_0_[2]\,
      O => \linebuf_addr[4]_i_2_n_0\
    );
\linebuf_addr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \linebuf_addr_reg_n_0_[4]\,
      I1 => \linebuf_addr_reg_n_0_[2]\,
      I2 => \linebuf_addr_reg_n_0_[1]\,
      I3 => \linebuf_addr_reg_n_0_[0]\,
      I4 => \linebuf_addr_reg_n_0_[3]\,
      O => \linebuf_addr[5]_i_3_n_0\
    );
\linebuf_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => Q(9),
      I1 => linebuf_hblkn,
      I2 => \^e\(0),
      I3 => rst_n,
      O => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(9),
      O => \linebuf_addr[7]_i_4_n_0\
    );
\linebuf_addr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \linebuf_addr_reg_n_0_[5]\,
      I1 => \linebuf_addr_reg_n_0_[3]\,
      I2 => \linebuf_addr_reg_n_0_[0]\,
      I3 => \linebuf_addr_reg_n_0_[1]\,
      I4 => \linebuf_addr_reg_n_0_[2]\,
      I5 => \linebuf_addr_reg_n_0_[4]\,
      O => \linebuf_addr[7]_i_5_n_0\
    );
\linebuf_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_16,
      Q => \linebuf_addr_reg_n_0_[0]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_15,
      Q => \linebuf_addr_reg_n_0_[1]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_14,
      Q => \linebuf_addr_reg_n_0_[2]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_13,
      Q => \linebuf_addr_reg_n_0_[3]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_12,
      Q => \linebuf_addr_reg_n_0_[4]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_11,
      Q => \linebuf_addr_reg_n_0_[5]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_10,
      Q => \linebuf_addr_reg_n_0_[6]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_9,
      Q => \linebuf_addr_reg_n_0_[7]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => sprite_palette(0),
      Q => linebuf_newdata(2),
      R => SR(0)
    );
\linebuf_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => sprite_palette(1),
      Q => linebuf_newdata(3),
      R => SR(0)
    );
\linebuf_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => sprite_palette(2),
      Q => linebuf_newdata(4),
      R => SR(0)
    );
\linebuf_col_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => sprite_palette(3),
      Q => linebuf_newdata(5),
      R => SR(0)
    );
\linebuf_dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mem_reg_8(2),
      I1 => mem_reg_8(0),
      I2 => mem_reg_8(1),
      O => \linebuf_dout_buf[5]_i_1_n_0\
    );
\linebuf_dout_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(0),
      Q => \^linebuf_dout_buf_reg[1]_0\(0),
      R => SR(0)
    );
\linebuf_dout_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(1),
      Q => \^linebuf_dout_buf_reg[1]_0\(1),
      R => SR(0)
    );
\linebuf_dout_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(2),
      Q => obj_col(0),
      R => SR(0)
    );
\linebuf_dout_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(3),
      Q => obj_col(1),
      R => SR(0)
    );
\linebuf_dout_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(4),
      Q => obj_col(2),
      R => SR(0)
    );
\linebuf_dout_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(5),
      Q => obj_col(3),
      R => SR(0)
    );
linebuf_flip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => Q(9),
      O => linebuf_flip0
    );
linebuf_flip_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => linebuf_flip0,
      Q => linebuf_flip,
      R => SR(0)
    );
linebuf_hblkn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^phi_reg[0]\,
      O => \^e\(0)
    );
linebuf_hblkn_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => \^htiming_reg[9]\(0),
      Q => linebuf_hblkn,
      R => SR(0)
    );
linebuffer: entity work.\dkong_dkong_system_wrapper_0_0_ram__parameterized2\
     port map (
      D(5 downto 0) => linebuf_dout(5 downto 0),
      E(0) => linebuf_wr,
      Q(3 downto 0) => Q(3 downto 0),
      linebuf_flip => linebuf_flip,
      linebuf_hblkn => linebuf_hblkn,
      masterclk => masterclk,
      mem_reg_0(3 downto 0) => linebuf_newdata(5 downto 2),
      mem_reg_1(2 downto 0) => mem_reg_8(2 downto 0),
      mem_reg_2(7) => \linebuf_addr_reg_n_0_[7]\,
      mem_reg_2(6) => \linebuf_addr_reg_n_0_[6]\,
      mem_reg_2(5) => \linebuf_addr_reg_n_0_[5]\,
      mem_reg_2(4) => \linebuf_addr_reg_n_0_[4]\,
      mem_reg_2(3) => \linebuf_addr_reg_n_0_[3]\,
      mem_reg_2(2) => \linebuf_addr_reg_n_0_[2]\,
      mem_reg_2(1) => \linebuf_addr_reg_n_0_[1]\,
      mem_reg_2(0) => \linebuf_addr_reg_n_0_[0]\,
      \objrom_buf_reg[0]_4\(15 downto 0) => \objrom_buf_reg[0]_4\(15 downto 0),
      \objrom_buf_reg[1]_5\(15 downto 0) => \objrom_buf_reg[1]_5\(15 downto 0),
      sprite_hflip_buf => sprite_hflip_buf
    );
objram: entity work.\dkong_dkong_system_wrapper_0_0_ram__parameterized0_2\
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(7 downto 0) => \obj_bus[dslave]\(7 downto 0),
      addra(7 downto 0) => addra(10 downto 3),
      \di_reg_reg[0]\ => \di_reg_reg[0]\,
      \di_reg_reg[0]_0\ => \di_reg_reg[0]_0\,
      douta(7 downto 0) => douta(7 downto 0),
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_2 => mem_reg_1,
      mem_reg_3 => mem_reg_2,
      mem_reg_4 => mem_reg_3,
      mem_reg_5 => mem_reg_4,
      mem_reg_6 => mem_reg_5,
      mem_reg_7 => mem_reg_6,
      mem_reg_8(0) => mem_reg_7(0),
      outreg0_out(7 downto 0) => outreg0_out(7 downto 0)
    );
\objram_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(0),
      Q => objram_buf(0),
      R => '0'
    );
\objram_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(1),
      Q => objram_buf(1),
      R => '0'
    );
\objram_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(2),
      Q => objram_buf(2),
      R => '0'
    );
\objram_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(3),
      Q => objram_buf(3),
      R => '0'
    );
\objram_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(4),
      Q => objram_buf(4),
      R => '0'
    );
\objram_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(5),
      Q => objram_buf(5),
      R => '0'
    );
\objram_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(6),
      Q => objram_buf(6),
      R => '0'
    );
\objram_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \obj_bus[dslave]\(7),
      Q => objram_buf(7),
      R => '0'
    );
\objrom_buf[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(0),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(0),
      O => \objrom_buf[0][0]_i_1_n_0\
    );
\objrom_buf[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(10),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(10),
      O => \objrom_buf[0][10]_i_1_n_0\
    );
\objrom_buf[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(11),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][11]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(11),
      O => \objrom_buf[0][11]_i_1_n_0\
    );
\objrom_buf[0][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => Q(3),
      I1 => sprite_hflip_buf,
      I2 => Q(2),
      O => \objrom_buf[0][11]_i_2_n_0\
    );
\objrom_buf[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(12),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][12]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_4\(12),
      O => \objrom_buf[0][12]_i_1_n_0\
    );
\objrom_buf[0][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => Q(1),
      I1 => sprite_hflip_buf,
      I2 => Q(0),
      O => \objrom_buf[0][12]_i_2_n_0\
    );
\objrom_buf[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(13),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][13]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_4\(13),
      O => \objrom_buf[0][13]_i_1_n_0\
    );
\objrom_buf[0][13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => Q(0),
      I1 => sprite_hflip_buf,
      I2 => Q(1),
      O => \objrom_buf[0][13]_i_2_n_0\
    );
\objrom_buf[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3BFBFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(14),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][14]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_4\(14),
      O => \objrom_buf[0][14]_i_1_n_0\
    );
\objrom_buf[0][14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => Q(0),
      I1 => sprite_hflip_buf,
      I2 => Q(1),
      O => \objrom_buf[0][14]_i_2_n_0\
    );
\objrom_buf[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(15),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_4\(15),
      O => \objrom_buf[0][15]_i_1_n_0\
    );
\objrom_buf[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^htiming_reg[1]\,
      I1 => \sprite_vpos_reg_n_0_[6]\,
      I2 => \sprite_vpos_reg_n_0_[4]\,
      I3 => \sprite_vpos_reg_n_0_[7]\,
      I4 => \sprite_vpos_reg_n_0_[5]\,
      I5 => stop_sprite_output_reg_n_0,
      O => \objrom_buf[0][15]_i_2_n_0\
    );
\objrom_buf[0][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => Q(1),
      I1 => sprite_hflip_buf,
      I2 => Q(0),
      O => \objrom_buf[0][15]_i_3_n_0\
    );
\objrom_buf[0][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => Q(3),
      I1 => sprite_hflip_buf,
      I2 => Q(2),
      O => \objrom_buf[0][15]_i_4_n_0\
    );
\objrom_buf[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(1),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(1),
      O => \objrom_buf[0][1]_i_1_n_0\
    );
\objrom_buf[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(2),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(2),
      O => \objrom_buf[0][2]_i_1_n_0\
    );
\objrom_buf[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(3),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][3]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(3),
      O => \objrom_buf[0][3]_i_1_n_0\
    );
\objrom_buf[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => Q(3),
      I1 => sprite_hflip_buf,
      I2 => Q(2),
      O => \objrom_buf[0][3]_i_2_n_0\
    );
\objrom_buf[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(4),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][12]_i_2_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(4),
      O => \objrom_buf[0][4]_i_1_n_0\
    );
\objrom_buf[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(5),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][13]_i_2_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(5),
      O => \objrom_buf[0][5]_i_1_n_0\
    );
\objrom_buf[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3BFBFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(6),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][14]_i_2_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(6),
      O => \objrom_buf[0][6]_i_1_n_0\
    );
\objrom_buf[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(7),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(7),
      O => \objrom_buf[0][7]_i_1_n_0\
    );
\objrom_buf[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => Q(3),
      I1 => sprite_hflip_buf,
      I2 => Q(2),
      O => \objrom_buf[0][7]_i_2_n_0\
    );
\objrom_buf[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(8),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][12]_i_2_n_0\,
      I4 => \objrom_buf[0][11]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(8),
      O => \objrom_buf[0][8]_i_1_n_0\
    );
\objrom_buf[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[0]_2\(9),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_4\(9),
      O => \objrom_buf[0][9]_i_1_n_0\
    );
\objrom_buf[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(0),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(0),
      O => \objrom_buf[1][0]_i_1_n_0\
    );
\objrom_buf[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(10),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(10),
      O => \objrom_buf[1][10]_i_1_n_0\
    );
\objrom_buf[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(11),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][11]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(11),
      O => \objrom_buf[1][11]_i_1_n_0\
    );
\objrom_buf[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(12),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][12]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_5\(12),
      O => \objrom_buf[1][12]_i_1_n_0\
    );
\objrom_buf[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(13),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][13]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_5\(13),
      O => \objrom_buf[1][13]_i_1_n_0\
    );
\objrom_buf[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3BFBFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(14),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][14]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_5\(14),
      O => \objrom_buf[1][14]_i_1_n_0\
    );
\objrom_buf[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(15),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_5\(15),
      O => \objrom_buf[1][15]_i_1_n_0\
    );
\objrom_buf[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(1),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(1),
      O => \objrom_buf[1][1]_i_1_n_0\
    );
\objrom_buf[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(2),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(2),
      O => \objrom_buf[1][2]_i_1_n_0\
    );
\objrom_buf[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(3),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][3]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(3),
      O => \objrom_buf[1][3]_i_1_n_0\
    );
\objrom_buf[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(4),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][12]_i_2_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(4),
      O => \objrom_buf[1][4]_i_1_n_0\
    );
\objrom_buf[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(5),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][13]_i_2_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(5),
      O => \objrom_buf[1][5]_i_1_n_0\
    );
\objrom_buf[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3BFBFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(6),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][14]_i_2_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(6),
      O => \objrom_buf[1][6]_i_1_n_0\
    );
\objrom_buf[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(7),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][7]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(7),
      O => \objrom_buf[1][7]_i_1_n_0\
    );
\objrom_buf[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(8),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][12]_i_2_n_0\,
      I4 => \objrom_buf[0][11]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(8),
      O => \objrom_buf[1][8]_i_1_n_0\
    );
\objrom_buf[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB380808080"
    )
        port map (
      I0 => \objrom_out[1]_3\(9),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_5\(9),
      O => \objrom_buf[1][9]_i_1_n_0\
    );
\objrom_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][0]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(0),
      R => '0'
    );
\objrom_buf_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][10]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(10),
      R => '0'
    );
\objrom_buf_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][11]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(11),
      R => '0'
    );
\objrom_buf_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][12]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(12),
      R => '0'
    );
\objrom_buf_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][13]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(13),
      R => '0'
    );
\objrom_buf_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][14]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(14),
      R => '0'
    );
\objrom_buf_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][15]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(15),
      R => '0'
    );
\objrom_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][1]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(1),
      R => '0'
    );
\objrom_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][2]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(2),
      R => '0'
    );
\objrom_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][3]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(3),
      R => '0'
    );
\objrom_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][4]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(4),
      R => '0'
    );
\objrom_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][5]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(5),
      R => '0'
    );
\objrom_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][6]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(6),
      R => '0'
    );
\objrom_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][7]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(7),
      R => '0'
    );
\objrom_buf_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][8]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(8),
      R => '0'
    );
\objrom_buf_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][9]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_4\(9),
      R => '0'
    );
\objrom_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][0]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(0),
      R => '0'
    );
\objrom_buf_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][10]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(10),
      R => '0'
    );
\objrom_buf_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][11]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(11),
      R => '0'
    );
\objrom_buf_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][12]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(12),
      R => '0'
    );
\objrom_buf_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][13]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(13),
      R => '0'
    );
\objrom_buf_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][14]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(14),
      R => '0'
    );
\objrom_buf_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][15]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(15),
      R => '0'
    );
\objrom_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][1]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(1),
      R => '0'
    );
\objrom_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][2]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(2),
      R => '0'
    );
\objrom_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][3]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(3),
      R => '0'
    );
\objrom_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][4]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(4),
      R => '0'
    );
\objrom_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][5]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(5),
      R => '0'
    );
\objrom_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][6]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(6),
      R => '0'
    );
\objrom_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][7]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(7),
      R => '0'
    );
\objrom_buf_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][8]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(8),
      R => '0'
    );
\objrom_buf_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][9]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_5\(9),
      R => '0'
    );
prom_2e_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3),
      I1 => \^linebuf_dout_buf_reg[1]_0\(1),
      I2 => \^linebuf_dout_buf_reg[1]_0\(0),
      I3 => obj_col(3),
      O => \tile_col_reg[3]\(3)
    );
prom_2e_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2),
      I1 => \^linebuf_dout_buf_reg[1]_0\(1),
      I2 => \^linebuf_dout_buf_reg[1]_0\(0),
      I3 => obj_col(2),
      O => \tile_col_reg[3]\(2)
    );
prom_2e_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1),
      I1 => \^linebuf_dout_buf_reg[1]_0\(1),
      I2 => \^linebuf_dout_buf_reg[1]_0\(0),
      I3 => obj_col(1),
      O => \tile_col_reg[3]\(1)
    );
prom_2e_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      I1 => \^linebuf_dout_buf_reg[1]_0\(1),
      I2 => \^linebuf_dout_buf_reg[1]_0\(0),
      I3 => obj_col(0),
      O => \tile_col_reg[3]\(0)
    );
rom_3p_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \^htiming_reg[9]\(0)
    );
rom_7c: entity work.dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom
     port map (
      addra(12 downto 11) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(1 downto 0),
      addra(10 downto 4) => sprite_index(6 downto 0),
      addra(3 downto 0) => obj_scanline(3 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[0]_2\(15 downto 8),
      ena => Q(9)
    );
rom_7c_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[3]\,
      O => obj_scanline(3)
    );
rom_7c_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[2]\,
      O => obj_scanline(2)
    );
rom_7c_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[1]\,
      O => obj_scanline(1)
    );
rom_7c_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[0]\,
      O => obj_scanline(0)
    );
rom_7d: entity work.dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom
     port map (
      addra(12 downto 11) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(1 downto 0),
      addra(10 downto 4) => sprite_index(6 downto 0),
      addra(3 downto 0) => obj_scanline(3 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[0]_2\(7 downto 0),
      ena => Q(9)
    );
rom_7e: entity work.dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom
     port map (
      addra(12 downto 11) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(1 downto 0),
      addra(10 downto 4) => sprite_index(6 downto 0),
      addra(3 downto 0) => obj_scanline(3 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[1]_3\(15 downto 8),
      ena => Q(9)
    );
rom_7f: entity work.dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom
     port map (
      addra(12 downto 11) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(1 downto 0),
      addra(10 downto 4) => sprite_index(6 downto 0),
      addra(3 downto 0) => obj_scanline(3 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[1]_3\(7 downto 0),
      ena => Q(9)
    );
\scratch_din[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_reg_8(2),
      I1 => mem_reg_8(0),
      I2 => mem_reg_8(1),
      O => \scratch_din[7]_i_1_n_0\
    );
\scratch_din_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(0),
      Q => scratch_din(0),
      R => '0'
    );
\scratch_din_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(1),
      Q => scratch_din(1),
      R => '0'
    );
\scratch_din_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(2),
      Q => scratch_din(2),
      R => '0'
    );
\scratch_din_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(3),
      Q => scratch_din(3),
      R => '0'
    );
\scratch_din_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(4),
      Q => scratch_din(4),
      R => '0'
    );
\scratch_din_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(5),
      Q => scratch_din(5),
      R => '0'
    );
\scratch_din_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(6),
      Q => scratch_din(6),
      R => '0'
    );
\scratch_din_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(7),
      Q => scratch_din(7),
      R => '0'
    );
\scratch_load_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scratch_load_addr_reg(0),
      O => p_0_in(0)
    );
\scratch_load_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => scratch_load_addr_reg(0),
      I1 => scratch_load_addr_reg(1),
      O => p_0_in(1)
    );
\scratch_load_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => scratch_load_addr_reg(2),
      I1 => scratch_load_addr_reg(1),
      I2 => scratch_load_addr_reg(0),
      O => p_0_in(2)
    );
\scratch_load_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => scratch_load_addr_reg(3),
      I1 => scratch_load_addr_reg(0),
      I2 => scratch_load_addr_reg(1),
      I3 => scratch_load_addr_reg(2),
      O => p_0_in(3)
    );
\scratch_load_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => scratch_load_addr_reg(4),
      I1 => scratch_load_addr_reg(2),
      I2 => scratch_load_addr_reg(1),
      I3 => scratch_load_addr_reg(0),
      I4 => scratch_load_addr_reg(3),
      O => p_0_in(4)
    );
\scratch_load_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => scratch_load_addr_reg(5),
      I1 => scratch_load_addr_reg(3),
      I2 => scratch_load_addr_reg(0),
      I3 => scratch_load_addr_reg(1),
      I4 => scratch_load_addr_reg(2),
      I5 => scratch_load_addr_reg(4),
      O => p_0_in(5)
    );
\scratch_load_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => scratch_load_addr_reg(6),
      I1 => \scratch_load_addr[7]_i_4_n_0\,
      O => p_0_in(6)
    );
\scratch_load_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(9),
      I1 => rst_n,
      O => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scratch_wr,
      I1 => scratch_wr_d,
      O => scratch_load_addr0
    );
\scratch_load_addr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => scratch_load_addr_reg(7),
      I1 => \scratch_load_addr[7]_i_4_n_0\,
      I2 => scratch_load_addr_reg(6),
      O => p_0_in(7)
    );
\scratch_load_addr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => scratch_load_addr_reg(5),
      I1 => scratch_load_addr_reg(3),
      I2 => scratch_load_addr_reg(0),
      I3 => scratch_load_addr_reg(1),
      I4 => scratch_load_addr_reg(2),
      I5 => scratch_load_addr_reg(4),
      O => \scratch_load_addr[7]_i_4_n_0\
    );
\scratch_load_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(0),
      Q => scratch_load_addr_reg(0),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(1),
      Q => scratch_load_addr_reg(1),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(2),
      Q => scratch_load_addr_reg(2),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(3),
      Q => scratch_load_addr_reg(3),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(4),
      Q => scratch_load_addr_reg(4),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(5),
      Q => scratch_load_addr_reg(5),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(6),
      Q => scratch_load_addr_reg(6),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(7),
      Q => scratch_load_addr_reg(7),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
scratch_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => scratch_wr,
      Q => scratch_wr_d,
      R => '0'
    );
scratchpad: entity work.\dkong_dkong_system_wrapper_0_0_ram__parameterized1\
     port map (
      D(7) => scratchpad_n_9,
      D(6) => scratchpad_n_10,
      D(5) => scratchpad_n_11,
      D(4) => scratchpad_n_12,
      D(3) => scratchpad_n_13,
      D(2) => scratchpad_n_14,
      D(1) => scratchpad_n_15,
      D(0) => scratchpad_n_16,
      DI(0) => scratchpad_n_8,
      E(0) => \sprite_vpos[7]_i_1_n_0\,
      Q(7 downto 0) => Q(9 downto 2),
      S(3) => scratchpad_n_20,
      S(2) => scratchpad_n_21,
      S(1) => scratchpad_n_22,
      S(0) => scratchpad_n_23,
      do_scratch_write => \^do_scratch_write\,
      \linebuf_addr_reg[1]\ => \linebuf_addr[7]_i_4_n_0\,
      \linebuf_addr_reg[4]\ => \linebuf_addr[4]_i_2_n_0\,
      \linebuf_addr_reg[5]\ => \linebuf_addr[5]_i_3_n_0\,
      \linebuf_addr_reg[7]\(7) => \linebuf_addr_reg_n_0_[7]\,
      \linebuf_addr_reg[7]\(6) => \linebuf_addr_reg_n_0_[6]\,
      \linebuf_addr_reg[7]\(5) => \linebuf_addr_reg_n_0_[5]\,
      \linebuf_addr_reg[7]\(4) => \linebuf_addr_reg_n_0_[4]\,
      \linebuf_addr_reg[7]\(3) => \linebuf_addr_reg_n_0_[3]\,
      \linebuf_addr_reg[7]\(2) => \linebuf_addr_reg_n_0_[2]\,
      \linebuf_addr_reg[7]\(1) => \linebuf_addr_reg_n_0_[1]\,
      \linebuf_addr_reg[7]\(0) => \linebuf_addr_reg_n_0_[0]\,
      \linebuf_addr_reg[7]_0\ => \linebuf_addr[7]_i_5_n_0\,
      masterclk => masterclk,
      outreg(7) => p_2_in,
      outreg(6) => scratchpad_n_1,
      outreg(5) => scratchpad_n_2,
      outreg(4) => scratchpad_n_3,
      outreg(3) => scratchpad_n_4,
      outreg(2) => scratchpad_n_5,
      outreg(1) => scratchpad_n_6,
      outreg(0) => scratchpad_n_7,
      \outreg_reg[6]_0\(2) => scratchpad_n_17,
      \outreg_reg[6]_0\(1) => scratchpad_n_18,
      \outreg_reg[6]_0\(0) => scratchpad_n_19,
      \outreg_reg[7]_0\(7 downto 0) => scratch_din(7 downto 0),
      rst_n => rst_n,
      scratch_din_reg(0) => scratch_din(8),
      scratch_wr => scratch_wr,
      scratch_wr_d_reg(2 downto 0) => mem_reg_8(2 downto 0),
      scratch_wr_d_reg_0(7 downto 0) => scratch_load_addr_reg(7 downto 0),
      \sprite_vpos_reg[3]\ => \vtiming_fc_reg[3]_0\,
      \sprite_vpos_reg[7]\(7 downto 0) => vtiming_fc(7 downto 0),
      stop_sprite_output_reg => scratchpad_n_24,
      stop_sprite_output_reg_0 => stop_sprite_output_reg_n_0,
      \vtiming_fc_reg[3]\(3) => scratchpad_n_27,
      \vtiming_fc_reg[3]\(2) => scratchpad_n_28,
      \vtiming_fc_reg[3]\(1) => scratchpad_n_29,
      \vtiming_fc_reg[3]\(0) => scratchpad_n_30
    );
sprite_hflip_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => sprite_hflip,
      Q => sprite_hflip_buf,
      R => SR(0)
    );
sprite_hflip_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \^phi_reg[0]\,
      O => sprite_hflip_i_1_n_0
    );
sprite_hflip_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => p_2_in,
      Q => sprite_hflip,
      R => SR(0)
    );
\sprite_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_7,
      Q => sprite_index(0),
      R => SR(0)
    );
\sprite_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_6,
      Q => sprite_index(1),
      R => SR(0)
    );
\sprite_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_5,
      Q => sprite_index(2),
      R => SR(0)
    );
\sprite_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_4,
      Q => sprite_index(3),
      R => SR(0)
    );
\sprite_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_3,
      Q => sprite_index(4),
      R => SR(0)
    );
\sprite_index_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_2,
      Q => sprite_index(5),
      R => SR(0)
    );
\sprite_index_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_1,
      Q => sprite_index(6),
      R => SR(0)
    );
\sprite_palette_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_7,
      Q => sprite_palette(0),
      R => SR(0)
    );
\sprite_palette_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_6,
      Q => sprite_palette(1),
      R => SR(0)
    );
\sprite_palette_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_5,
      Q => sprite_palette(2),
      R => SR(0)
    );
\sprite_palette_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_4,
      Q => sprite_palette(3),
      R => SR(0)
    );
sprite_vflip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => sprite_vflip_i_1_n_0
    );
sprite_vflip_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => p_2_in,
      Q => sprite_vflip,
      R => SR(0)
    );
sprite_vpos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sprite_vpos0_carry_n_0,
      CO(2) => sprite_vpos0_carry_n_1,
      CO(1) => sprite_vpos0_carry_n_2,
      CO(0) => sprite_vpos0_carry_n_3,
      CYINIT => '0',
      DI(3) => scratchpad_n_8,
      DI(2 downto 1) => vtiming_fc(2 downto 1),
      DI(0) => scratchpad_n_7,
      O(3 downto 0) => sprite_vpos0(3 downto 0),
      S(3) => scratchpad_n_27,
      S(2) => scratchpad_n_28,
      S(1) => scratchpad_n_29,
      S(0) => scratchpad_n_30
    );
\sprite_vpos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sprite_vpos0_carry_n_0,
      CO(3) => \NLW_sprite_vpos0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sprite_vpos0_carry__0_n_1\,
      CO(1) => \sprite_vpos0_carry__0_n_2\,
      CO(0) => \sprite_vpos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => scratchpad_n_17,
      DI(1) => scratchpad_n_18,
      DI(0) => scratchpad_n_19,
      O(3 downto 0) => sprite_vpos0(7 downto 4),
      S(3) => scratchpad_n_20,
      S(2) => scratchpad_n_21,
      S(1) => scratchpad_n_22,
      S(0) => scratchpad_n_23
    );
\sprite_vpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \^phi_reg[0]\,
      O => \sprite_vpos[7]_i_1_n_0\
    );
\sprite_vpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(0),
      Q => \sprite_vpos_reg_n_0_[0]\,
      R => SR(0)
    );
\sprite_vpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(1),
      Q => \sprite_vpos_reg_n_0_[1]\,
      R => SR(0)
    );
\sprite_vpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(2),
      Q => \sprite_vpos_reg_n_0_[2]\,
      R => SR(0)
    );
\sprite_vpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(3),
      Q => \sprite_vpos_reg_n_0_[3]\,
      R => SR(0)
    );
\sprite_vpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(4),
      Q => \sprite_vpos_reg_n_0_[4]\,
      R => SR(0)
    );
\sprite_vpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(5),
      Q => \sprite_vpos_reg_n_0_[5]\,
      R => SR(0)
    );
\sprite_vpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(6),
      Q => \sprite_vpos_reg_n_0_[6]\,
      R => SR(0)
    );
\sprite_vpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(7),
      Q => \sprite_vpos_reg_n_0_[7]\,
      R => SR(0)
    );
stop_sprite_output_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => scratchpad_n_24,
      Q => stop_sprite_output_reg_n_0,
      R => '0'
    );
\vtiming_fc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => \vtiming_fc_reg[7]_0\(3),
      O => vtiming_f(3)
    );
\vtiming_fc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => \vtiming_fc_reg[7]_0\(4),
      O => vtiming_f(4)
    );
\vtiming_fc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => \vtiming_fc_reg[7]_0\(5),
      O => vtiming_f(5)
    );
\vtiming_fc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => \vtiming_fc_reg[7]_0\(6),
      O => vtiming_f(6)
    );
\vtiming_fc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_fc_reg[3]_0\,
      I1 => \vtiming_fc_reg[7]_0\(7),
      O => vtiming_f(7)
    );
\vtiming_fc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => addra(0),
      Q => vtiming_fc(0),
      R => '0'
    );
\vtiming_fc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => addra(1),
      Q => vtiming_fc(1),
      R => '0'
    );
\vtiming_fc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => addra(2),
      Q => vtiming_fc(2),
      R => '0'
    );
\vtiming_fc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => vtiming_f(3),
      Q => vtiming_fc(3),
      R => '0'
    );
\vtiming_fc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => vtiming_f(4),
      Q => vtiming_fc(4),
      R => '0'
    );
\vtiming_fc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => vtiming_f(5),
      Q => vtiming_fc(5),
      R => '0'
    );
\vtiming_fc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => vtiming_f(6),
      Q => vtiming_fc(6),
      R => '0'
    );
\vtiming_fc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^htiming_reg[9]\(0),
      D => vtiming_f(7),
      Q => vtiming_fc(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_tilegen is
  port (
    mem_reg : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \htiming_reg[9]\ : out STD_LOGIC;
    flip_ena_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vram_busy_reg_0 : out STD_LOGIC;
    \tile_col_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    masterclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_reg_4 : in STD_LOGIC;
    mem_reg_5 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mem_reg_6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_7 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_tilegen : entity is "tilegen";
end dkong_dkong_system_wrapper_0_0_tilegen;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_tilegen is
  signal col_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mem_reg\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal prom_2e_i_10_n_0 : STD_LOGIC;
  signal prom_2e_i_7_n_0 : STD_LOGIC;
  signal prom_2e_i_8_n_0 : STD_LOGIC;
  signal prom_2e_i_9_n_0 : STD_LOGIC;
  signal \tile_col[3]_i_1_n_0\ : STD_LOGIC;
  signal tileram_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tilerom_buf : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \tilerom_out[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tilerom_out[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vram_busy_i_1_n_0 : STD_LOGIC;
  signal \^vram_busy_reg_0\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of prom_2n : label is "tile_2n_banked_prom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of prom_2n : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of prom_2n : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_3n : label is "tile_3n_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_3n : label is "yes";
  attribute x_core_info of rom_3n : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_3p : label is "tile_3p_banked_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_3p : label is "yes";
  attribute x_core_info of rom_3p : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
  mem_reg(10 downto 0) <= \^mem_reg\(10 downto 0);
  vram_busy_reg_0 <= \^vram_busy_reg_0\;
prom_2e_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[0][0]\,
      I1 => \tilerom_buf_reg_n_0_[0][1]\,
      I2 => \tilerom_buf_reg_n_0_[0][2]\,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      I4 => \tilerom_buf_reg_n_0_[0][3]\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      O => prom_2e_i_10_n_0
    );
prom_2e_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF417D"
    )
        port map (
      I0 => prom_2e_i_7_n_0,
      I1 => mem_reg_2,
      I2 => mem_reg_3(3),
      I3 => prom_2e_i_8_n_0,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      O => flip_ena_reg(1)
    );
prom_2e_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE82"
    )
        port map (
      I0 => prom_2e_i_9_n_0,
      I1 => mem_reg_2,
      I2 => mem_reg_3(3),
      I3 => prom_2e_i_10_n_0,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      O => flip_ena_reg(0)
    );
prom_2e_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[1][6]\,
      I1 => \tilerom_buf_reg_n_0_[1][7]\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      I3 => \tilerom_buf_reg_n_0_[1][4]\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      I5 => \tilerom_buf_reg_n_0_[1][5]\,
      O => prom_2e_i_7_n_0
    );
prom_2e_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[1][2]\,
      I1 => \tilerom_buf_reg_n_0_[1][3]\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      I3 => \tilerom_buf_reg_n_0_[1][0]\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      I5 => \tilerom_buf_reg_n_0_[1][1]\,
      O => prom_2e_i_8_n_0
    );
prom_2e_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[0][4]\,
      I1 => \tilerom_buf_reg_n_0_[0][5]\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      I3 => \tilerom_buf_reg_n_0_[0][6]\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      I5 => \tilerom_buf_reg_n_0_[0][7]\,
      O => prom_2e_i_9_n_0
    );
prom_2n: entity work.dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom
     port map (
      addra(9 downto 8) => Q(1 downto 0),
      addra(7 downto 5) => tileram_addr(9 downto 7),
      addra(4 downto 0) => tileram_addr(4 downto 0),
      clka => masterclk,
      douta(3 downto 0) => col_out(3 downto 0),
      ena => '1'
    );
rom_3n: entity work.dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom
     port map (
      addra(13 downto 12) => Q(1 downto 0),
      addra(11) => addra(0),
      addra(10 downto 0) => \^mem_reg\(10 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \tilerom_out[0]_1\(7 downto 0),
      ena => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(0)
    );
rom_3p: entity work.dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom
     port map (
      addra(13 downto 12) => Q(1 downto 0),
      addra(11) => addra(0),
      addra(10 downto 0) => \^mem_reg\(10 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \tilerom_out[1]_0\(7 downto 0),
      ena => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(0)
    );
rom_3p_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_2,
      I1 => mem_reg_8(2),
      O => \^mem_reg\(2)
    );
rom_3p_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_2,
      I1 => mem_reg_8(1),
      O => \^mem_reg\(1)
    );
rom_3p_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_2,
      I1 => mem_reg_8(0),
      O => \^mem_reg\(0)
    );
\tile_col[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_3(3),
      I1 => mem_reg_3(2),
      I2 => mem_reg_3(1),
      O => \tile_col[3]_i_1_n_0\
    );
\tile_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(0),
      Q => \tile_col_reg[3]_0\(0),
      R => '0'
    );
\tile_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(1),
      Q => \tile_col_reg[3]_0\(1),
      R => '0'
    );
\tile_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(2),
      Q => \tile_col_reg[3]_0\(2),
      R => '0'
    );
\tile_col_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(3),
      Q => \tile_col_reg[3]_0\(3),
      R => '0'
    );
tileram: entity work.\dkong_dkong_system_wrapper_0_0_ram__parameterized0\
     port map (
      A(2 downto 0) => A(2 downto 0),
      addra(7 downto 5) => tileram_addr(9 downto 7),
      addra(4 downto 0) => tileram_addr(4 downto 0),
      \htiming_reg[9]\ => \htiming_reg[9]\,
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg_0(7 downto 0) => \^mem_reg\(10 downto 3),
      mem_reg_1 => mem_reg_0,
      mem_reg_2(0) => mem_reg_1(0),
      mem_reg_3 => mem_reg_2,
      mem_reg_4(5 downto 0) => mem_reg_3(9 downto 4),
      mem_reg_5 => mem_reg_4,
      mem_reg_6(6 downto 0) => mem_reg_5(6 downto 0),
      mem_reg_7(2 downto 0) => mem_reg_6(2 downto 0),
      mem_reg_8 => mem_reg_7,
      mem_reg_9(4 downto 0) => mem_reg_8(7 downto 3)
    );
\tilerom_buf[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_reg_3(1),
      I1 => mem_reg_3(2),
      I2 => mem_reg_3(3),
      I3 => mem_reg_3(0),
      O => tilerom_buf
    );
\tilerom_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(0),
      Q => \tilerom_buf_reg_n_0_[0][0]\,
      R => '0'
    );
\tilerom_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(1),
      Q => \tilerom_buf_reg_n_0_[0][1]\,
      R => '0'
    );
\tilerom_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(2),
      Q => \tilerom_buf_reg_n_0_[0][2]\,
      R => '0'
    );
\tilerom_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(3),
      Q => \tilerom_buf_reg_n_0_[0][3]\,
      R => '0'
    );
\tilerom_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(4),
      Q => \tilerom_buf_reg_n_0_[0][4]\,
      R => '0'
    );
\tilerom_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(5),
      Q => \tilerom_buf_reg_n_0_[0][5]\,
      R => '0'
    );
\tilerom_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(6),
      Q => \tilerom_buf_reg_n_0_[0][6]\,
      R => '0'
    );
\tilerom_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[0]_1\(7),
      Q => \tilerom_buf_reg_n_0_[0][7]\,
      R => '0'
    );
\tilerom_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(0),
      Q => \tilerom_buf_reg_n_0_[1][0]\,
      R => '0'
    );
\tilerom_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(1),
      Q => \tilerom_buf_reg_n_0_[1][1]\,
      R => '0'
    );
\tilerom_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(2),
      Q => \tilerom_buf_reg_n_0_[1][2]\,
      R => '0'
    );
\tilerom_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(3),
      Q => \tilerom_buf_reg_n_0_[1][3]\,
      R => '0'
    );
\tilerom_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(4),
      Q => \tilerom_buf_reg_n_0_[1][4]\,
      R => '0'
    );
\tilerom_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(5),
      Q => \tilerom_buf_reg_n_0_[1][5]\,
      R => '0'
    );
\tilerom_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(6),
      Q => \tilerom_buf_reg_n_0_[1][6]\,
      R => '0'
    );
\tilerom_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => tilerom_buf,
      D => \tilerom_out[1]_0\(7),
      Q => \tilerom_buf_reg_n_0_[1][7]\,
      R => '0'
    );
vram_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
        port map (
      I0 => p_3_in,
      I1 => mem_reg_3(2),
      I2 => mem_reg_3(9),
      I3 => \^vram_busy_reg_0\,
      O => vram_busy_i_1_n_0
    );
vram_busy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_reg_3(7),
      I1 => mem_reg_3(6),
      I2 => mem_reg_3(4),
      I3 => mem_reg_3(5),
      O => p_3_in
    );
vram_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vram_busy_i_1_n_0,
      Q => \^vram_busy_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_dkong_video is
  port (
    \htiming_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cmpblk20 : out STD_LOGIC;
    do_scratch_write : out STD_LOGIC;
    cmpblk2 : out STD_LOGIC;
    cmpblk2_d : out STD_LOGIC;
    vblk : out STD_LOGIC;
    \phi_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    vblk_reg_0 : out STD_LOGIC;
    cpu_clk_rise : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    \htiming_reg[9]_1\ : out STD_LOGIC;
    \vtiming_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    do_scratch_write0 : out STD_LOGIC;
    video_valid : out STD_LOGIC;
    vblk_reg_1 : out STD_LOGIC;
    do_scratch_write_clk : out STD_LOGIC;
    vram_busy_reg : out STD_LOGIC;
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    masterclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_7 : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    do_scratch_write_reg : in STD_LOGIC;
    cmpblk2_reg_0 : in STD_LOGIC;
    cmpblk2_d_reg : in STD_LOGIC;
    vblk_reg_2 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    mem_reg_10 : in STD_LOGIC;
    cpu_wait_reg : in STD_LOGIC;
    cpuclk_d : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    \di_reg_reg[0]\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[0]_0\ : in STD_LOGIC;
    outreg0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_11 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mem_reg_12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_13 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vblk_d : in STD_LOGIC;
    cpu_nmi : in STD_LOGIC;
    cpu_nmi_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_dkong_video : entity is "dkong_video";
end dkong_dkong_system_wrapper_0_0_dkong_video;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_dkong_video is
  signal \^cmpblk2\ : STD_LOGIC;
  signal htiming : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \htiming[6]_i_2_n_0\ : STD_LOGIC;
  signal \htiming[7]_i_2_n_0\ : STD_LOGIC;
  signal \htiming[9]_i_2_n_0\ : STD_LOGIC;
  signal \^htiming_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal linebuf_hblkn0 : STD_LOGIC;
  signal mux_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_vid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal obj_vid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pal_n_1 : STD_LOGIC;
  signal pal_n_2 : STD_LOGIC;
  signal \phi[0]_i_1_n_0\ : STD_LOGIC;
  signal \phi[1]_i_1_n_0\ : STD_LOGIC;
  signal \phi[2]_i_1_n_0\ : STD_LOGIC;
  signal \^phi_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sprite_n_3 : STD_LOGIC;
  signal sprite_n_4 : STD_LOGIC;
  signal \tile_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tile_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^vblk\ : STD_LOGIC;
  signal vclk : STD_LOGIC;
  signal vclk0 : STD_LOGIC;
  signal vclk06_out : STD_LOGIC;
  signal vclk_i_1_n_0 : STD_LOGIC;
  signal vtiming : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \vtiming[0]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[1]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[2]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[3]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[4]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[4]_i_2_n_0\ : STD_LOGIC;
  signal \vtiming[5]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[6]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[7]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[8]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[8]_i_2_n_0\ : STD_LOGIC;
  signal \vtiming[8]_i_4_n_0\ : STD_LOGIC;
  signal vtiming_f : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^vtiming_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \vtiming_reg_n_0_[0]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[2]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[3]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \htiming[0]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \htiming[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \htiming[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \htiming[3]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \htiming[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \htiming[6]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \htiming[7]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \htiming[8]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \htiming[9]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \phi[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \phi[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of vclk_i_2 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \vtiming[0]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \vtiming[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \vtiming[2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \vtiming[4]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \vtiming[5]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \vtiming[6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \vtiming[7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \vtiming[8]_i_4\ : label is "soft_lutpair306";
begin
  cmpblk2 <= \^cmpblk2\;
  \htiming_reg[9]_0\(9 downto 0) <= \^htiming_reg[9]_0\(9 downto 0);
  \phi_reg[2]_0\(2 downto 0) <= \^phi_reg[2]_0\(2 downto 0);
  vblk <= \^vblk\;
  \vtiming_reg[7]_0\(3 downto 0) <= \^vtiming_reg[7]_0\(3 downto 0);
cmpblk2_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => cmpblk2_reg_0,
      Q => \^cmpblk2\,
      S => SR(0)
    );
cpu_nmi_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFFFFF"
    )
        port map (
      I0 => \^vblk\,
      I1 => vblk_d,
      I2 => cpu_nmi,
      I3 => cpu_nmi_reg,
      I4 => rst_n,
      O => vblk_reg_1
    );
cpu_wait_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFBBBBFBBB"
    )
        port map (
      I0 => \^vblk\,
      I1 => rst_n,
      I2 => cpu_wait_reg,
      I3 => cpuclk_d,
      I4 => \^htiming_reg[9]_0\(1),
      I5 => cpu_wait,
      O => vblk_reg_0
    );
\htiming[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(0),
      O => htiming(0)
    );
\htiming[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(0),
      I1 => \^htiming_reg[9]_0\(1),
      O => htiming(1)
    );
\htiming[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(2),
      I1 => \^htiming_reg[9]_0\(1),
      I2 => \^htiming_reg[9]_0\(0),
      O => htiming(2)
    );
\htiming[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(3),
      I1 => \^htiming_reg[9]_0\(2),
      I2 => \^htiming_reg[9]_0\(0),
      I3 => \^htiming_reg[9]_0\(1),
      O => htiming(3)
    );
\htiming[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(4),
      I1 => \^htiming_reg[9]_0\(0),
      I2 => \^htiming_reg[9]_0\(3),
      I3 => \^htiming_reg[9]_0\(2),
      I4 => \^htiming_reg[9]_0\(1),
      O => htiming(4)
    );
\htiming[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(5),
      I1 => \^htiming_reg[9]_0\(1),
      I2 => \^htiming_reg[9]_0\(2),
      I3 => \^htiming_reg[9]_0\(3),
      I4 => \^htiming_reg[9]_0\(0),
      I5 => \^htiming_reg[9]_0\(4),
      O => htiming(5)
    );
\htiming[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(6),
      I1 => \^htiming_reg[9]_0\(5),
      I2 => \^htiming_reg[9]_0\(3),
      I3 => \^htiming_reg[9]_0\(4),
      I4 => \htiming[6]_i_2_n_0\,
      I5 => \^htiming_reg[9]_0\(2),
      O => htiming(6)
    );
\htiming[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(0),
      I1 => \^htiming_reg[9]_0\(1),
      O => \htiming[6]_i_2_n_0\
    );
\htiming[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(7),
      I1 => \htiming[7]_i_2_n_0\,
      I2 => \^htiming_reg[9]_0\(6),
      O => htiming(7)
    );
\htiming[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(2),
      I1 => \^htiming_reg[9]_0\(0),
      I2 => \^htiming_reg[9]_0\(1),
      I3 => \^htiming_reg[9]_0\(4),
      I4 => \^htiming_reg[9]_0\(3),
      I5 => \^htiming_reg[9]_0\(5),
      O => \htiming[7]_i_2_n_0\
    );
\htiming[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(9),
      I1 => \^htiming_reg[9]_0\(8),
      I2 => \htiming[9]_i_2_n_0\,
      O => htiming(8)
    );
\htiming[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(8),
      I1 => \^htiming_reg[9]_0\(9),
      I2 => \htiming[9]_i_2_n_0\,
      O => htiming(9)
    );
\htiming[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sprite_n_3,
      I1 => \^htiming_reg[9]_0\(5),
      I2 => \^htiming_reg[9]_0\(4),
      I3 => \^htiming_reg[9]_0\(6),
      I4 => \^htiming_reg[9]_0\(7),
      O => \htiming[9]_i_2_n_0\
    );
\htiming_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(0),
      Q => \^htiming_reg[9]_0\(0),
      R => SR(0)
    );
\htiming_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(1),
      Q => \^htiming_reg[9]_0\(1),
      R => SR(0)
    );
\htiming_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(2),
      Q => \^htiming_reg[9]_0\(2),
      R => SR(0)
    );
\htiming_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(3),
      Q => \^htiming_reg[9]_0\(3),
      R => SR(0)
    );
\htiming_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(4),
      Q => \^htiming_reg[9]_0\(4),
      R => SR(0)
    );
\htiming_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(5),
      Q => \^htiming_reg[9]_0\(5),
      R => SR(0)
    );
\htiming_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(6),
      Q => \^htiming_reg[9]_0\(6),
      R => SR(0)
    );
\htiming_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(7),
      Q => \^htiming_reg[9]_0\(7),
      R => SR(0)
    );
\htiming_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(8),
      Q => \^htiming_reg[9]_0\(8),
      R => SR(0)
    );
\htiming_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_4,
      D => htiming(9),
      Q => \^htiming_reg[9]_0\(9),
      R => SR(0)
    );
pal: entity work.dkong_dkong_system_wrapper_0_0_paletter
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      addra(7 downto 6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(5 downto 2) => mux_col(3 downto 0),
      addra(1 downto 0) => mux_vid(1 downto 0),
      b_sig(1 downto 0) => b_sig(1 downto 0),
      cmpblk2 => \^cmpblk2\,
      cmpblk2_d => cmpblk2_d,
      cmpblk2_d_reg_0 => cmpblk2_d_reg,
      flip_ena_reg => pal_n_1,
      flip_ena_reg_0 => pal_n_2,
      g_sig(2 downto 0) => g_sig(2 downto 0),
      masterclk => masterclk,
      prom_2e_i_9 => mem_reg_10,
      prom_2e_i_9_0(2 downto 0) => \^htiming_reg[9]_0\(2 downto 0),
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n
    );
\phi[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^phi_reg[2]_0\(0),
      I1 => \^phi_reg[2]_0\(1),
      I2 => \^phi_reg[2]_0\(2),
      O => \phi[0]_i_1_n_0\
    );
\phi[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^phi_reg[2]_0\(1),
      I1 => \^phi_reg[2]_0\(0),
      O => \phi[1]_i_1_n_0\
    );
\phi[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \^phi_reg[2]_0\(2),
      I1 => \^phi_reg[2]_0\(1),
      I2 => \^phi_reg[2]_0\(0),
      O => \phi[2]_i_1_n_0\
    );
\phi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \phi[0]_i_1_n_0\,
      Q => \^phi_reg[2]_0\(0),
      R => SR(0)
    );
\phi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \phi[1]_i_1_n_0\,
      Q => \^phi_reg[2]_0\(1),
      R => SR(0)
    );
\phi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \phi[2]_i_1_n_0\,
      Q => \^phi_reg[2]_0\(2),
      R => SR(0)
    );
sprite: entity work.dkong_dkong_system_wrapper_0_0_spritegen
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3 downto 0) => tile_col(3 downto 0),
      E(0) => cmpblk20,
      Q(9 downto 0) => \^htiming_reg[9]_0\(9 downto 0),
      SR(0) => SR(0),
      addra(10 downto 3) => \tile_bus[dslave]\(7 downto 0),
      addra(2 downto 0) => vtiming_f(2 downto 0),
      \di_reg_reg[0]\ => \di_reg_reg[0]\,
      \di_reg_reg[0]_0\ => \di_reg_reg[0]_0\,
      do_scratch_write => do_scratch_write,
      do_scratch_write0 => do_scratch_write0,
      do_scratch_write_clk => do_scratch_write_clk,
      do_scratch_write_reg_0 => do_scratch_write_reg,
      douta(7 downto 0) => douta(7 downto 0),
      \htiming_reg[1]\ => sprite_n_3,
      \htiming_reg[9]\(0) => linebuf_hblkn0,
      \linebuf_dout_buf_reg[1]_0\(1 downto 0) => obj_vid(1 downto 0),
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg => mem_reg,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_1,
      mem_reg_2 => mem_reg_2,
      mem_reg_3 => mem_reg_3,
      mem_reg_4 => mem_reg_4,
      mem_reg_5 => mem_reg_5,
      mem_reg_6 => mem_reg_6,
      mem_reg_7(0) => mem_reg_9(0),
      mem_reg_8(2 downto 0) => \^phi_reg[2]_0\(2 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(1 downto 0) => Q(1 downto 0),
      outreg0_out(7 downto 0) => outreg0_out(7 downto 0),
      \phi_reg[0]\ => sprite_n_4,
      rst_n => rst_n,
      \tile_col_reg[3]\(3 downto 0) => mux_col(3 downto 0),
      \vtiming_fc_reg[3]_0\ => mem_reg_10,
      \vtiming_fc_reg[7]_0\(7 downto 4) => \^vtiming_reg[7]_0\(3 downto 0),
      \vtiming_fc_reg[7]_0\(3) => \vtiming_reg_n_0_[3]\,
      \vtiming_fc_reg[7]_0\(2) => \vtiming_reg_n_0_[2]\,
      \vtiming_fc_reg[7]_0\(1) => vtiming(1),
      \vtiming_fc_reg[7]_0\(0) => \vtiming_reg_n_0_[0]\
    );
\state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(1),
      I1 => cpuclk_d,
      O => cpu_clk_rise
    );
tile: entity work.dkong_dkong_system_wrapper_0_0_tilegen
     port map (
      A(2 downto 0) => A(2 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0) => obj_vid(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => pal_n_1,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => pal_n_2,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      addra(0) => addra(0),
      flip_ena_reg(1 downto 0) => mux_vid(1 downto 0),
      \htiming_reg[9]\ => \htiming_reg[9]_1\,
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg(10 downto 3) => \tile_bus[dslave]\(7 downto 0),
      mem_reg(2 downto 0) => vtiming_f(2 downto 0),
      mem_reg_0 => mem_reg_7,
      mem_reg_1(0) => mem_reg_8(0),
      mem_reg_2 => mem_reg_10,
      mem_reg_3(9 downto 0) => \^htiming_reg[9]_0\(9 downto 0),
      mem_reg_4 => \^vblk\,
      mem_reg_5(6 downto 0) => mem_reg_11(6 downto 0),
      mem_reg_6(2 downto 0) => mem_reg_12(2 downto 0),
      mem_reg_7 => mem_reg_13,
      mem_reg_8(7 downto 4) => \^vtiming_reg[7]_0\(3 downto 0),
      mem_reg_8(3) => \vtiming_reg_n_0_[3]\,
      mem_reg_8(2) => \vtiming_reg_n_0_[2]\,
      mem_reg_8(1) => vtiming(1),
      mem_reg_8(0) => \vtiming_reg_n_0_[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\(0) => linebuf_hblkn0,
      \tile_col_reg[3]_0\(3 downto 0) => tile_col(3 downto 0),
      vram_busy_reg_0 => vram_busy_reg
    );
vblk_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vblk_reg_2,
      Q => \^vblk\,
      R => SR(0)
    );
vclk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2A000000000000"
    )
        port map (
      I0 => vclk,
      I1 => htiming(5),
      I2 => sprite_n_4,
      I3 => vclk06_out,
      I4 => rst_n,
      I5 => \^htiming_reg[9]_0\(9),
      O => vclk_i_1_n_0
    );
vclk_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(6),
      I1 => \htiming[7]_i_2_n_0\,
      I2 => \^htiming_reg[9]_0\(7),
      O => vclk06_out
    );
vclk_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vclk_i_1_n_0,
      Q => vclk,
      R => '0'
    );
video_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmpblk2\,
      O => video_valid
    );
\vtiming[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vtiming_reg_n_0_[0]\,
      O => \vtiming[0]_i_1_n_0\
    );
\vtiming[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_reg_n_0_[0]\,
      I1 => vtiming(1),
      O => \vtiming[1]_i_1_n_0\
    );
\vtiming[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \vtiming_reg_n_0_[2]\,
      I1 => vtiming(1),
      I2 => \vtiming_reg_n_0_[0]\,
      O => \vtiming[2]_i_1_n_0\
    );
\vtiming[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFEAAA"
    )
        port map (
      I0 => \vtiming[4]_i_2_n_0\,
      I1 => \vtiming_reg_n_0_[2]\,
      I2 => vtiming(1),
      I3 => \vtiming_reg_n_0_[0]\,
      I4 => \vtiming_reg_n_0_[3]\,
      O => \vtiming[3]_i_1_n_0\
    );
\vtiming[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \vtiming[4]_i_2_n_0\,
      I1 => \vtiming_reg_n_0_[3]\,
      I2 => \vtiming_reg_n_0_[0]\,
      I3 => vtiming(1),
      I4 => \vtiming_reg_n_0_[2]\,
      I5 => \^vtiming_reg[7]_0\(0),
      O => \vtiming[4]_i_1_n_0\
    );
\vtiming[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vtiming_reg_n_0_[8]\,
      I1 => \^vtiming_reg[7]_0\(2),
      I2 => \^vtiming_reg[7]_0\(3),
      I3 => \^vtiming_reg[7]_0\(1),
      I4 => \vtiming[8]_i_4_n_0\,
      O => \vtiming[4]_i_2_n_0\
    );
\vtiming[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \^vtiming_reg[7]_0\(3),
      I1 => \^vtiming_reg[7]_0\(2),
      I2 => \vtiming_reg_n_0_[8]\,
      I3 => \vtiming[8]_i_4_n_0\,
      I4 => \^vtiming_reg[7]_0\(1),
      O => \vtiming[5]_i_1_n_0\
    );
\vtiming[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF000"
    )
        port map (
      I0 => \^vtiming_reg[7]_0\(3),
      I1 => \vtiming_reg_n_0_[8]\,
      I2 => \^vtiming_reg[7]_0\(1),
      I3 => \vtiming[8]_i_4_n_0\,
      I4 => \^vtiming_reg[7]_0\(2),
      O => \vtiming[6]_i_1_n_0\
    );
\vtiming[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFC000"
    )
        port map (
      I0 => \vtiming_reg_n_0_[8]\,
      I1 => \^vtiming_reg[7]_0\(2),
      I2 => \vtiming[8]_i_4_n_0\,
      I3 => \^vtiming_reg[7]_0\(1),
      I4 => \^vtiming_reg[7]_0\(3),
      O => \vtiming[7]_i_1_n_0\
    );
\vtiming[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000140000000000"
    )
        port map (
      I0 => \^htiming_reg[9]_0\(7),
      I1 => \htiming[7]_i_2_n_0\,
      I2 => \^htiming_reg[9]_0\(6),
      I3 => \^htiming_reg[9]_0\(9),
      I4 => vclk,
      I5 => vclk0,
      O => \vtiming[8]_i_1_n_0\
    );
\vtiming[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \vtiming_reg_n_0_[8]\,
      I1 => \^vtiming_reg[7]_0\(2),
      I2 => \^vtiming_reg[7]_0\(3),
      I3 => \^vtiming_reg[7]_0\(1),
      I4 => \vtiming[8]_i_4_n_0\,
      O => \vtiming[8]_i_2_n_0\
    );
\vtiming[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040000000"
    )
        port map (
      I0 => \^phi_reg[2]_0\(2),
      I1 => \^phi_reg[2]_0\(1),
      I2 => \^phi_reg[2]_0\(0),
      I3 => \^htiming_reg[9]_0\(4),
      I4 => sprite_n_3,
      I5 => \^htiming_reg[9]_0\(5),
      O => vclk0
    );
\vtiming[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^vtiming_reg[7]_0\(0),
      I1 => \vtiming_reg_n_0_[2]\,
      I2 => vtiming(1),
      I3 => \vtiming_reg_n_0_[0]\,
      I4 => \vtiming_reg_n_0_[3]\,
      O => \vtiming[8]_i_4_n_0\
    );
\vtiming_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[0]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[0]\,
      R => SR(0)
    );
\vtiming_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[1]_i_1_n_0\,
      Q => vtiming(1),
      R => SR(0)
    );
\vtiming_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[2]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[2]\,
      R => SR(0)
    );
\vtiming_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[3]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[3]\,
      S => SR(0)
    );
\vtiming_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[4]_i_1_n_0\,
      Q => \^vtiming_reg[7]_0\(0),
      S => SR(0)
    );
\vtiming_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[5]_i_1_n_0\,
      Q => \^vtiming_reg[7]_0\(1),
      S => SR(0)
    );
\vtiming_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[6]_i_1_n_0\,
      Q => \^vtiming_reg[7]_0\(2),
      S => SR(0)
    );
\vtiming_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[7]_i_1_n_0\,
      Q => \^vtiming_reg[7]_0\(3),
      S => SR(0)
    );
\vtiming_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[8]_i_2_n_0\,
      Q => \vtiming_reg_n_0_[8]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_dkong_system is
  port (
    addra : out STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_n_reg : out STD_LOGIC;
    pixelclk : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \master_out[dmaster]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_mute : out STD_LOGIC;
    crash_out : out STD_LOGIC;
    jump_out : out STD_LOGIC;
    walk_out : out STD_LOGIC;
    \m_obus_reg[addr][15]\ : out STD_LOGIC;
    video_valid : out STD_LOGIC;
    rst_n : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    debug_banksel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_dkong_system : entity is "dkong_system";
end dkong_dkong_system_wrapper_0_0_dkong_system;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_dkong_system is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^addra\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ale : STD_LOGIC;
  signal ale_q_i_1_n_0 : STD_LOGIC;
  signal audio_ack : STD_LOGIC;
  signal audio_irq_i_1_n_0 : STD_LOGIC;
  signal audio_irq_reg_n_0 : STD_LOGIC;
  signal \bgm_port[3]_i_1_n_0\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[0]\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[1]\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[2]\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[3]\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[4]\ : STD_LOGIC;
  signal branch_taken_q_i_1_n_0 : STD_LOGIC;
  signal busrq_i_1_n_0 : STD_LOGIC;
  signal cmpblk2 : STD_LOGIC;
  signal cmpblk20 : STD_LOGIC;
  signal cmpblk2_d_i_1_n_0 : STD_LOGIC;
  signal cmpblk2_i_1_n_0 : STD_LOGIC;
  signal \cpu/clk_multi_cycle_s\ : STD_LOGIC;
  signal \cpu/clk_second_cycle_s\ : STD_LOGIC;
  signal \cpu/clock_ctrl_b/xtal_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cpu/cnd_f1_s\ : STD_LOGIC;
  signal \cpu/cnd_take_branch_s\ : STD_LOGIC;
  signal \cpu/cnd_tf_s\ : STD_LOGIC;
  signal \cpu/cond_branch_b/take_branch_q\ : STD_LOGIC;
  signal \cpu/decoder_b/branch_taken_s\ : STD_LOGIC;
  signal \cpu/decoder_b/int_b/ale_q\ : STD_LOGIC;
  signal \cpu/decoder_b/int_b/int_in_progress_q\ : STD_LOGIC;
  signal \cpu/decoder_b/int_type_q\ : STD_LOGIC;
  signal \cpu/decoder_b/mb_q\ : STD_LOGIC;
  signal \cpu/decoder_b/mb_q56_out\ : STD_LOGIC;
  signal \cpu/decoder_b/p_2_in\ : STD_LOGIC;
  signal \cpu/psen_o\ : STD_LOGIC;
  signal \cpu/rd_o\ : STD_LOGIC;
  signal \cpu/tim_of_s\ : STD_LOGIC;
  signal \cpu_bus[addr]\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \cpu_bus[dmaster]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cpu_clk_rise : STD_LOGIC;
  signal cpu_nmi : STD_LOGIC;
  signal cpu_rd : STD_LOGIC;
  signal cpu_wait : STD_LOGIC;
  signal cpu_wr : STD_LOGIC;
  signal cpuclk : STD_LOGIC;
  signal cpuclk_d : STD_LOGIC;
  signal \^crash_out\ : STD_LOGIC;
  signal cref : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^debug_cpu_sig\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^debug_enables\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dma_cnt : STD_LOGIC;
  signal \dma_master_bus[addr]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dma_master_bus[dmaster]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dma_master_bus[rdn]\ : STD_LOGIC;
  signal \dma_master_bus[wrn]\ : STD_LOGIC;
  signal \dma_mode[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_mode[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_mode_reg[0]_8\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal dma_rdy_i_1_n_0 : STD_LOGIC;
  signal dma_rdy_reg_n_0 : STD_LOGIC;
  signal \dma_slave_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmac_n_10 : STD_LOGIC;
  signal dmac_n_17 : STD_LOGIC;
  signal dmac_n_18 : STD_LOGIC;
  signal dmac_n_19 : STD_LOGIC;
  signal dmac_n_20 : STD_LOGIC;
  signal dmac_n_21 : STD_LOGIC;
  signal dmac_n_30 : STD_LOGIC;
  signal dmac_n_31 : STD_LOGIC;
  signal dmac_n_32 : STD_LOGIC;
  signal dmac_n_49 : STD_LOGIC;
  signal dmac_n_50 : STD_LOGIC;
  signal dmac_n_52 : STD_LOGIC;
  signal do_scratch_write_i_1_n_0 : STD_LOGIC;
  signal f1_q_i_1_n_0 : STD_LOGIC;
  signal \first_last__0\ : STD_LOGIC;
  signal flip_ena_i_1_n_0 : STD_LOGIC;
  signal flip_ena_reg_n_0 : STD_LOGIC;
  signal in0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in2_reg_n_0_[7]\ : STD_LOGIC;
  signal int_enable_q_i_1_n_0 : STD_LOGIC;
  signal int_in_progress_q_i_1_n_0 : STD_LOGIC;
  signal int_q_i_1_n_0 : STD_LOGIC;
  signal int_type_q_i_1_n_0 : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][0]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][1]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][2]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][3]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][4]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][6]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][7]\ : STD_LOGIC;
  signal \^jump_out\ : STD_LOGIC;
  signal m_obus : STD_LOGIC;
  signal \m_obus[rdn]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[wrn]_i_1_n_0\ : STD_LOGIC;
  signal \^master_out[dmaster]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mb_q_i_1_n_0 : STD_LOGIC;
  signal multi_cycle_q_i_1_n_0 : STD_LOGIC;
  signal mycpu_n_1 : STD_LOGIC;
  signal mycpu_n_10 : STD_LOGIC;
  signal mycpu_n_101 : STD_LOGIC;
  signal mycpu_n_103 : STD_LOGIC;
  signal mycpu_n_11 : STD_LOGIC;
  signal mycpu_n_113 : STD_LOGIC;
  signal mycpu_n_114 : STD_LOGIC;
  signal mycpu_n_115 : STD_LOGIC;
  signal mycpu_n_116 : STD_LOGIC;
  signal mycpu_n_117 : STD_LOGIC;
  signal mycpu_n_118 : STD_LOGIC;
  signal mycpu_n_119 : STD_LOGIC;
  signal mycpu_n_120 : STD_LOGIC;
  signal mycpu_n_121 : STD_LOGIC;
  signal mycpu_n_122 : STD_LOGIC;
  signal mycpu_n_123 : STD_LOGIC;
  signal mycpu_n_124 : STD_LOGIC;
  signal mycpu_n_125 : STD_LOGIC;
  signal mycpu_n_126 : STD_LOGIC;
  signal mycpu_n_127 : STD_LOGIC;
  signal mycpu_n_128 : STD_LOGIC;
  signal mycpu_n_129 : STD_LOGIC;
  signal mycpu_n_130 : STD_LOGIC;
  signal mycpu_n_131 : STD_LOGIC;
  signal mycpu_n_132 : STD_LOGIC;
  signal mycpu_n_133 : STD_LOGIC;
  signal mycpu_n_134 : STD_LOGIC;
  signal mycpu_n_135 : STD_LOGIC;
  signal mycpu_n_136 : STD_LOGIC;
  signal mycpu_n_137 : STD_LOGIC;
  signal mycpu_n_138 : STD_LOGIC;
  signal mycpu_n_139 : STD_LOGIC;
  signal mycpu_n_27 : STD_LOGIC;
  signal mycpu_n_28 : STD_LOGIC;
  signal mycpu_n_29 : STD_LOGIC;
  signal mycpu_n_30 : STD_LOGIC;
  signal mycpu_n_32 : STD_LOGIC;
  signal mycpu_n_41 : STD_LOGIC;
  signal mycpu_n_42 : STD_LOGIC;
  signal mycpu_n_43 : STD_LOGIC;
  signal mycpu_n_44 : STD_LOGIC;
  signal mycpu_n_45 : STD_LOGIC;
  signal mycpu_n_53 : STD_LOGIC;
  signal mycpu_n_54 : STD_LOGIC;
  signal mycpu_n_63 : STD_LOGIC;
  signal mycpu_n_64 : STD_LOGIC;
  signal mycpu_n_65 : STD_LOGIC;
  signal mycpu_n_66 : STD_LOGIC;
  signal mycpu_n_67 : STD_LOGIC;
  signal mycpu_n_68 : STD_LOGIC;
  signal mycpu_n_69 : STD_LOGIC;
  signal mycpu_n_70 : STD_LOGIC;
  signal mycpu_n_71 : STD_LOGIC;
  signal mycpu_n_72 : STD_LOGIC;
  signal mycpu_n_73 : STD_LOGIC;
  signal mycpu_n_74 : STD_LOGIC;
  signal mycpu_n_75 : STD_LOGIC;
  signal mycpu_n_77 : STD_LOGIC;
  signal mycpu_n_79 : STD_LOGIC;
  signal mycpu_n_80 : STD_LOGIC;
  signal mycpu_n_81 : STD_LOGIC;
  signal mycpu_n_84 : STD_LOGIC;
  signal mycpu_n_85 : STD_LOGIC;
  signal mycpu_n_9 : STD_LOGIC;
  signal nmi_mask_i_1_n_0 : STD_LOGIC;
  signal nmi_mask_reg_n_0 : STD_LOGIC;
  signal \pal/cmpblk2_d\ : STD_LOGIC;
  signal phi : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^pixelclk\ : STD_LOGIC;
  signal psen_q_i_1_n_0 : STD_LOGIC;
  signal psl2_ena_i_1_n_0 : STD_LOGIC;
  signal psl2_ena_reg_n_0 : STD_LOGIC;
  signal \r__0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \ram_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_q_i_1_n_0 : STD_LOGIC;
  signal rdn_d : STD_LOGIC;
  signal rom_bank_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rom_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal second_cycle_q_i_1_n_0 : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sfx_port : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \slave_shared_master_bus[rdn]\ : STD_LOGIC;
  signal \slave_shared_master_bus[wrn]\ : STD_LOGIC;
  signal sou_n_11 : STD_LOGIC;
  signal sou_n_13 : STD_LOGIC;
  signal sou_n_14 : STD_LOGIC;
  signal sou_n_15 : STD_LOGIC;
  signal sou_n_18 : STD_LOGIC;
  signal sou_n_19 : STD_LOGIC;
  signal sou_n_20 : STD_LOGIC;
  signal sou_n_21 : STD_LOGIC;
  signal sou_n_22 : STD_LOGIC;
  signal sou_n_23 : STD_LOGIC;
  signal sou_n_24 : STD_LOGIC;
  signal sou_n_26 : STD_LOGIC;
  signal sou_n_27 : STD_LOGIC;
  signal sou_n_28 : STD_LOGIC;
  signal sou_n_29 : STD_LOGIC;
  signal sou_n_3 : STD_LOGIC;
  signal sou_n_32 : STD_LOGIC;
  signal sou_n_34 : STD_LOGIC;
  signal sou_n_36 : STD_LOGIC;
  signal sou_n_37 : STD_LOGIC;
  signal sou_n_46 : STD_LOGIC;
  signal sou_n_47 : STD_LOGIC;
  signal sou_n_48 : STD_LOGIC;
  signal sou_n_49 : STD_LOGIC;
  signal sou_n_50 : STD_LOGIC;
  signal sou_n_52 : STD_LOGIC;
  signal sou_n_53 : STD_LOGIC;
  signal sou_n_54 : STD_LOGIC;
  signal sou_n_55 : STD_LOGIC;
  signal sou_n_56 : STD_LOGIC;
  signal sou_n_58 : STD_LOGIC;
  signal sou_n_59 : STD_LOGIC;
  signal sou_n_61 : STD_LOGIC;
  signal sou_n_62 : STD_LOGIC;
  signal sou_n_63 : STD_LOGIC;
  signal sou_n_9 : STD_LOGIC;
  signal \sprite/do_scratch_write\ : STD_LOGIC;
  signal \sprite/do_scratch_write0\ : STD_LOGIC;
  signal \sprite/do_scratch_write_clk\ : STD_LOGIC;
  signal \sprite/objram_wr\ : STD_LOGIC;
  signal subsfx_port_i_1_n_0 : STD_LOGIC;
  signal subsfx_port_reg_n_0 : STD_LOGIC;
  signal t1_q_i_1_n_0 : STD_LOGIC;
  signal take_branch_q_i_1_n_0 : STD_LOGIC;
  signal \tile/tileram_wr\ : STD_LOGIC;
  signal timer_flag_q_i_1_n_0 : STD_LOGIC;
  signal timer_int_enable_q_i_1_n_0 : STD_LOGIC;
  signal timer_overflow_q_i_1_n_0 : STD_LOGIC;
  signal vblk : STD_LOGIC;
  signal vblk_d : STD_LOGIC;
  signal vblk_i_1_n_0 : STD_LOGIC;
  signal vid_n_0 : STD_LOGIC;
  signal vid_n_1 : STD_LOGIC;
  signal vid_n_18 : STD_LOGIC;
  signal vid_n_2 : STD_LOGIC;
  signal vid_n_20 : STD_LOGIC;
  signal vid_n_21 : STD_LOGIC;
  signal vid_n_22 : STD_LOGIC;
  signal vid_n_23 : STD_LOGIC;
  signal vid_n_24 : STD_LOGIC;
  signal vid_n_25 : STD_LOGIC;
  signal vid_n_26 : STD_LOGIC;
  signal vid_n_27 : STD_LOGIC;
  signal vid_n_28 : STD_LOGIC;
  signal vid_n_29 : STD_LOGIC;
  signal vid_n_3 : STD_LOGIC;
  signal vid_n_30 : STD_LOGIC;
  signal vid_n_31 : STD_LOGIC;
  signal vid_n_32 : STD_LOGIC;
  signal vid_n_35 : STD_LOGIC;
  signal vid_n_37 : STD_LOGIC;
  signal vid_n_4 : STD_LOGIC;
  signal vid_n_5 : STD_LOGIC;
  signal vid_n_6 : STD_LOGIC;
  signal vid_n_7 : STD_LOGIC;
  signal vrom_ena_i_1_n_0 : STD_LOGIC;
  signal vrom_ena_reg_n_0 : STD_LOGIC;
  signal \^walk_out\ : STD_LOGIC;
  signal \^wr_n_reg\ : STD_LOGIC;
  signal wrn_d : STD_LOGIC;
  signal xtal3 : STD_LOGIC;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  addra(14 downto 0) <= \^addra\(14 downto 0);
  crash_out <= \^crash_out\;
  debug_cpu_sig(7 downto 0) <= \^debug_cpu_sig\(7 downto 0);
  debug_enables(5 downto 0) <= \^debug_enables\(5 downto 0);
  jump_out <= \^jump_out\;
  \master_out[dmaster]\(7 downto 0) <= \^master_out[dmaster]\(7 downto 0);
  pixelclk <= \^pixelclk\;
  sel0(0) <= \^sel0\(0);
  walk_out <= \^walk_out\;
  wr_n_reg <= \^wr_n_reg\;
ale_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FF2020"
    )
        port map (
      I0 => sou_n_24,
      I1 => \cpu/clock_ctrl_b/xtal_q\(0),
      I2 => \cpu/clock_ctrl_b/xtal_q\(1),
      I3 => sou_n_23,
      I4 => ale,
      O => ale_q_i_1_n_0
    );
audio_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF01000000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^addra\(0),
      I2 => \^addra\(1),
      I3 => mycpu_n_118,
      I4 => mycpu_n_103,
      I5 => audio_irq_reg_n_0,
      O => audio_irq_i_1_n_0
    );
audio_irq_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => audio_irq_i_1_n_0,
      Q => audio_irq_reg_n_0,
      S => mycpu_n_1
    );
\bgm_port[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rom_bank_sel(1),
      I1 => rom_bank_sel(0),
      I2 => rst_n,
      O => \bgm_port[3]_i_1_n_0\
    );
\bgm_port_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_29,
      D => mycpu_n_32,
      Q => \bgm_port_reg_n_0_[0]\,
      R => \bgm_port[3]_i_1_n_0\
    );
\bgm_port_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_29,
      D => mycpu_n_41,
      Q => \bgm_port_reg_n_0_[1]\,
      R => \bgm_port[3]_i_1_n_0\
    );
\bgm_port_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_29,
      D => mycpu_n_42,
      Q => \bgm_port_reg_n_0_[2]\,
      R => \bgm_port[3]_i_1_n_0\
    );
\bgm_port_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_29,
      D => mycpu_n_43,
      Q => \bgm_port_reg_n_0_[3]\,
      R => \bgm_port[3]_i_1_n_0\
    );
\bgm_port_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_64,
      Q => \bgm_port_reg_n_0_[4]\,
      R => mycpu_n_1
    );
branch_taken_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4040"
    )
        port map (
      I0 => \cpu/clock_ctrl_b/xtal_q\(0),
      I1 => \cpu/clock_ctrl_b/xtal_q\(1),
      I2 => \cpu/decoder_b/branch_taken_s\,
      I3 => sou_n_26,
      I4 => sou_n_18,
      O => branch_taken_q_i_1_n_0
    );
busrq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888C8808"
    )
        port map (
      I0 => \^debug_cpu_sig\(6),
      I1 => rst_n,
      I2 => dmac_n_21,
      I3 => dmac_n_20,
      I4 => dmac_n_19,
      O => busrq_i_1_n_0
    );
cmpblk2_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => cmpblk2,
      I1 => phi(2),
      I2 => phi(1),
      I3 => phi(0),
      I4 => \^pixelclk\,
      I5 => \pal/cmpblk2_d\,
      O => cmpblk2_d_i_1_n_0
    );
cmpblk2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => vblk,
      I1 => vid_n_0,
      I2 => cmpblk20,
      I3 => cmpblk2,
      O => cmpblk2_i_1_n_0
    );
cpu_nmi_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vid_n_35,
      Q => cpu_nmi,
      R => '0'
    );
cpu_ram: entity work.dkong_dkong_system_wrapper_0_0_z80ram
     port map (
      ADDRARDADDR(6 downto 0) => \^addra\(6 downto 0),
      WEA(0) => \^sel0\(0),
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg => mycpu_n_73,
      mem_reg_0 => \^addra\(11),
      mem_reg_1 => \^addra\(10),
      mem_reg_2 => \^addra\(9),
      mem_reg_3 => \^addra\(8),
      mem_reg_4 => \^addra\(7),
      outreg => mycpu_n_122,
      outreg0_out(7 downto 0) => \ram_bus[dslave]\(7 downto 0)
    );
cpu_rom: entity work.dkong_dkong_system_wrapper_0_0_program_rom_wrapper_banked
     port map (
      Q(1 downto 0) => rom_bank_sel(1 downto 0),
      addra(14 downto 0) => \^addra\(14 downto 0),
      debug_enables(0) => \^debug_enables\(0),
      douta(7 downto 0) => \rom_bus[dslave]\(7 downto 0),
      masterclk => masterclk
    );
cpu_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vid_n_18,
      Q => cpu_wait,
      R => '0'
    );
cpuclk_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => cpuclk,
      Q => cpuclk_d,
      R => '0'
    );
\cref_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_63,
      Q => cref(0),
      R => mycpu_n_1
    );
\cref_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_54,
      Q => cref(1),
      R => mycpu_n_1
    );
\debug_cpu_sig[7]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cpu_nmi,
      O => \^debug_cpu_sig\(7)
    );
\dma_mode[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \dma_master_bus[dmaster]\(7),
      I1 => mycpu_n_10,
      I2 => \cpu_bus[dmaster]\(7),
      I3 => \first_last__0\,
      I4 => mycpu_n_27,
      I5 => \dma_mode_reg[0]_8\(1),
      O => \dma_mode[0][1]_i_1_n_0\
    );
\dma_mode[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \dma_master_bus[dmaster]\(7),
      I1 => mycpu_n_10,
      I2 => \cpu_bus[dmaster]\(7),
      I3 => \first_last__0\,
      I4 => mycpu_n_11,
      I5 => \r__0\(15),
      O => \dma_mode[1][1]_i_1_n_0\
    );
dma_rdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => mycpu_n_72,
      I2 => mycpu_n_121,
      I3 => mycpu_n_118,
      I4 => mycpu_n_115,
      I5 => dma_rdy_reg_n_0,
      O => dma_rdy_i_1_n_0
    );
dma_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => dma_rdy_i_1_n_0,
      Q => dma_rdy_reg_n_0,
      R => mycpu_n_1
    );
dmac: entity work.dkong_dkong_system_wrapper_0_0_fakedma
     port map (
      D(7) => mycpu_n_131,
      D(6) => mycpu_n_132,
      D(5) => mycpu_n_133,
      D(4) => mycpu_n_134,
      D(3) => mycpu_n_135,
      D(2) => mycpu_n_136,
      D(1) => mycpu_n_137,
      D(0) => mycpu_n_138,
      E(0) => mycpu_n_74,
      Q(0) => cpuclk,
      busrq_reg_0 => busrq_i_1_n_0,
      cpu_clk_rise => cpu_clk_rise,
      cpu_rd => cpu_rd,
      cpu_wait => cpu_wait,
      cpu_wr => cpu_wr,
      cpuclk_d => cpuclk_d,
      debug_cpu_sig(0) => \^debug_cpu_sig\(6),
      \dma_addr_reg[0][15]_0\ => mycpu_n_10,
      \dma_addr_reg[0][7]_0\ => mycpu_n_77,
      \dma_addr_reg[1][15]_0\ => mycpu_n_84,
      \dma_addr_reg[2][7]_0\(1 downto 0) => \cpu_bus[addr]\(3 downto 2),
      \dma_addr_reg[2][7]_1\ => mycpu_n_75,
      \dma_addr_reg[3][0]_0\ => mycpu_n_1,
      \dma_addr_reg[3][0]_1\(0) => mycpu_n_85,
      \dma_addr_reg[3][15]_0\ => \^debug_enables\(3),
      \dma_addr_reg[3][15]_1\ => mycpu_n_101,
      \dma_addr_reg[3][7]_0\(7 downto 0) => \cpu_bus[dmaster]\(7 downto 0),
      dma_cnt => dma_cnt,
      \dma_cnt_reg[2][13]_0\ => mycpu_n_80,
      \dma_cnt_reg[3][13]_0\ => mycpu_n_79,
      \dma_master_bus[rdn]\ => \dma_master_bus[rdn]\,
      \dma_master_bus[wrn]\ => \dma_master_bus[wrn]\,
      \dma_mode_reg[0][1]_0\ => \dma_mode[0][1]_i_1_n_0\,
      \dma_mode_reg[0]_8\(0) => \dma_mode_reg[0]_8\(1),
      \dma_mode_reg[1][1]_0\ => dmac_n_52,
      \dma_mode_reg[1][1]_1\ => \dma_mode[1][1]_i_1_n_0\,
      \dma_slave_bus[dslave]\(7 downto 0) => \dma_slave_bus[dslave]\(7 downto 0),
      \dma_value_reg[7]_0\(7 downto 0) => \^d\(7 downto 0),
      \first_last__0\ => \first_last__0\,
      first_last_reg_0 => dmac_n_31,
      first_last_reg_1 => mycpu_n_81,
      \htiming_reg[1]\ => dmac_n_17,
      \htiming_reg[1]_0\ => dmac_n_20,
      \htiming_reg[1]_1\ => dmac_n_32,
      \htiming_reg[1]_2\ => dmac_n_49,
      m_obus => m_obus,
      \m_obus_reg[addr][15]_0\(15 downto 0) => \dma_master_bus[addr]\(15 downto 0),
      \m_obus_reg[dmaster][7]_0\(7 downto 0) => \dma_master_bus[dmaster]\(7 downto 0),
      \m_obus_reg[rdn]_0\ => \m_obus[rdn]_i_1_n_0\,
      \m_obus_reg[wrn]_0\ => \m_obus[wrn]_i_1_n_0\,
      \master_out[addr]\(3 downto 0) => \^addra\(3 downto 0),
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      \r__0\(0) => \r__0\(15),
      rdn_d => rdn_d,
      rst_n => rst_n,
      rst_n_0 => dmac_n_10,
      rst_n_1 => dmac_n_18,
      \s_obus_reg[dslave][7]_0\ => mycpu_n_53,
      \slave_shared_master_bus[rdn]\ => \slave_shared_master_bus[rdn]\,
      \slave_shared_master_bus[wrn]\ => \slave_shared_master_bus[wrn]\,
      \state_reg[0]_0\ => dmac_n_19,
      \state_reg[0]_1\ => dmac_n_21,
      \state_reg[0]_2\ => mycpu_n_44,
      \state_reg[1]_0\ => mycpu_n_9,
      \state_reg[1]_1\ => dma_rdy_reg_n_0,
      \state_reg[2]_0\ => dmac_n_50,
      \state_reg[5]_0\ => dmac_n_30,
      wrn_d => wrn_d
    );
do_scratch_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \sprite/do_scratch_write\,
      I1 => \sprite/do_scratch_write_clk\,
      I2 => \sprite/do_scratch_write0\,
      I3 => rst_n,
      I4 => vid_n_0,
      O => do_scratch_write_i_1_n_0
    );
f1_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF0000B000"
    )
        port map (
      I0 => sou_n_58,
      I1 => sou_n_50,
      I2 => sou_n_53,
      I3 => xtal3,
      I4 => sou_n_56,
      I5 => \cpu/cnd_f1_s\,
      O => f1_q_i_1_n_0
    );
flip_ena_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => mycpu_n_72,
      I2 => mycpu_n_117,
      I3 => mycpu_n_30,
      I4 => flip_ena_reg_n_0,
      O => flip_ena_i_1_n_0
    );
flip_ena_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => flip_ena_i_1_n_0,
      Q => flip_ena_reg_n_0,
      S => mycpu_n_1
    );
\in0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(0),
      Q => in0(0),
      R => mycpu_n_1
    );
\in0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(1),
      Q => in0(1),
      R => mycpu_n_1
    );
\in0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(2),
      Q => in0(2),
      R => mycpu_n_1
    );
\in0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(3),
      Q => in0(3),
      R => mycpu_n_1
    );
\in0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(4),
      Q => in0(4),
      R => mycpu_n_1
    );
\in1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(0),
      Q => \in1_reg_n_0_[0]\,
      R => mycpu_n_1
    );
\in1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(1),
      Q => \in1_reg_n_0_[1]\,
      R => mycpu_n_1
    );
\in1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(2),
      Q => \in1_reg_n_0_[2]\,
      R => mycpu_n_1
    );
\in1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(3),
      Q => \in1_reg_n_0_[3]\,
      R => mycpu_n_1
    );
\in1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(4),
      Q => \in1_reg_n_0_[4]\,
      R => mycpu_n_1
    );
\in2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in2_reg[7]_0\(0),
      Q => \in2_reg_n_0_[2]\,
      R => mycpu_n_1
    );
\in2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in2_reg[7]_0\(1),
      Q => \in2_reg_n_0_[3]\,
      R => mycpu_n_1
    );
\in2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => audio_ack,
      Q => \in2_reg_n_0_[6]\,
      R => mycpu_n_1
    );
\in2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in2_reg[7]_0\(2),
      Q => \in2_reg_n_0_[7]\,
      R => mycpu_n_1
    );
int_enable_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => \cpu/decoder_b/p_2_in\,
      I1 => sou_n_27,
      I2 => xtal3,
      I3 => sou_n_54,
      I4 => sou_n_55,
      I5 => sou_n_14,
      O => int_enable_q_i_1_n_0
    );
int_in_progress_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777722202020"
    )
        port map (
      I0 => xtal3,
      I1 => sou_n_32,
      I2 => sou_n_11,
      I3 => sou_n_14,
      I4 => sou_n_13,
      I5 => sou_n_15,
      O => int_in_progress_q_i_1_n_0
    );
int_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFDF10001010"
    )
        port map (
      I0 => audio_irq_reg_n_0,
      I1 => ale,
      I2 => \cpu/decoder_b/int_b/ale_q\,
      I3 => \cpu/clk_second_cycle_s\,
      I4 => \cpu/clk_multi_cycle_s\,
      I5 => sou_n_13,
      O => int_q_i_1_n_0
    );
int_type_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF00008000"
    )
        port map (
      I0 => sou_n_13,
      I1 => sou_n_14,
      I2 => \cpu/decoder_b/int_b/int_in_progress_q\,
      I3 => xtal3,
      I4 => sou_n_15,
      I5 => \cpu/decoder_b/int_type_q\,
      O => int_type_q_i_1_n_0
    );
\io_bus_reg[dslave][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => mycpu_n_129,
      Q => \io_bus_reg[dslave_n_0_][0]\,
      R => '0'
    );
\io_bus_reg[dslave][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => mycpu_n_128,
      Q => \io_bus_reg[dslave_n_0_][1]\,
      R => '0'
    );
\io_bus_reg[dslave][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => mycpu_n_127,
      Q => \io_bus_reg[dslave_n_0_][2]\,
      R => '0'
    );
\io_bus_reg[dslave][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => mycpu_n_126,
      Q => \io_bus_reg[dslave_n_0_][3]\,
      R => '0'
    );
\io_bus_reg[dslave][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => mycpu_n_125,
      Q => \io_bus_reg[dslave_n_0_][4]\,
      R => '0'
    );
\io_bus_reg[dslave][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => mycpu_n_124,
      Q => \io_bus_reg[dslave_n_0_][6]\,
      R => '0'
    );
\io_bus_reg[dslave][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => mycpu_n_123,
      Q => \io_bus_reg[dslave_n_0_][7]\,
      R => '0'
    );
\m_obus[rdn]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B0AAAA"
    )
        port map (
      I0 => \dma_master_bus[rdn]\,
      I1 => dmac_n_50,
      I2 => m_obus,
      I3 => dmac_n_52,
      I4 => cpu_clk_rise,
      I5 => dmac_n_18,
      O => \m_obus[rdn]_i_1_n_0\
    );
\m_obus[wrn]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B8AAAA"
    )
        port map (
      I0 => \dma_master_bus[wrn]\,
      I1 => dmac_n_50,
      I2 => m_obus,
      I3 => dmac_n_52,
      I4 => cpu_clk_rise,
      I5 => dmac_n_18,
      O => \m_obus[wrn]_i_1_n_0\
    );
mb_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF88888888"
    )
        port map (
      I0 => xtal3,
      I1 => \cpu/decoder_b/mb_q56_out\,
      I2 => sou_n_47,
      I3 => sou_n_29,
      I4 => sou_n_52,
      I5 => \cpu/decoder_b/mb_q\,
      O => mb_q_i_1_n_0
    );
multi_cycle_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF8080FFFF8080"
    )
        port map (
      I0 => xtal3,
      I1 => sou_n_20,
      I2 => \cpu/clk_multi_cycle_s\,
      I3 => sou_n_22,
      I4 => sou_n_3,
      I5 => \cpu/clk_second_cycle_s\,
      O => multi_cycle_q_i_1_n_0
    );
mycpu: entity work.dkong_dkong_system_wrapper_0_0_tv80s
     port map (
      A(4 downto 0) => \cpu_bus[addr]\(6 downto 2),
      ADDRARDADDR(9 downto 0) => \addr__0\(9 downto 0),
      \A_reg[0]\ => mycpu_n_79,
      \A_reg[0]_0\ => mycpu_n_113,
      \A_reg[10]\ => mycpu_n_45,
      \A_reg[10]_0\(0) => \tile/tileram_wr\,
      \A_reg[14]\ => mycpu_n_130,
      \A_reg[1]\ => mycpu_n_121,
      \A_reg[3]\ => mycpu_n_53,
      \A_reg[5]\ => mycpu_n_118,
      \A_reg[8]\ => mycpu_n_72,
      \A_reg[8]_0\ => mycpu_n_103,
      BusAck_reg => mycpu_n_9,
      BusAck_reg_rep => mycpu_n_10,
      BusReq_s_reg(0) => \^debug_cpu_sig\(6),
      D(6) => mycpu_n_123,
      D(5) => mycpu_n_124,
      D(4) => mycpu_n_125,
      D(3) => mycpu_n_126,
      D(2) => mycpu_n_127,
      D(1) => mycpu_n_128,
      D(0) => mycpu_n_129,
      E(0) => mycpu_n_74,
      Q(8) => vid_n_1,
      Q(7) => vid_n_2,
      Q(6) => vid_n_3,
      Q(5) => vid_n_4,
      Q(4) => vid_n_5,
      Q(3) => vid_n_6,
      Q(2) => vid_n_7,
      Q(1) => cpuclk,
      Q(0) => \^pixelclk\,
      WEA(0) => \^sel0\(0),
      addra(14 downto 0) => \^addra\(14 downto 0),
      \bgm_port_reg[4]\(1 downto 0) => rom_bank_sel(1 downto 0),
      \bgm_port_reg[4]_0\ => \bgm_port_reg_n_0_[4]\,
      cpu_clk_rise => cpu_clk_rise,
      cpu_nmi => cpu_nmi,
      cpu_rd => cpu_rd,
      cpu_wait => cpu_wait,
      cpu_wait_reg => \^debug_enables\(3),
      cpu_wait_reg_0 => mycpu_n_139,
      cpu_wr => cpu_wr,
      cpuclk_d => cpuclk_d,
      cpuclk_d_reg => mycpu_n_11,
      cpuclk_d_reg_0 => mycpu_n_27,
      crash_out => \^crash_out\,
      \cref_reg[0]\ => mycpu_n_63,
      \cref_reg[1]\ => mycpu_n_54,
      \cref_reg[1]_0\(1 downto 0) => cref(1 downto 0),
      \debug_ahi[7]\(15 downto 0) => \dma_master_bus[addr]\(15 downto 0),
      debug_cpu_sig(5 downto 0) => \^debug_cpu_sig\(5 downto 0),
      debug_cpu_sig_5_sp_1 => vid_n_37,
      debug_enables(4 downto 3) => \^debug_enables\(5 downto 4),
      debug_enables(2 downto 0) => \^debug_enables\(2 downto 0),
      \di_reg_reg[0]_0\ => vid_n_20,
      \di_reg_reg[1]_0\ => vid_n_21,
      \di_reg_reg[2]_0\ => vid_n_22,
      \di_reg_reg[3]_0\ => vid_n_23,
      \di_reg_reg[4]_0\ => vid_n_24,
      \di_reg_reg[5]_0\ => vid_n_25,
      \di_reg_reg[6]_0\ => vid_n_26,
      \di_reg_reg[7]_0\(6) => \io_bus_reg[dslave_n_0_][7]\,
      \di_reg_reg[7]_0\(5) => \io_bus_reg[dslave_n_0_][6]\,
      \di_reg_reg[7]_0\(4) => \io_bus_reg[dslave_n_0_][4]\,
      \di_reg_reg[7]_0\(3) => \io_bus_reg[dslave_n_0_][3]\,
      \di_reg_reg[7]_0\(2) => \io_bus_reg[dslave_n_0_][2]\,
      \di_reg_reg[7]_0\(1) => \io_bus_reg[dslave_n_0_][1]\,
      \di_reg_reg[7]_0\(0) => \io_bus_reg[dslave_n_0_][0]\,
      \di_reg_reg[7]_1\ => vid_n_27,
      \dma_addr_reg[0][7]\ => dmac_n_49,
      \dma_addr_reg[3][0]\ => dmac_n_31,
      \dma_addr_reg[3][15]\(7 downto 0) => \dma_master_bus[dmaster]\(7 downto 0),
      dma_cnt => dma_cnt,
      \dma_cnt_reg[0][13]\ => dmac_n_32,
      \dma_cnt_reg[1][13]\ => dmac_n_17,
      \dma_cnt_reg[2][13]\ => dmac_n_30,
      \dma_master_bus[rdn]\ => \dma_master_bus[rdn]\,
      \dma_master_bus[wrn]\ => \dma_master_bus[wrn]\,
      dma_rdy_reg => mycpu_n_44,
      \dma_slave_bus[dslave]\(7 downto 0) => \dma_slave_bus[dslave]\(7 downto 0),
      dout(7 downto 0) => \cpu_bus[dmaster]\(7 downto 0),
      \dout_reg[0]\ => mycpu_n_65,
      \dout_reg[0]_0\ => mycpu_n_70,
      \first_last__0\ => \first_last__0\,
      \htiming_reg[1]\ => mycpu_n_77,
      \htiming_reg[1]_0\ => mycpu_n_84,
      \io_bus_reg[dslave][4]\(4 downto 0) => in0(4 downto 0),
      \io_bus_reg[dslave][4]_0\(4) => \in1_reg_n_0_[4]\,
      \io_bus_reg[dslave][4]_0\(3) => \in1_reg_n_0_[3]\,
      \io_bus_reg[dslave][4]_0\(2) => \in1_reg_n_0_[2]\,
      \io_bus_reg[dslave][4]_0\(1) => \in1_reg_n_0_[1]\,
      \io_bus_reg[dslave][4]_0\(0) => \in1_reg_n_0_[0]\,
      \io_bus_reg[dslave][7]\(3) => \in2_reg_n_0_[7]\,
      \io_bus_reg[dslave][7]\(2) => \in2_reg_n_0_[6]\,
      \io_bus_reg[dslave][7]\(1) => \in2_reg_n_0_[3]\,
      \io_bus_reg[dslave][7]\(0) => \in2_reg_n_0_[2]\,
      jump_out => \^jump_out\,
      \m_obus_reg[addr][0]\ => mycpu_n_120,
      \m_obus_reg[addr][14]\ => mycpu_n_30,
      \m_obus_reg[addr][15]\ => \m_obus_reg[addr][15]\,
      \m_obus_reg[addr][1]\ => mycpu_n_75,
      \m_obus_reg[addr][1]_0\ => mycpu_n_80,
      \m_obus_reg[addr][1]_1\ => mycpu_n_117,
      \m_obus_reg[addr][3]\ => mycpu_n_81,
      \m_obus_reg[addr][3]_0\(0) => mycpu_n_85,
      \m_obus_reg[addr][3]_1\ => mycpu_n_115,
      \m_obus_reg[addr][7]\ => mycpu_n_114,
      \m_obus_reg[addr][7]_0\ => mycpu_n_116,
      \m_obus_reg[dmaster][7]\(7) => mycpu_n_131,
      \m_obus_reg[dmaster][7]\(6) => mycpu_n_132,
      \m_obus_reg[dmaster][7]\(5) => mycpu_n_133,
      \m_obus_reg[dmaster][7]\(4) => mycpu_n_134,
      \m_obus_reg[dmaster][7]\(3) => mycpu_n_135,
      \m_obus_reg[dmaster][7]\(2) => mycpu_n_136,
      \m_obus_reg[dmaster][7]\(1) => mycpu_n_137,
      \m_obus_reg[dmaster][7]\(0) => mycpu_n_138,
      \m_obus_reg[rdn]\ => mycpu_n_28,
      \m_obus_reg[rdn]_0\(0) => mycpu_n_119,
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      mem_reg => vid_n_28,
      mem_reg_0 => psl2_ena_reg_n_0,
      outreg => mycpu_n_122,
      rdn_d => rdn_d,
      \rom_bank_sel_reg[0]\ => mycpu_n_32,
      \rom_bank_sel_reg[0]_0\ => mycpu_n_41,
      \rom_bank_sel_reg[0]_1\ => mycpu_n_42,
      \rom_bank_sel_reg[0]_2\ => mycpu_n_43,
      \rom_bank_sel_reg[0]_3\ => mycpu_n_64,
      rst_n => rst_n,
      rst_n_0 => mycpu_n_1,
      rst_n_1 => mycpu_n_29,
      \s_obus_reg[dslave][7]\(7 downto 0) => \^d\(7 downto 0),
      \s_obus_reg[dslave][7]_0\ => dmac_n_10,
      sfx_port(3 downto 0) => sfx_port(6 downto 3),
      \sfx_port_reg[0]\ => mycpu_n_71,
      \sfx_port_reg[2]\ => mycpu_n_69,
      \sfx_port_reg[3]\ => mycpu_n_68,
      \sfx_port_reg[4]\ => mycpu_n_67,
      \sfx_port_reg[5]\ => mycpu_n_66,
      \slave_shared_master_bus[rdn]\ => \slave_shared_master_bus[rdn]\,
      \slave_shared_master_bus[wrn]\ => \slave_shared_master_bus[wrn]\,
      \state[0]_i_2\ => dma_rdy_reg_n_0,
      walk_out => \^walk_out\,
      wr_n_reg_0 => \^wr_n_reg\,
      wr_n_reg_1 => mycpu_n_73,
      wr_n_reg_2 => mycpu_n_101,
      wr_n_reg_3(0) => \sprite/objram_wr\,
      wrn_d => wrn_d
    );
nmi_mask_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => mycpu_n_72,
      I2 => mycpu_n_118,
      I3 => mycpu_n_113,
      I4 => mycpu_n_115,
      I5 => nmi_mask_reg_n_0,
      O => nmi_mask_i_1_n_0
    );
nmi_mask_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => nmi_mask_i_1_n_0,
      Q => nmi_mask_reg_n_0,
      R => mycpu_n_1
    );
psen_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFF40004000"
    )
        port map (
      I0 => \cpu/clock_ctrl_b/xtal_q\(0),
      I1 => \cpu/clock_ctrl_b/xtal_q\(1),
      I2 => sou_n_23,
      I3 => sou_n_34,
      I4 => sou_n_21,
      I5 => \cpu/psen_o\,
      O => psen_q_i_1_n_0
    );
psl2_ena_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => mycpu_n_103,
      I2 => mycpu_n_118,
      I3 => \^addra\(0),
      I4 => \^addra\(1),
      I5 => psl2_ena_reg_n_0,
      O => psl2_ena_i_1_n_0
    );
psl2_ena_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => psl2_ena_i_1_n_0,
      Q => psl2_ena_reg_n_0,
      R => mycpu_n_1
    );
rd_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5F03A00000"
    )
        port map (
      I0 => sou_n_20,
      I1 => \cpu/clk_second_cycle_s\,
      I2 => \cpu/clock_ctrl_b/xtal_q\(1),
      I3 => \cpu/clock_ctrl_b/xtal_q\(0),
      I4 => sou_n_59,
      I5 => \cpu/rd_o\,
      O => rd_q_i_1_n_0
    );
\rom_bank_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => debug_banksel(0),
      Q => rom_bank_sel(0),
      R => '0'
    );
\rom_bank_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => debug_banksel(1),
      Q => rom_bank_sel(1),
      R => '0'
    );
second_cycle_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \cpu/clock_ctrl_b/xtal_q\(0),
      I1 => \cpu/clock_ctrl_b/xtal_q\(1),
      I2 => sou_n_22,
      I3 => sou_n_3,
      I4 => \cpu/clk_second_cycle_s\,
      O => second_cycle_q_i_1_n_0
    );
\sfx_port_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_71,
      Q => \^walk_out\,
      S => mycpu_n_1
    );
\sfx_port_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_70,
      Q => \^jump_out\,
      S => mycpu_n_1
    );
\sfx_port_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_69,
      Q => \^crash_out\,
      S => mycpu_n_1
    );
\sfx_port_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_68,
      Q => sfx_port(3),
      S => mycpu_n_1
    );
\sfx_port_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_67,
      Q => sfx_port(4),
      S => mycpu_n_1
    );
\sfx_port_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_66,
      Q => sfx_port(5),
      S => mycpu_n_1
    );
\sfx_port_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_65,
      Q => sfx_port(6),
      S => mycpu_n_1
    );
sou: entity work.dkong_dkong_system_wrapper_0_0_dkong_sound
     port map (
      D(0) => audio_ack,
      \FSM_onehot_mstate_q_reg[0]\ => sou_n_27,
      \FSM_onehot_mstate_q_reg[0]_0\ => sou_n_52,
      \FSM_onehot_mstate_q_reg[4]\(4) => sou_n_20,
      \FSM_onehot_mstate_q_reg[4]\(3) => sou_n_21,
      \FSM_onehot_mstate_q_reg[4]\(2) => sou_n_22,
      \FSM_onehot_mstate_q_reg[4]\(1) => sou_n_23,
      \FSM_onehot_mstate_q_reg[4]\(0) => sou_n_24,
      \FSM_onehot_mstate_q_reg[4]_0\ => sou_n_26,
      \FSM_onehot_mstate_q_reg[4]_1\ => sou_n_28,
      Q(1 downto 0) => rom_bank_sel(1 downto 0),
      ale => ale,
      ale_q => \cpu/decoder_b/int_b/ale_q\,
      ale_q_reg => ale_q_i_1_n_0,
      branch_taken_q_reg => sou_n_18,
      branch_taken_q_reg_0 => branch_taken_q_i_1_n_0,
      branch_taken_s => \cpu/decoder_b/branch_taken_s\,
      clk_multi_cycle_s => \cpu/clk_multi_cycle_s\,
      clk_second_cycle_s => \cpu/clk_second_cycle_s\,
      cnd_f1_s => \cpu/cnd_f1_s\,
      cnd_take_branch_s => \cpu/cnd_take_branch_s\,
      cnd_tf_s => \cpu/cnd_tf_s\,
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      f1_q_reg => f1_q_i_1_n_0,
      \inc_sel_q_reg[0]\ => mycpu_n_1,
      int_enable_q_reg => sou_n_14,
      int_enable_q_reg_0 => int_enable_q_i_1_n_0,
      int_in_progress_q => \cpu/decoder_b/int_b/int_in_progress_q\,
      int_in_progress_q_reg => sou_n_15,
      int_in_progress_q_reg_0 => int_in_progress_q_i_1_n_0,
      int_q_reg => sou_n_13,
      int_q_reg_0 => int_q_i_1_n_0,
      int_type_q => \cpu/decoder_b/int_type_q\,
      int_type_q_reg => int_type_q_i_1_n_0,
      mb_q => \cpu/decoder_b/mb_q\,
      mb_q56_out => \cpu/decoder_b/mb_q56_out\,
      mb_q_reg => mb_q_i_1_n_0,
      \mnemonic_q_reg[0]\ => sou_n_36,
      \mnemonic_q_reg[0]_0\ => sou_n_55,
      \mnemonic_q_reg[1]\ => sou_n_32,
      \mnemonic_q_reg[1]_0\ => sou_n_59,
      \mnemonic_q_reg[1]_1\ => sou_n_62,
      \mnemonic_q_reg[2]\ => sou_n_29,
      \mnemonic_q_reg[2]_0\ => sou_n_56,
      \mnemonic_q_reg[2]_1\ => sou_n_58,
      \mnemonic_q_reg[3]\ => sou_n_50,
      \mnemonic_q_reg[3]_0\ => sou_n_63,
      \mnemonic_q_reg[4]\ => sou_n_49,
      \mnemonic_q_reg[5]\ => sou_n_47,
      \mnemonic_q_reg[5]_0\ => sou_n_54,
      multi_cycle_q_reg => sou_n_3,
      multi_cycle_q_reg_0 => multi_cycle_q_i_1_n_0,
      \opc_opcode_q_reg[4]\(0) => \cpu/decoder_b/p_2_in\,
      \opc_opcode_q_reg[5]\ => sou_n_53,
      \p1_q[0]_i_3\ => \bgm_port_reg_n_0_[0]\,
      \p1_q[1]_i_2\ => \bgm_port_reg_n_0_[1]\,
      \p1_q[2]_i_2\ => \bgm_port_reg_n_0_[2]\,
      \p1_q[3]_i_10\ => \bgm_port_reg_n_0_[3]\,
      \p1_q[4]_i_3\ => \bgm_port_reg_n_0_[4]\,
      \p1_q[6]_i_5\ => subsfx_port_reg_n_0,
      psen_o => \cpu/psen_o\,
      psen_q_reg => psen_q_i_1_n_0,
      \psw_q_reg[1]\ => sou_n_48,
      rd_o => \cpu/rd_o\,
      rd_q_reg => rd_q_i_1_n_0,
      second_cycle_q_reg => sou_n_34,
      second_cycle_q_reg_0 => sou_n_37,
      second_cycle_q_reg_1 => second_cycle_q_i_1_n_0,
      sfx_port(3 downto 0) => sfx_port(6 downto 3),
      soundclk => soundclk,
      t1_q_reg => sou_n_19,
      t1_q_reg_0 => t1_q_i_1_n_0,
      take_branch_q => \cpu/cond_branch_b/take_branch_q\,
      take_branch_q_i_2 => audio_irq_reg_n_0,
      take_branch_q_reg => take_branch_q_i_1_n_0,
      tim_of_s => \cpu/tim_of_s\,
      timer_flag_q_reg => sou_n_61,
      timer_flag_q_reg_0 => timer_flag_q_i_1_n_0,
      timer_int_enable_q_reg => sou_n_9,
      timer_int_enable_q_reg_0 => sou_n_46,
      timer_int_enable_q_reg_1 => timer_int_enable_q_i_1_n_0,
      timer_overflow_q_reg => sou_n_11,
      timer_overflow_q_reg_0 => timer_overflow_q_i_1_n_0,
      xtal3 => xtal3,
      xtal_q(1 downto 0) => \cpu/clock_ctrl_b/xtal_q\(1 downto 0)
    );
subsfx_port_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => mycpu_n_114,
      I2 => \^addra\(8),
      I3 => mycpu_n_120,
      I4 => \^wr_n_reg\,
      I5 => subsfx_port_reg_n_0,
      O => subsfx_port_i_1_n_0
    );
subsfx_port_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => subsfx_port_i_1_n_0,
      Q => subsfx_port_reg_n_0,
      S => mycpu_n_1
    );
t1_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => sfx_port(4),
      I1 => sou_n_28,
      I2 => \cpu/clock_ctrl_b/xtal_q\(0),
      I3 => \cpu/clock_ctrl_b/xtal_q\(1),
      I4 => sou_n_19,
      O => t1_q_i_1_n_0
    );
take_branch_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FFFFFF540000"
    )
        port map (
      I0 => sou_n_49,
      I1 => sou_n_36,
      I2 => sou_n_48,
      I3 => sou_n_61,
      I4 => \cpu/cond_branch_b/take_branch_q\,
      I5 => \cpu/cnd_take_branch_s\,
      O => take_branch_q_i_1_n_0
    );
timer_flag_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFF04440000"
    )
        port map (
      I0 => \cpu/clock_ctrl_b/xtal_q\(0),
      I1 => \cpu/clock_ctrl_b/xtal_q\(1),
      I2 => sou_n_37,
      I3 => sou_n_62,
      I4 => \cpu/tim_of_s\,
      I5 => \cpu/cnd_tf_s\,
      O => timer_flag_q_i_1_n_0
    );
timer_int_enable_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000400"
    )
        port map (
      I0 => \cpu/decoder_b/p_2_in\,
      I1 => sou_n_63,
      I2 => sou_n_27,
      I3 => \cpu/clock_ctrl_b/xtal_q\(1),
      I4 => \cpu/clock_ctrl_b/xtal_q\(0),
      I5 => sou_n_9,
      O => timer_int_enable_q_i_1_n_0
    );
timer_overflow_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBF0400"
    )
        port map (
      I0 => \cpu/clock_ctrl_b/xtal_q\(0),
      I1 => \cpu/clock_ctrl_b/xtal_q\(1),
      I2 => sou_n_46,
      I3 => \cpu/tim_of_s\,
      I4 => sou_n_11,
      O => timer_overflow_q_i_1_n_0
    );
vblk_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vblk,
      Q => vblk_d,
      R => mycpu_n_1
    );
vblk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => vid_n_30,
      I1 => vid_n_29,
      I2 => vid_n_31,
      I3 => vid_n_32,
      I4 => vblk,
      O => vblk_i_1_n_0
    );
vid: entity work.dkong_dkong_system_wrapper_0_0_dkong_video
     port map (
      A(2 downto 0) => \cpu_bus[addr]\(6 downto 4),
      ADDRARDADDR(9 downto 0) => \addr__0\(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0) => cref(1 downto 0),
      Q(1 downto 0) => rom_bank_sel(1 downto 0),
      SR(0) => mycpu_n_1,
      addra(0) => vrom_ena_reg_n_0,
      b_sig(1 downto 0) => b_sig(1 downto 0),
      cmpblk2 => cmpblk2,
      cmpblk20 => cmpblk20,
      cmpblk2_d => \pal/cmpblk2_d\,
      cmpblk2_d_reg => cmpblk2_d_i_1_n_0,
      cmpblk2_reg_0 => cmpblk2_i_1_n_0,
      cpu_clk_rise => cpu_clk_rise,
      cpu_nmi => cpu_nmi,
      cpu_nmi_reg => nmi_mask_reg_n_0,
      cpu_wait => cpu_wait,
      cpu_wait_reg => mycpu_n_130,
      cpuclk_d => cpuclk_d,
      \di_reg_reg[0]\ => mycpu_n_139,
      \di_reg_reg[0]_0\ => mycpu_n_45,
      do_scratch_write => \sprite/do_scratch_write\,
      do_scratch_write0 => \sprite/do_scratch_write0\,
      do_scratch_write_clk => \sprite/do_scratch_write_clk\,
      do_scratch_write_reg => do_scratch_write_i_1_n_0,
      douta(7 downto 0) => \rom_bus[dslave]\(7 downto 0),
      g_sig(2 downto 0) => g_sig(2 downto 0),
      \htiming_reg[9]_0\(9) => vid_n_0,
      \htiming_reg[9]_0\(8) => vid_n_1,
      \htiming_reg[9]_0\(7) => vid_n_2,
      \htiming_reg[9]_0\(6) => vid_n_3,
      \htiming_reg[9]_0\(5) => vid_n_4,
      \htiming_reg[9]_0\(4) => vid_n_5,
      \htiming_reg[9]_0\(3) => vid_n_6,
      \htiming_reg[9]_0\(2) => vid_n_7,
      \htiming_reg[9]_0\(1) => cpuclk,
      \htiming_reg[9]_0\(0) => \^pixelclk\,
      \htiming_reg[9]_1\ => vid_n_28,
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg => vid_n_20,
      mem_reg_0 => vid_n_21,
      mem_reg_1 => vid_n_22,
      mem_reg_10 => flip_ena_reg_n_0,
      mem_reg_11(6 downto 4) => \^addra\(9 downto 7),
      mem_reg_11(3 downto 0) => \^addra\(3 downto 0),
      mem_reg_12(2 downto 0) => \dma_master_bus[addr]\(6 downto 4),
      mem_reg_13 => mycpu_n_9,
      mem_reg_2 => vid_n_23,
      mem_reg_3 => vid_n_24,
      mem_reg_4 => vid_n_25,
      mem_reg_5 => vid_n_26,
      mem_reg_6 => vid_n_27,
      mem_reg_7 => mycpu_n_28,
      mem_reg_8(0) => \tile/tileram_wr\,
      mem_reg_9(0) => \sprite/objram_wr\,
      outreg0_out(7 downto 0) => \ram_bus[dslave]\(7 downto 0),
      \phi_reg[2]_0\(2 downto 0) => phi(2 downto 0),
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n,
      vblk => vblk,
      vblk_d => vblk_d,
      vblk_reg_0 => vid_n_18,
      vblk_reg_1 => vid_n_35,
      vblk_reg_2 => vblk_i_1_n_0,
      video_valid => video_valid,
      vram_busy_reg => vid_n_37,
      \vtiming_reg[7]_0\(3) => vid_n_29,
      \vtiming_reg[7]_0\(2) => vid_n_30,
      \vtiming_reg[7]_0\(1) => vid_n_31,
      \vtiming_reg[7]_0\(0) => vid_n_32
    );
vrom_ena_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^wr_n_reg\,
      I2 => mycpu_n_116,
      I3 => mycpu_n_118,
      I4 => \^addra\(4),
      I5 => vrom_ena_reg_n_0,
      O => vrom_ena_i_1_n_0
    );
vrom_ena_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => vrom_ena_i_1_n_0,
      Q => vrom_ena_reg_n_0,
      S => mycpu_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0_dkong_system_wrapper is
  port (
    \m_obus_reg[addr][0]\ : out STD_LOGIC;
    \m_obus_reg[addr][1]\ : out STD_LOGIC;
    \m_obus_reg[addr][8]\ : out STD_LOGIC;
    \m_obus_reg[addr][7]\ : out STD_LOGIC;
    wr_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_obus_reg[dslave][0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \master_out[dmaster]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_mute : out STD_LOGIC;
    crash_out : out STD_LOGIC;
    jump_out : out STD_LOGIC;
    walk_out : out STD_LOGIC;
    \m_obus_reg[addr][15]\ : out STD_LOGIC;
    video_valid : out STD_LOGIC;
    rst_n : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    debug_banksel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in0_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in2_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dkong_dkong_system_wrapper_0_0_dkong_system_wrapper : entity is "dkong_system_wrapper";
end dkong_dkong_system_wrapper_0_0_dkong_system_wrapper;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0_dkong_system_wrapper is
begin
inst: entity work.dkong_dkong_system_wrapper_0_0_dkong_system
     port map (
      D(7 downto 1) => D(6 downto 0),
      D(0) => \s_obus_reg[dslave][0]\,
      addra(14 downto 9) => addra(10 downto 5),
      addra(8) => \m_obus_reg[addr][8]\,
      addra(7) => \m_obus_reg[addr][7]\,
      addra(6 downto 2) => addra(4 downto 0),
      addra(1) => \m_obus_reg[addr][1]\,
      addra(0) => \m_obus_reg[addr][0]\,
      b_sig(1 downto 0) => b_sig(1 downto 0),
      crash_out => crash_out,
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      debug_banksel(1 downto 0) => debug_banksel(1 downto 0),
      debug_cpu_sig(7 downto 0) => debug_cpu_sig(7 downto 0),
      debug_enables(5 downto 0) => debug_enables(5 downto 0),
      g_sig(2 downto 0) => g_sig(2 downto 0),
      \in0_reg[4]_0\(4 downto 0) => \in0_reg[4]\(4 downto 0),
      \in1_reg[4]_0\(4 downto 0) => \in1_reg[4]\(4 downto 0),
      \in2_reg[7]_0\(2 downto 0) => \in2_reg[7]\(2 downto 0),
      jump_out => jump_out,
      \m_obus_reg[addr][15]\ => \m_obus_reg[addr][15]\,
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      pixelclk => Q(0),
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n,
      sel0(0) => WEA(0),
      soundclk => soundclk,
      video_valid => video_valid,
      walk_out => walk_out,
      wr_n_reg => wr_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dkong_dkong_system_wrapper_0_0 is
  port (
    masterclk : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    pixelclk : out STD_LOGIC;
    video_valid : out STD_LOGIC;
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_mute : out STD_LOGIC;
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    walk_out : out STD_LOGIC;
    jump_out : out STD_LOGIC;
    crash_out : out STD_LOGIC;
    p1_r : in STD_LOGIC;
    p1_l : in STD_LOGIC;
    p1_u : in STD_LOGIC;
    p1_d : in STD_LOGIC;
    p1_b1 : in STD_LOGIC;
    p2_r : in STD_LOGIC;
    p2_l : in STD_LOGIC;
    p2_u : in STD_LOGIC;
    p2_d : in STD_LOGIC;
    p2_b1 : in STD_LOGIC;
    p1_sw : in STD_LOGIC;
    p2_sw : in STD_LOGIC;
    coin_sw : in STD_LOGIC;
    debug_wait : in STD_LOGIC;
    debug_banksel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    debug_ahi : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_alo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_dmaster : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_dslave : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of dkong_dkong_system_wrapper_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dkong_dkong_system_wrapper_0_0 : entity is "dkong_dkong_system_wrapper_0_0,dkong_system_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dkong_dkong_system_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of dkong_dkong_system_wrapper_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dkong_dkong_system_wrapper_0_0 : entity is "dkong_system_wrapper,Vivado 2019.1";
end dkong_dkong_system_wrapper_0_0;

architecture STRUCTURE of dkong_dkong_system_wrapper_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.dkong_dkong_system_wrapper_0_0_dkong_system_wrapper
     port map (
      D(6 downto 0) => debug_dslave(7 downto 1),
      Q(0) => pixelclk,
      WEA(0) => debug_enables(1),
      addra(10 downto 5) => debug_ahi(6 downto 1),
      addra(4 downto 0) => debug_alo(6 downto 2),
      b_sig(1 downto 0) => b_sig(1 downto 0),
      crash_out => crash_out,
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      debug_banksel(1 downto 0) => debug_banksel(1 downto 0),
      debug_cpu_sig(7 downto 0) => debug_cpu_sig(7 downto 0),
      debug_enables(5) => debug_enables(7),
      debug_enables(4 downto 1) => debug_enables(5 downto 2),
      debug_enables(0) => debug_enables(0),
      g_sig(2 downto 0) => g_sig(2 downto 0),
      \in0_reg[4]\(4) => p1_b1,
      \in0_reg[4]\(3) => p1_d,
      \in0_reg[4]\(2) => p1_u,
      \in0_reg[4]\(1) => p1_l,
      \in0_reg[4]\(0) => p1_r,
      \in1_reg[4]\(4) => p2_b1,
      \in1_reg[4]\(3) => p2_d,
      \in1_reg[4]\(2) => p2_u,
      \in1_reg[4]\(1) => p2_l,
      \in1_reg[4]\(0) => p2_r,
      \in2_reg[7]\(2) => coin_sw,
      \in2_reg[7]\(1) => p2_sw,
      \in2_reg[7]\(0) => p1_sw,
      jump_out => jump_out,
      \m_obus_reg[addr][0]\ => debug_alo(0),
      \m_obus_reg[addr][15]\ => debug_ahi(7),
      \m_obus_reg[addr][1]\ => debug_alo(1),
      \m_obus_reg[addr][7]\ => debug_alo(7),
      \m_obus_reg[addr][8]\ => debug_ahi(0),
      \master_out[dmaster]\(7 downto 0) => debug_dmaster(7 downto 0),
      masterclk => masterclk,
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n,
      \s_obus_reg[dslave][0]\ => debug_dslave(0),
      soundclk => soundclk,
      video_valid => video_valid,
      walk_out => walk_out,
      wr_n_reg => debug_enables(6)
    );
end STRUCTURE;
