// Seed: 3493224723
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd59
) (
    output supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand _id_7,
    input uwire id_8,
    input wand id_9,
    input uwire id_10,
    input tri id_11,
    input tri1 id_12,
    input wand id_13
);
  logic id_15 = ~id_2;
  assign id_15 = id_10;
  wand [-1 : -1] id_16, id_17, id_18, id_19;
  logic [7:0][-1  ?  id_7 : (  1  -  -1 'b0 ) : ""] id_20, id_21, id_22, id_23;
  wire [1 'd0 : ~  -1] id_24;
  genvar id_25;
  logic id_26;
  ;
  module_0 modCall_1 (
      id_19,
      id_15
  );
  assign id_16 = -1;
endmodule
