

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>1. J721E Datasheet &mdash; Platform Development Kit (PDK) - JACINTO Datasheet</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="_static/theme_overrides.css" type="text/css" />
  

  
    <link rel="top" title="Platform Development Kit (PDK) - JACINTO Datasheet" href="index.html"/>
        <link rel="prev" title="Platform Development Kit (PDK) - J721E Datasheet" href="index_jacinto.html"/> 

  
  <script src="_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="index_jacinto.html" class="icon icon-home"> Platform Development Kit (PDK) - JACINTO Datasheet
          

          
          </a>

          
            
            
              <div class="version">
                08_06_01
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <p class="caption"><span class="caption-text">Table of Contents</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="">1. J721E Datasheet</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#introduction">1.1. Introduction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#setup-details">1.1.1. Setup Details</a></li>
<li class="toctree-l3"><a class="reference internal" href="#software-performance-numbers">1.1.2. Software Performance Numbers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#vhwa">1.1.2.1. VHWA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dss">1.1.2.2. DSS</a></li>
<li class="toctree-l4"><a class="reference internal" href="#csi-rx">1.1.2.3. CSI-Rx</a></li>
<li class="toctree-l4"><a class="reference internal" href="#cpsw-9g">1.1.2.4. CPSW_9G</a></li>
<li class="toctree-l4"><a class="reference internal" href="#udma">1.1.2.5. UDMA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ipc">1.1.2.6. IPC</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ospi">1.1.2.7. OSPI</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mmcsd">1.1.2.8. MMCSD</a></li>
<li class="toctree-l4"><a class="reference internal" href="#csl-fl-based-optimized-ospi-example">1.1.2.9. CSL-FL based Optimized OSPI Example</a></li>
<li class="toctree-l4"><a class="reference internal" href="#sbl-ospi-boot-performance-app">1.1.2.10. SBL OSPI Boot Performance App</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ospi-memory-configuration-benchmarking">1.1.2.11. OSPI Memory Configuration Benchmarking</a></li>
<li class="toctree-l4"><a class="reference internal" href="#supported-configurations">1.1.2.12. Supported Configurations</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="index_jacinto.html">Platform Development Kit (PDK) - JACINTO Datasheet</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="index_jacinto.html">Docs</a> &raquo;</li>
      
    <li>1. J721E Datasheet</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="j721e-datasheet">
<h1>1. J721E Datasheet<a class="headerlink" href="#j721e-datasheet" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<h2>1.1. Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This section provides the performance numbers of device drivers supported in PDK</p>
<div class="section" id="setup-details">
<h3>1.1.1. Setup Details<a class="headerlink" href="#setup-details" title="Permalink to this headline">¶</a></h3>
<table border="1" class="docutils">
<colgroup>
<col width="56%" />
<col width="44%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">SOC Details</th>
<th class="head">Values</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Core</td>
<td>R5F</td>
</tr>
<tr class="row-odd"><td>Core Operating Speed</td>
<td>1GHz</td>
</tr>
<tr class="row-even"><td>DDR Speed</td>
<td>4266 MTs</td>
</tr>
<tr class="row-odd"><td>VPAC Frequency</td>
<td>650 MHz</td>
</tr>
<tr class="row-even"><td>DMPAC Frequency</td>
<td>520 MHz</td>
</tr>
<tr class="row-odd"><td>Cache status</td>
<td>Enabled</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="75%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Optimization Details</th>
<th class="head">Values</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Profile</td>
<td>Release</td>
</tr>
<tr class="row-odd"><td>Compile Options for R5F</td>
<td>-g -ms -DMAKEFILE_BUILD -c -qq -pdsw225 –endian=little -mv7R5 –abi=eabi
-eo.oer5f -ea.ser5f –symdebug:dwarf –embed_inline_assembly
–float_support=vfpv3d16 –emit_warnings_as_errors</td>
</tr>
<tr class="row-even"><td>Linker Options for R5F</td>
<td>–emit_warnings_as_errors -w -q -u _c_int00 -c -mv7R5 –diag_suppress=10063
-x –zero_init=on</td>
</tr>
<tr class="row-odd"><td>Code Placement</td>
<td>DDR</td>
</tr>
<tr class="row-even"><td>Data Placement</td>
<td>DDR</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="software-performance-numbers">
<h3>1.1.2. Software Performance Numbers<a class="headerlink" href="#software-performance-numbers" title="Permalink to this headline">¶</a></h3>
<div class="section" id="vhwa">
<h4>1.1.2.1. VHWA<a class="headerlink" href="#vhwa" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="59%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">VHWA Driver</th>
<th class="head">Configuration</th>
<th class="head">Measured Throughput (MPix/S)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>DOF</td>
<td>2MP (2048x1024), 12b Packed, 6 Levels,  SR191x96</td>
<td>158.65</td>
</tr>
<tr class="row-odd"><td>DOF</td>
<td>1MP (1312x736), 12b Packed, 5 Levels, SR170x124</td>
<td>150.93</td>
</tr>
<tr class="row-even"><td>MSC</td>
<td>1080P, 8b YUV420, 10 Scales output</td>
<td>609.46</td>
</tr>
<tr class="row-odd"><td>NF</td>
<td>720P, 8b YUV420, Bilateral filter</td>
<td>615.54</td>
</tr>
<tr class="row-even"><td>SDE</td>
<td>2MP (2048x1024), 12b Packed, SR 192, LR Enabled</td>
<td>84.22</td>
</tr>
<tr class="row-odd"><td>SDE</td>
<td>720P, 12b Packed, SR 192, LR Disabled</td>
<td>98.92</td>
</tr>
<tr class="row-even"><td>LDC</td>
<td>1080P, 8b YUV420, Single region</td>
<td>632.98</td>
</tr>
<tr class="row-odd"><td>VISS</td>
<td>1080P, Raw 12 input, 2 frame Merge, YUV420 12b and 8b output</td>
<td>603.25</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="dss">
<h4>1.1.2.2. DSS<a class="headerlink" href="#dss" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="44%" />
<col width="31%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Display Type</th>
<th class="head">Configuration</th>
<th class="head">CPU Load</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>HDMI</td>
<td>1080P60 RGB888</td>
<td>1.0% (MCU2_0)</td>
</tr>
<tr class="row-odd"><td>DP</td>
<td>1080P60 BGRA32</td>
<td>1.0% (MCU2_0)</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="csi-rx">
<h4>1.1.2.3. CSI-Rx<a class="headerlink" href="#csi-rx" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="50%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Capture Type</th>
<th class="head">Configuration</th>
<th class="head">CPU Load</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>CSI2Rx Inst 0</td>
<td>4CH 1080P30 IMX390 Sensor Raw12</td>
<td>1.2% (MCU2_0)</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="cpsw-9g">
<h4>1.1.2.4. CPSW_9G<a class="headerlink" href="#cpsw-9g" title="Permalink to this headline">¶</a></h4>
<div class="section" id="test-setup">
<h5>1.1.2.4.1. Test Setup<a class="headerlink" href="#test-setup" title="Permalink to this headline">¶</a></h5>
<img alt="_images/enet_j721e_cpsw9g_test_setup.png" src="_images/enet_j721e_cpsw9g_test_setup.png" />
<table border="1" class="docutils">
<colgroup>
<col width="51%" />
<col width="49%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Hardware Configuration</th>
<th class="head">Value</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Processing Core</td>
<td>Main R5F0 Core 0</td>
</tr>
<tr class="row-odd"><td>Core Frequency</td>
<td>1 GHz</td>
</tr>
<tr class="row-even"><td>Ethernet Interface Type</td>
<td>RGMII at 1Gbps</td>
</tr>
<tr class="row-odd"><td>Packet buffer memory</td>
<td>DDR</td>
</tr>
<tr class="row-even"><td>Hardware checksum offload</td>
<td>Yes</td>
</tr>
<tr class="row-odd"><td>Scatter-gather TX</td>
<td>Yes</td>
</tr>
<tr class="row-even"><td>Scatter-gather RX</td>
<td>No</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="51%" />
<col width="49%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Software Configuration</th>
<th class="head">Value</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>RTOS</td>
<td>FreeRTOS</td>
</tr>
<tr class="row-odd"><td>RTOS application</td>
<td>Enet LLD lwIP example</td>
</tr>
<tr class="row-even"><td>TCP/IP stack</td>
<td>lwIP 2.1.2</td>
</tr>
<tr class="row-odd"><td>Host PC tool version</td>
<td>iperf v2.0.10</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="tcp-performance">
<h5>1.1.2.4.2. TCP Performance<a class="headerlink" href="#tcp-performance" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="48%" />
<col width="28%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Test</th>
<th class="head">Bandwidth
(Mbps)</th>
<th class="head">CPU Load
(%)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>TCP RX</td>
<td>122</td>
<td>95</td>
</tr>
<tr class="row-odd"><td>TCP TX</td>
<td>103</td>
<td>100</td>
</tr>
<tr class="row-even"><td>TCP Bidirectional</td>
<td>RX=45.7
TX=63.7</td>
<td>100</td>
</tr>
</tbody>
</table>
<p>Host PC commands:</p>
<div class="highlight-cpp"><div class="highlight"><pre><span class="n">iperf</span> <span class="o">-</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">evm_ip</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">r</span>
<span class="n">iperf</span> <span class="o">-</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">evm_ip</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">d</span>
</pre></div>
</div>
</div>
<div class="section" id="udp-performance">
<h5>1.1.2.4.3. UDP Performance<a class="headerlink" href="#udp-performance" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="9%" />
<col width="6%" />
<col width="7%" />
<col width="9%" />
<col width="6%" />
<col width="7%" />
<col width="9%" />
<col width="6%" />
<col width="7%" />
<col width="9%" />
<col width="6%" />
<col width="7%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head" rowspan="2">Test</th>
<th class="head" colspan="3">Datagram Length = 64B</th>
<th class="head" colspan="3">Datagram Length = 256B</th>
<th class="head" colspan="3">Datagram Length = 512B</th>
<th class="head" colspan="3">Datagram Length = 1470B</th>
</tr>
<tr class="row-even"><th class="head"><div class="first last line-block">
<div class="line">Bandwidth</div>
<div class="line">(Mbps)</div>
<div class="line"><br /></div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">CPU</div>
<div class="line">Load</div>
<div class="line">(%)</div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">Packet</div>
<div class="line">Loss</div>
<div class="line">(%)</div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">Bandwidth</div>
<div class="line">(Mbps)</div>
<div class="line"><br /></div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">CPU</div>
<div class="line">Load</div>
<div class="line">(%)</div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">Packet</div>
<div class="line">Loss</div>
<div class="line">(%)</div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">Bandwidth</div>
<div class="line">(Mbps)</div>
<div class="line"><br /></div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">CPU</div>
<div class="line">Load</div>
<div class="line">(%)</div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">Packet</div>
<div class="line">Loss</div>
<div class="line">(%)</div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">Bandwidth</div>
<div class="line">(Mbps)</div>
<div class="line"><br /></div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">CPU</div>
<div class="line">Load</div>
<div class="line">(%)</div>
</div>
</th>
<th class="head"><div class="first last line-block">
<div class="line">Packet</div>
<div class="line">Loss</div>
<div class="line">(%)</div>
</div>
</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-odd"><td rowspan="3">UDP RX</td>
<td>5.24</td>
<td>41</td>
<td>0.00053</td>
<td>26.2</td>
<td>63</td>
<td>0.0029</td>
<td>26.2</td>
<td>45</td>
<td>0.0052</td>
<td>26.2</td>
<td>32</td>
<td>0.0</td>
</tr>
<tr class="row-even"><td>10.5</td>
<td>60</td>
<td>0.0021</td>
<td>52.4</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>52.4</td>
<td>67</td>
<td>0.051</td>
<td>52.4</td>
<td>44</td>
<td>0.0</td>
</tr>
<tr class="row-odd"><td>15.7</td>
<td>79</td>
<td>0.013</td>
<td>105</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>105</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>105</td>
<td>64</td>
<td>0.015</td>
</tr>
<tr class="row-even"><td>UDP RX (Max)</td>
<td>21</td>
<td>97</td>
<td>0.098</td>
<td>47.2</td>
<td>100</td>
<td>0.012</td>
<td>86</td>
<td>100</td>
<td>0.014</td>
<td>189</td>
<td>97</td>
<td>0.0</td>
</tr>
<tr class="row-odd"><td>UDP TX (Max)</td>
<td>16.3</td>
<td>100</td>
<td>0.00017</td>
<td>40.1</td>
<td>100</td>
<td>0.0054</td>
<td>80.1</td>
<td>100</td>
<td>0.00017</td>
<td>228</td>
<td>100</td>
<td>0.0</td>
</tr>
</tbody>
</table>
<p>Host PC commands:</p>
<ul>
<li><p class="first">Test with datagram length of 64B:</p>
<div class="highlight-cpp"><div class="highlight"><pre><span class="n">iperf</span> <span class="o">-</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">evm_ip</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">u</span> <span class="o">-</span><span class="n">l64</span> <span class="o">-</span><span class="n">b</span><span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">r</span>
<span class="n">where</span> <span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="n">is</span> <span class="mi">5</span><span class="n">M</span><span class="p">,</span> <span class="mi">10</span><span class="n">M</span><span class="p">,</span> <span class="mi">15</span><span class="n">M</span><span class="p">,</span> <span class="n">etc</span>
</pre></div>
</div>
</li>
<li><p class="first">Test with datagram length of 256B:</p>
<div class="highlight-cpp"><div class="highlight"><pre><span class="n">iperf</span> <span class="o">-</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">evm_ip</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">u</span> <span class="o">-</span><span class="n">l256</span> <span class="o">-</span><span class="n">b</span><span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">r</span>
<span class="n">where</span> <span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="n">is</span> <span class="mi">25</span><span class="n">M</span><span class="p">,</span> <span class="mi">50</span><span class="n">M</span><span class="p">,</span> <span class="mi">100</span><span class="n">M</span><span class="p">,</span> <span class="n">etc</span>
</pre></div>
</div>
</li>
<li><p class="first">Test with datagram length of 512B:</p>
<div class="highlight-cpp"><div class="highlight"><pre><span class="n">iperf</span> <span class="o">-</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">evm_ip</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">u</span> <span class="o">-</span><span class="n">l512</span> <span class="o">-</span><span class="n">b</span><span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">r</span>
<span class="n">where</span> <span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="n">is</span> <span class="mi">25</span><span class="n">M</span><span class="p">,</span> <span class="mi">50</span><span class="n">M</span><span class="p">,</span> <span class="mi">100</span><span class="n">M</span><span class="p">,</span> <span class="n">etc</span>
</pre></div>
</div>
</li>
<li><p class="first">Test with datagram length of 1470B (max):</p>
<div class="highlight-cpp"><div class="highlight"><pre><span class="n">iperf</span> <span class="o">-</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">evm_ip</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">u</span> <span class="o">-</span><span class="n">b</span><span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">r</span>
<span class="n">where</span> <span class="o">&lt;</span><span class="n">bw</span><span class="o">&gt;</span> <span class="n">is</span> <span class="mi">25</span><span class="n">M</span><span class="p">,</span> <span class="mi">50</span><span class="n">M</span><span class="p">,</span> <span class="mi">100</span><span class="n">M</span><span class="p">,</span> <span class="n">etc</span>
</pre></div>
</div>
</li>
</ul>
</div>
</div>
<div class="section" id="udma">
<h4>1.1.2.5. UDMA<a class="headerlink" href="#udma" title="Permalink to this headline">¶</a></h4>
<div class="section" id="dma-parameters">
<h5>1.1.2.5.1. DMA Parameters<a class="headerlink" href="#dma-parameters" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Ring Order ID: 0</li>
<li>Channel Order ID: 0</li>
<li>Channel DMA Priority: 1</li>
<li>Channel Bus Priority: 4</li>
<li>Channel BUS QOS: 4</li>
<li>Channel TX FIFO depth: 128</li>
<li>Channel Fetch Word Size: 16</li>
<li>Channel Burst Size: 64 bytes for normal channel, 128 bytes for HC and UHC channels</li>
</ul>
</div>
<div class="section" id="test-parameters">
<h5>1.1.2.5.2. Test Parameters<a class="headerlink" href="#test-parameters" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Type: TR15 Block copy</li>
<li>TR: one TR per TRPD in PBR mode</li>
<li>TR Memory: Same as buffer memory (DDR, MSMC or OCMC depends on the test performed)</li>
<li>Transfer Size: 1 MB read and 1MB write</li>
<li>1MB means 1000x1000 bytes and 1KB means 1000 bytes</li>
</ul>
<p><strong>Note:</strong>
Throughput numbers mentioned is the combined memory throughput of both read and write operations</p>
</div>
<div class="section" id="dru-blockcopy">
<h5>1.1.2.5.3. DRU Blockcopy<a class="headerlink" href="#dru-blockcopy" title="Permalink to this headline">¶</a></h5>
<p>DRU channel performance with TR submitted through ring</p>
<table border="1" class="docutils">
<colgroup>
<col width="37%" />
<col width="10%" />
<col width="9%" />
<col width="12%" />
<col width="10%" />
<col width="12%" />
<col width="10%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Test Description</th>
<th class="head">Throughput (MCU2)</th>
<th class="head">CPU Load (MCU2)</th>
<th class="head">Throughput (C66x_1/2)</th>
<th class="head">CPU Load (C66x_1/2)</th>
<th class="head">Throughput (C7x_1)</th>
<th class="head">CPU Load (C7x_1)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>[PDK-3501] 1CH DDR 1MB to DDR 1MB</td>
<td>11262 MB/sec</td>
<td>11%</td>
<td>12011 MB/sec</td>
<td>4%</td>
<td>11202 MB/sec</td>
<td>6%</td>
</tr>
<tr class="row-odd"><td>[PDK-3502] 1CH MSMC 1KB Circular to DDR 1MB</td>
<td>17757 MB/sec</td>
<td>13%</td>
<td>18657 MB/sec</td>
<td>5%</td>
<td>17652 MB/sec</td>
<td>8%</td>
</tr>
<tr class="row-even"><td>[PDK-3503] 1CH DDR 1MB to MSMC circular 1KB</td>
<td>20580 MB/sec</td>
<td>8%</td>
<td>22844 MB/sec</td>
<td>5%</td>
<td>20420 MB/sec</td>
<td>8%</td>
</tr>
<tr class="row-odd"><td>[PDK-3504] 1CH MSMC 1KB to MSMC circular 1KB (1MB per TR)</td>
<td>27377 MB/sec</td>
<td>14%</td>
<td>29413 MB/sec</td>
<td>6%</td>
<td>27200 MB/sec</td>
<td>8%</td>
</tr>
<tr class="row-even"><td>[PDK-3505] Multi CH DDR 1MB to DDR 1MB</td>
<td>12446 MB/sec (2CH)</td>
<td>25%</td>
<td>12679 MB/sec (4CH)</td>
<td>7%</td>
<td>10597 MB/sec (4CH)</td>
<td>14%</td>
</tr>
<tr class="row-odd"><td>[PDK-3506] Multi CH MSMC 1KB to MSMC circular 1KB (1 MB per TR)</td>
<td>33581 MB/sec (2CH)</td>
<td>33%</td>
<td>33554 MB/sec (4CH)</td>
<td>18%</td>
<td>17955 MB/sec (4CH)</td>
<td>14%</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="main-navss-blockcopy-normal-channel">
<h5>1.1.2.5.4. Main NAVSS Blockcopy (Normal Channel)<a class="headerlink" href="#main-navss-blockcopy-normal-channel" title="Permalink to this headline">¶</a></h5>
<p>Main NAVSS normal channel performance with TR submitted through ring</p>
<table border="1" class="docutils">
<colgroup>
<col width="36%" />
<col width="12%" />
<col width="9%" />
<col width="12%" />
<col width="10%" />
<col width="12%" />
<col width="10%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Test Description</th>
<th class="head">Throughput (MCU2/3)</th>
<th class="head">CPU Load (MCU2/3)</th>
<th class="head">Throughput (C66x_1/2)</th>
<th class="head">CPU Load (C66x_1/2)</th>
<th class="head">Throughput (C7x_1)</th>
<th class="head">CPU Load (C7x_1)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>[PDK-3485]1CH DDR 1MB to DDR 1MB</td>
<td>1041 MB/sec</td>
<td>2%</td>
<td>1047 MB/sec</td>
<td>1%</td>
<td>1043 MB/sec</td>
<td>1%</td>
</tr>
<tr class="row-odd"><td>[PDK-3486] 1CH MSMC 1KB Circular to DDR 1MB</td>
<td>2092 MB/sec</td>
<td>4%</td>
<td>2108 MB/sec</td>
<td>2%</td>
<td>2132 MB/sec</td>
<td>2%</td>
</tr>
<tr class="row-even"><td>[PDK-3487] 1CH DDR 1MB to MSMC circular 1KB</td>
<td>1233 MB/sec</td>
<td>2%</td>
<td>1241 MB/sec</td>
<td>2%</td>
<td>1235 MB/sec</td>
<td>1%</td>
</tr>
<tr class="row-odd"><td>[PDK-3488] 1CH MSMC 1KB to MSMC circular 1KB (1MB per TR)</td>
<td>2093 MB/sec</td>
<td>4%</td>
<td>2109 MB/sec</td>
<td>2%</td>
<td>2132 MB/sec</td>
<td>2%</td>
</tr>
<tr class="row-even"><td>[PDK-3494] Multi CH DDR 1MB to DDR 1MB</td>
<td>3631 MB/sec (4CH)</td>
<td>2%</td>
<td>2021 MB/sec (2CH)</td>
<td>2%</td>
<td>1860 MB/sec (2CH)</td>
<td>2%</td>
</tr>
<tr class="row-odd"><td>[PDK-3496] Multi CH MSMC 1KB to MSMC circular 1KB (1 MB per TR)</td>
<td>7905 MB/sec (4CH)</td>
<td>4%</td>
<td>4184 MB/sec (2CH)</td>
<td>4%</td>
<td>3519 MB/sec (2CH)</td>
<td>3%</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="mcu-navss-blockcopy-normal-channel">
<h5>1.1.2.5.5. MCU NAVSS Blockcopy (Normal Channel)<a class="headerlink" href="#mcu-navss-blockcopy-normal-channel" title="Permalink to this headline">¶</a></h5>
<p>MCU NAVSS normal channel performance with TR submitted through ring</p>
<table border="1" class="docutils">
<colgroup>
<col width="67%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Test Description</th>
<th class="head">Throughput (MCU1)</th>
<th class="head">CPU Load (MCU1)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>[PDK-3490] 1CH DDR 1MB to DDR 1MB</td>
<td>659 MB/sec</td>
<td>1%</td>
</tr>
<tr class="row-odd"><td>[PDK-3491] 1CH MSMC 1KB Circular to DDR 1MB</td>
<td>982 MB/sec</td>
<td>1%</td>
</tr>
<tr class="row-even"><td>[PDK-3492] 1CH DDR 1MB to MSMC circular 1KB</td>
<td>717 MB/sec</td>
<td>1%</td>
</tr>
<tr class="row-odd"><td>[PDK-3493] 1CH MSMC 1KB to MSMC circular 1KB (1MB per TR)</td>
<td>960 MB/sec</td>
<td>1%</td>
</tr>
<tr class="row-even"><td>[PDK-3489] 1CH OCMC 1KB to OCMC circular 1KB (1MB per TR)</td>
<td>2460 MB/sec</td>
<td>1%</td>
</tr>
<tr class="row-odd"><td>[PDK-3495] Multi CH DDR 1MB to DDR 1MB</td>
<td>1186 MB/sec (2CH)</td>
<td>2%</td>
</tr>
<tr class="row-even"><td>[PDK-3497] Multi CH MSMC 1KB to MSMC circular 1KB (1 MB per TR)</td>
<td>1640 MB/sec (2CH)</td>
<td>2%</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="ipc">
<h4>1.1.2.6. IPC<a class="headerlink" href="#ipc" title="Permalink to this headline">¶</a></h4>
<div class="section" id="test-set-up">
<h5>1.1.2.6.1. Test Set-up<a class="headerlink" href="#test-set-up" title="Permalink to this headline">¶</a></h5>
<ul>
<li><p class="first">Release build binaries are used for measurement</p>
</li>
<li><p class="first">Ring Buffer : Uncached DDR</p>
</li>
<li><p class="first">Buffer to be sent (RPMSG) – Cached DDR</p>
</li>
<li><p class="first">C66x  - L2 Cache 128K</p>
</li>
<li><p class="first">C7x   - L2 Cache 128K</p>
</li>
<li><p class="first">Software/Application Used : ipc_multicore_perf_test loaded through SBL. Output is printed to UART.</p>
</li>
<li><p class="first">R5F/MPU config :  DDR config</p>
<blockquote>
<div><ul class="simple">
<li>bufferable - 1</li>
<li>cacheable  - 1</li>
<li>shareable  - 0</li>
</ul>
</div></blockquote>
</li>
</ul>
<p>Capturing Round trip time in us with different data sizes</p>
</div>
<div class="section" id="performance-host-core-a72-bios-2-ghz">
<h5>1.1.2.6.2. Performance - Host Core A72, Bios, 2 GHz<a class="headerlink" href="#performance-host-core-a72-bios-2-ghz" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="11%" />
<col width="11%" />
<col width="12%" />
<col width="12%" />
<col width="12%" />
<col width="13%" />
<col width="13%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Remote Core</th>
<th class="head">4 Bytes</th>
<th class="head">8 Bytes</th>
<th class="head">16 Bytes</th>
<th class="head">32 Bytes</th>
<th class="head">64 Bytes</th>
<th class="head">128 Bytes</th>
<th class="head">256 Bytes</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MCU R5F0</td>
<td>20</td>
<td>20</td>
<td>22</td>
<td>25</td>
<td>32</td>
<td>44</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>Main R5F0</td>
<td>18</td>
<td>19</td>
<td>20</td>
<td>24</td>
<td>29</td>
<td>41</td>
<td>65</td>
</tr>
<tr class="row-even"><td>C66x1</td>
<td>17</td>
<td>16</td>
<td>17</td>
<td>16</td>
<td>18</td>
<td>20</td>
<td>25</td>
</tr>
<tr class="row-odd"><td>C7x</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td>23</td>
<td>24</td>
<td>25</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="performance-host-core-mcu-r5f0-1-ghz">
<h5>1.1.2.6.3. Performance - Host Core MCU R5F0, 1 GHz<a class="headerlink" href="#performance-host-core-mcu-r5f0-1-ghz" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="11%" />
<col width="11%" />
<col width="12%" />
<col width="12%" />
<col width="12%" />
<col width="13%" />
<col width="13%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Remote Core</th>
<th class="head">4 Bytes</th>
<th class="head">8 Bytes</th>
<th class="head">16 Bytes</th>
<th class="head">32 Bytes</th>
<th class="head">64 Bytes</th>
<th class="head">128 Bytes</th>
<th class="head">256 Bytes</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>A72 (bios)</td>
<td>21</td>
<td>21</td>
<td>23</td>
<td>26</td>
<td>32</td>
<td>43</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>Main R5F0</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>22</td>
<td>28</td>
<td>39</td>
<td>65</td>
</tr>
<tr class="row-even"><td>C66x1</td>
<td>17</td>
<td>17</td>
<td>19</td>
<td>22</td>
<td>28</td>
<td>40</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>C7x</td>
<td>18</td>
<td>18</td>
<td>20</td>
<td>23</td>
<td>29</td>
<td>40</td>
<td>66</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="performance-host-core-main-r5f0-1-ghz">
<h5>1.1.2.6.4. Performance - Host Core MAIN R5F0, 1 GHz<a class="headerlink" href="#performance-host-core-main-r5f0-1-ghz" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="11%" />
<col width="11%" />
<col width="12%" />
<col width="12%" />
<col width="12%" />
<col width="13%" />
<col width="13%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Remote Core</th>
<th class="head">4 Bytes</th>
<th class="head">8 Bytes</th>
<th class="head">16 Bytes</th>
<th class="head">32 Bytes</th>
<th class="head">64 Bytes</th>
<th class="head">128 Bytes</th>
<th class="head">256 Bytes</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>A72 (Bios)</td>
<td>17</td>
<td>17</td>
<td>18</td>
<td>21</td>
<td>26</td>
<td>37</td>
<td>59</td>
</tr>
<tr class="row-odd"><td>MCU R5F0</td>
<td>16</td>
<td>15</td>
<td>17</td>
<td>20</td>
<td>25</td>
<td>35</td>
<td>58</td>
</tr>
<tr class="row-even"><td>Main R5F1</td>
<td>16</td>
<td>16</td>
<td>17</td>
<td>21</td>
<td>26</td>
<td>36</td>
<td>59</td>
</tr>
<tr class="row-odd"><td>C66x1</td>
<td>16</td>
<td>15</td>
<td>17</td>
<td>20</td>
<td>25</td>
<td>36</td>
<td>58</td>
</tr>
<tr class="row-even"><td>C7x</td>
<td>16</td>
<td>16</td>
<td>17</td>
<td>20</td>
<td>25</td>
<td>36</td>
<td>58</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="performance-host-core-c66x1-1-35-ghz">
<h5>1.1.2.6.5. Performance - Host Core C66X1, 1.35 GHz<a class="headerlink" href="#performance-host-core-c66x1-1-35-ghz" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="11%" />
<col width="11%" />
<col width="12%" />
<col width="12%" />
<col width="12%" />
<col width="13%" />
<col width="13%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Remote Core</th>
<th class="head">4 Bytes</th>
<th class="head">8 Bytes</th>
<th class="head">16 Bytes</th>
<th class="head">32 Bytes</th>
<th class="head">64 Bytes</th>
<th class="head">128 Bytes</th>
<th class="head">256 Bytes</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>A72 (Bios)</td>
<td>19</td>
<td>18</td>
<td>18</td>
<td>18</td>
<td>18</td>
<td>22</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>MCU R5F0</td>
<td>26</td>
<td>26</td>
<td>28</td>
<td>30</td>
<td>37</td>
<td>52</td>
<td>81</td>
</tr>
<tr class="row-even"><td>Main R5F0</td>
<td>25</td>
<td>25</td>
<td>27</td>
<td>29</td>
<td>35</td>
<td>48</td>
<td>75</td>
</tr>
<tr class="row-odd"><td>C66x2</td>
<td>23</td>
<td>22</td>
<td>22</td>
<td>21</td>
<td>23</td>
<td>28</td>
<td>35</td>
</tr>
<tr class="row-even"><td>C7x</td>
<td>30</td>
<td>29</td>
<td>29</td>
<td>28</td>
<td>31</td>
<td>34</td>
<td>37</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="performance-host-core-c7x-1ghz">
<h5>1.1.2.6.6. Performance - Host Core C7x, 1GHz<a class="headerlink" href="#performance-host-core-c7x-1ghz" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="11%" />
<col width="11%" />
<col width="12%" />
<col width="12%" />
<col width="12%" />
<col width="13%" />
<col width="13%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Remote Core</th>
<th class="head">4 Bytes</th>
<th class="head">8 Bytes</th>
<th class="head">16 Bytes</th>
<th class="head">32 Bytes</th>
<th class="head">64 Bytes</th>
<th class="head">128 Bytes</th>
<th class="head">256 Bytes</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>A72 (Bios)</td>
<td>21</td>
<td>21</td>
<td>21</td>
<td>21</td>
<td>24</td>
<td>23</td>
<td>25</td>
</tr>
<tr class="row-odd"><td>Mcu R5F0</td>
<td>32</td>
<td>32</td>
<td>34</td>
<td>37</td>
<td>45</td>
<td>55</td>
<td>82</td>
</tr>
<tr class="row-even"><td>Main R5F0</td>
<td>28</td>
<td>29</td>
<td>30</td>
<td>34</td>
<td>42</td>
<td>51</td>
<td>75</td>
</tr>
<tr class="row-odd"><td>C66x1</td>
<td>29</td>
<td>28</td>
<td>28</td>
<td>27</td>
<td>20</td>
<td>31</td>
<td>36</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="ospi">
<h4>1.1.2.7. OSPI<a class="headerlink" href="#ospi" title="Permalink to this headline">¶</a></h4>
<div class="section" id="ospi-memory-non-cached-test-set-up">
<h5>1.1.2.7.1. OSPI Memory Non Cached Test Set-up<a class="headerlink" href="#ospi-memory-non-cached-test-set-up" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Platform: J721e EVM.</li>
<li>OS Type: Baremetal/FreeRTOS</li>
<li>Core : R5F_0 at 1 GHz, A72_0 at 2 GHz.</li>
<li>Software/Application Used: OSPI_Flash_TestApp/OSPI_Flash_Dma_TestApp/OSPI_Baremetal_Flash_TestApp/OSPI_Baremetal_Flash_Dma_TestApp</li>
<li>System Configuration: Cache OFF, Read/Write Buffer in DDR. DMA Enabled/Disabled, Interrupts ON.</li>
</ul>
</div>
<div class="section" id="ospi-read-write-performance-ddr-octal-mode">
<h5>1.1.2.7.2. OSPI Read/Write Performance (DDR Octal Mode)<a class="headerlink" href="#ospi-read-write-performance-ddr-octal-mode" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="12%" />
<col width="6%" />
<col width="8%" />
<col width="17%" />
<col width="15%" />
<col width="16%" />
<col width="14%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">OSPI RCLK</th>
<th class="head">OS</th>
<th class="head">CPU</th>
<th class="head">Mode</th>
<th class="head">Write Tput (MB/s)</th>
<th class="head">Write CPU Load</th>
<th class="head">Read Tput (MB/s)</th>
<th class="head">Read CPU Load</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="9">133 MHz</td>
<td rowspan="6">Baremetal</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.083</td>
<td>&nbsp;</td>
<td>7.039</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td>DAC DMA</td>
<td>1.567</td>
<td>&nbsp;</td>
<td>264.524</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td>INDAC</td>
<td>1.565</td>
<td>&nbsp;</td>
<td>8.331</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td rowspan="3">A72_0</td>
<td>DAC</td>
<td>0.086</td>
<td>&nbsp;</td>
<td>3.571</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td>DAC DMA</td>
<td>1.567</td>
<td>&nbsp;</td>
<td>265.798</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td>INDAC</td>
<td>1.569</td>
<td>&nbsp;</td>
<td>8.332</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td rowspan="3">RTOS</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.083</td>
<td>100%</td>
<td>7.038</td>
<td>51%</td>
</tr>
<tr class="row-odd"><td>DAC DMA</td>
<td>1.567</td>
<td>68%</td>
<td>262.669</td>
<td>19%</td>
</tr>
<tr class="row-even"><td>INDAC</td>
<td>1.566</td>
<td>74%</td>
<td>8.330</td>
<td>0%</td>
</tr>
<tr class="row-odd"><td rowspan="9">166 MHz</td>
<td rowspan="6">Baremetal</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.090</td>
<td>&nbsp;</td>
<td>8.212</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td>DAC DMA</td>
<td>1.646</td>
<td>&nbsp;</td>
<td>329.430</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td>INDAC</td>
<td>1.640</td>
<td>&nbsp;</td>
<td>10.413</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td rowspan="3">A72_0</td>
<td>DAC</td>
<td>0.089</td>
<td>&nbsp;</td>
<td>4.240</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td>DAC DMA</td>
<td>1.581</td>
<td>&nbsp;</td>
<td>331.617</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td>INDAC</td>
<td>1.638</td>
<td>&nbsp;</td>
<td>10.415</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td rowspan="3">RTOS</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.090</td>
<td>100%</td>
<td>8</td>
<td>51%</td>
</tr>
<tr class="row-even"><td>DAC DMA</td>
<td>1.646</td>
<td>69%</td>
<td>326.964</td>
<td>1%</td>
</tr>
<tr class="row-odd"><td>INDAC</td>
<td>1.643</td>
<td>75%</td>
<td>10.411</td>
<td>0%</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="ospi-memory-cached-test-set-up">
<h5>1.1.2.7.3. OSPI Memory Cached Test Set-up<a class="headerlink" href="#ospi-memory-cached-test-set-up" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Platform: J721e EVM.</li>
<li>OS Type: Baremetal/FreeRTOS</li>
<li>Core : R5F_0 at 1 GHz, A72_0 at 2 GHz.</li>
<li>Software/Application Used: OSPI_Flash_Cache_TestApp/OSPI_Flash_Dma_Cache_TestApp/OSPI_Baremetal_Flash_Cache_TestApp/OSPI_Baremetal_Flash_Dma_Cache_TestApp</li>
<li>System Configuration: Cache ON, Read/Write Buffer in DDR. DMA Enabled/Disabled, Interrupts ON.</li>
</ul>
</div>
<div class="section" id="id1">
<h5>1.1.2.7.4. OSPI Read/Write Performance (DDR Octal Mode)<a class="headerlink" href="#id1" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="12%" />
<col width="6%" />
<col width="8%" />
<col width="17%" />
<col width="15%" />
<col width="16%" />
<col width="14%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">OSPI RCLK</th>
<th class="head">OS</th>
<th class="head">CPU</th>
<th class="head">Mode</th>
<th class="head">Write Tput (MB/s)</th>
<th class="head">Write CPU Load</th>
<th class="head">Read Tput (MB/s)</th>
<th class="head">Read CPU Load</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="6">133 MHz</td>
<td rowspan="3">Baremetal</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.325</td>
<td>&nbsp;</td>
<td>46.282</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td>DAC DMA</td>
<td>1.567</td>
<td>&nbsp;</td>
<td>264.458</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td>INDAC</td>
<td>1.567</td>
<td>&nbsp;</td>
<td>8.331</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td rowspan="3">RTOS</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.325</td>
<td>100%</td>
<td>46.245</td>
<td>100%</td>
</tr>
<tr class="row-even"><td>DAC DMA</td>
<td>1.567</td>
<td>71%</td>
<td>262.537</td>
<td>67%</td>
</tr>
<tr class="row-odd"><td>INDAC</td>
<td>1.563</td>
<td>74%</td>
<td>8.329</td>
<td>4%</td>
</tr>
<tr class="row-even"><td rowspan="6">166 MHz</td>
<td rowspan="3">Baremetal</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.360</td>
<td>&nbsp;</td>
<td>57.497</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td>DAC DMA</td>
<td>1.646</td>
<td>&nbsp;</td>
<td>329.533</td>
<td>&nbsp;</td>
</tr>
<tr class="row-even"><td>INDAC</td>
<td>1.640</td>
<td>&nbsp;</td>
<td>10.413</td>
<td>&nbsp;</td>
</tr>
<tr class="row-odd"><td rowspan="3">RTOS</td>
<td rowspan="3">R5F_0</td>
<td>DAC</td>
<td>0.360</td>
<td>100%</td>
<td>57.440</td>
<td>100%</td>
</tr>
<tr class="row-even"><td>DAC DMA</td>
<td>1.646</td>
<td>72%</td>
<td>326.761</td>
<td>73%</td>
</tr>
<tr class="row-odd"><td>INDAC</td>
<td>1.639</td>
<td>76%</td>
<td>10.411</td>
<td>4%</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="mmcsd">
<h4>1.1.2.8. MMCSD<a class="headerlink" href="#mmcsd" title="Permalink to this headline">¶</a></h4>
<div class="section" id="id2">
<h5>1.1.2.8.1. Test Set-up<a class="headerlink" href="#id2" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Platform: J721e EVM.</li>
<li>OS Type: Sysbios</li>
<li>Core : A72_0, 2 GHz.</li>
<li>Software/Application Used: MMCSD_&lt;EMMC&gt;_Regression_TestApp (A menu based application which outputs the benchmark numbers on UART)</li>
<li>System Configuration: Cache ON, Read/Write Buffer in DDR. ADMA enabled, Interrupts ON.</li>
<li>SD Card used: Sandisk 16GB, Class 10. FAT32 formatted with allocation size = 4K (for optimal FAT32 throughput &amp; compatibility with various cards)</li>
<li>EMMC: EMMC on J721E EVM. Please refer to the EVM data sheet for details</li>
</ul>
</div>
<div class="section" id="sd-card-performance">
<h5>1.1.2.8.2. SD Card Performance<a class="headerlink" href="#sd-card-performance" title="Permalink to this headline">¶</a></h5>
<div class="section" id="ds-mode-25-mhz-4-bit-theoretical-max-12-5-mb-s">
<h6>1.1.2.8.2.1. DS Mode (25 MHz, 4-bit)  Theoretical Max: 12.5 MB/s<a class="headerlink" href="#ds-mode-25-mhz-4-bit-theoretical-max-12-5-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="21%" />
<col width="20%" />
<col width="22%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Size of transfer (KB)</th>
<th class="head">RAW Write Throughput (MB/s)</th>
<th class="head">RAW Read Throughput (MB/s)</th>
<th class="head">FATFS Write Throughput (MB/s)</th>
<th class="head">FATFS Read Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>256</td>
<td>9.1059</td>
<td>9.4340</td>
<td>4.1804</td>
<td>7.5307</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>9.8377</td>
<td>10.4257</td>
<td>4.5550</td>
<td>8.0084</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>10.0432</td>
<td>10.7388</td>
<td>4.9630</td>
<td>8.2052</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>10.4119</td>
<td>10.9066</td>
<td>5.8666</td>
<td>8.0361</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>10.0376</td>
<td>10.9829</td>
<td>4.7683</td>
<td>8.3273</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="hs-mode-50-mhz-4-bit-theoretical-max-50-mb-s">
<h6>1.1.2.8.2.2. HS Mode (50 MHz, 4-bit)  Theoretical Max: 50 MB/s<a class="headerlink" href="#hs-mode-50-mhz-4-bit-theoretical-max-50-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="21%" />
<col width="20%" />
<col width="22%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Size of transfer (KB)</th>
<th class="head">RAW Write Throughput (MB/s)</th>
<th class="head">RAW Read Throughput (MB/s)</th>
<th class="head">FATFS Write Throughput (MB/s)</th>
<th class="head">FATFS Read Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>256</td>
<td>15.9483</td>
<td>16.4356</td>
<td>4.3909</td>
<td>11.8113</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>18.5548</td>
<td>19.6683</td>
<td>6.2893</td>
<td>12.6380</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>19.9566</td>
<td>20.8116</td>
<td>6.5560</td>
<td>13.1697</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>19.9830</td>
<td>21.4463</td>
<td>6.5847</td>
<td>13.4176</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>20.0178</td>
<td>21.8337</td>
<td>6.2207</td>
<td>13.4776</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="sdr12-mode-25-mhz-4-bit-theoretical-max-12-5-mb-s">
<h6>1.1.2.8.2.3. SDR12 Mode (25 MHz, 4-bit)  Theoretical Max: 12.5 MB/s<a class="headerlink" href="#sdr12-mode-25-mhz-4-bit-theoretical-max-12-5-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="21%" />
<col width="20%" />
<col width="22%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Size of transfer (KB)</th>
<th class="head">RAW Write Throughput (MB/s)</th>
<th class="head">RAW Read Throughput (MB/s)</th>
<th class="head">FATFS Write Throughput (MB/s)</th>
<th class="head">FATFS Read Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>256</td>
<td>9.0146</td>
<td>9.4187</td>
<td>4.2206</td>
<td>7.4148</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>9.7703</td>
<td>10.4165</td>
<td>4.9643</td>
<td>8.0081</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>10.0714</td>
<td>10.7345</td>
<td>4.7311</td>
<td>8.2015</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>9.6667</td>
<td>10.8930</td>
<td>5.0503</td>
<td>8.3087</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>10.0025</td>
<td>11.0095</td>
<td>4.8343</td>
<td>8.3287</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="sdr25-mode-50-mhz-4-bit-theoretical-max-25-mb-s">
<h6>1.1.2.8.2.4. SDR25 Mode (50 MHz, 4-bit)  Theoretical Max: 25 MB/s<a class="headerlink" href="#sdr25-mode-50-mhz-4-bit-theoretical-max-25-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="21%" />
<col width="20%" />
<col width="22%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Size of transfer (KB)</th>
<th class="head">RAW Write Throughput (MB/s)</th>
<th class="head">RAW Read Throughput (MB/s)</th>
<th class="head">FATFS Write Throughput (MB/s)</th>
<th class="head">FATFS Read Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>256</td>
<td>16.2732</td>
<td>16.4143</td>
<td>5.6652</td>
<td>11.2796</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>18.3847</td>
<td>19.6669</td>
<td>6.3413</td>
<td>12.6358</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>19.0623</td>
<td>20.8100</td>
<td>6.5959</td>
<td>13.1657</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>17.4704</td>
<td>21.3765</td>
<td>6.3836</td>
<td>13.4073</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>19.6133</td>
<td>21.8508</td>
<td>6.0397</td>
<td>12.5147</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="sdr50-mode-50-mhz-4-bit-theoretical-max-50-mb-s">
<h6>1.1.2.8.2.5. SDR50 Mode (50 MHz, 4-bit)  Theoretical Max: 50 MB/s<a class="headerlink" href="#sdr50-mode-50-mhz-4-bit-theoretical-max-50-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="21%" />
<col width="20%" />
<col width="22%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Size of transfer (KB)</th>
<th class="head">RAW Write Throughput (MB/s)</th>
<th class="head">RAW Read Throughput (MB/s)</th>
<th class="head">FATFS Write Throughput (MB/s)</th>
<th class="head">FATFS Read Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>256</td>
<td>24.6037</td>
<td>26.1130</td>
<td>4.5208</td>
<td>7.6322</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>29.9576</td>
<td>35.3214</td>
<td>4.9401</td>
<td>7.9848</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>32.6505</td>
<td>39.1811</td>
<td>4.9564</td>
<td>8.1912</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>30.3629</td>
<td>41.3373</td>
<td>4.9362</td>
<td>8.2954</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>34.7683</td>
<td>43.0374</td>
<td>4.8785</td>
<td>8.3285</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="ddr50-mode-50-mhz-4-bit-theoretical-max-50-mb-s">
<h6>1.1.2.8.2.6. DDR50 Mode (50 MHz, 4-bit)  Theoretical Max: 50 MB/s<a class="headerlink" href="#ddr50-mode-50-mhz-4-bit-theoretical-max-50-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="21%" />
<col width="20%" />
<col width="22%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Size of transfer (KB)</th>
<th class="head">RAW Write Throughput (MB/s)</th>
<th class="head">RAW Read Throughput (MB/s)</th>
<th class="head">FATFS Write Throughput (MB/s)</th>
<th class="head">FATFS Read Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>256</td>
<td>23.4774</td>
<td>25.6365</td>
<td>4.2197</td>
<td>7.5511</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>26.2276</td>
<td>34.4773</td>
<td>4.4524</td>
<td>7.9936</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>34.0707</td>
<td>38.1547</td>
<td>4.9994</td>
<td>8.2083</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>29.2400</td>
<td>40.1979</td>
<td>5.0277</td>
<td>8.3036</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>32.5992</td>
<td>41.6822</td>
<td>4.8337</td>
<td>8.3316</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="emmc-performance">
<h5>1.1.2.8.3. EMMC Performance<a class="headerlink" href="#emmc-performance" title="Permalink to this headline">¶</a></h5>
<div class="section" id="ds-mode-25-mhz-8-bit-theoretical-max-25-mb-s">
<h6>1.1.2.8.3.1. DS Mode (25 MHz, 8-bit)  Theoretical Max: 25 MB/s<a class="headerlink" href="#ds-mode-25-mhz-8-bit-theoretical-max-25-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="28%" />
<col width="38%" />
<col width="34%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Size of transfer (KB)</td>
<td>RAW Write Throughput (MB/s)</td>
<td>RAW Read Throughput (MB/s)</td>
</tr>
<tr class="row-even"><td>256</td>
<td>15.9600</td>
<td>18.5776</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>18.1068</td>
<td>20.1941</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>19.4310</td>
<td>21.1389</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>20.1785</td>
<td>21.6574</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>20.6573</td>
<td>21.9851</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="hs-sdr-mode-50-mhz-8-bit-theoretical-max-50-mb-s">
<h6>1.1.2.8.3.2. HS-SDR Mode (50 MHz, 8-bit)  Theoretical Max: 50 MB/s<a class="headerlink" href="#hs-sdr-mode-50-mhz-8-bit-theoretical-max-50-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="28%" />
<col width="38%" />
<col width="34%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Size of transfer (KB)</td>
<td>RAW Write Throughput (MB/s)</td>
<td>RAW Read Throughput (MB/s)</td>
</tr>
<tr class="row-even"><td>256</td>
<td>25.6862</td>
<td>31.8970</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>31.7678</td>
<td>36.9522</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>36.0882</td>
<td>40.2272</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>38.7699</td>
<td>42.1508</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>39.6647</td>
<td>43.3818</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="hs-ddr-mode-50-mhz-8-bit-theoretical-max-100-mb-s">
<h6>1.1.2.8.3.3. HS-DDR Mode (50 MHz, 8-bit)  Theoretical Max: 100 MB/s<a class="headerlink" href="#hs-ddr-mode-50-mhz-8-bit-theoretical-max-100-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="28%" />
<col width="38%" />
<col width="34%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Size of transfer (KB)</td>
<td>RAW Write Throughput (MB/s)</td>
<td>RAW Read Throughput (MB/s)</td>
</tr>
<tr class="row-even"><td>256</td>
<td>34.8107</td>
<td>47.9176</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>41.8965</td>
<td>60.3240</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>48.6215</td>
<td>69.5793</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>53.9672</td>
<td>75.5317</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>56.1397</td>
<td>79.6654</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="hs-200-mode-200-mhz-8-bit-theoretical-max-200-mb-s">
<h6>1.1.2.8.3.4. HS-200 Mode (200 MHz, 8-bit)  Theoretical Max: 200 MB/s<a class="headerlink" href="#hs-200-mode-200-mhz-8-bit-theoretical-max-200-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="28%" />
<col width="38%" />
<col width="34%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Size of transfer (KB)</td>
<td>RAW Write Throughput (MB/s)</td>
<td>RAW Read Throughput (MB/s)</td>
</tr>
<tr class="row-even"><td>256</td>
<td>37.8881</td>
<td>68.9168</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>46.4331</td>
<td>97.8488</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>50.7672</td>
<td>124.6944</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>54.6804</td>
<td>145.1625</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>55.0597</td>
<td>160.8638</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="hs-400-mode-200-mhz-8-bit-theoretical-max-400-mb-s">
<h6>1.1.2.8.3.5. HS-400 Mode (200 MHz, 8-bit)  Theoretical Max: 400 MB/s<a class="headerlink" href="#hs-400-mode-200-mhz-8-bit-theoretical-max-400-mb-s" title="Permalink to this headline">¶</a></h6>
<table border="1" class="docutils">
<colgroup>
<col width="28%" />
<col width="38%" />
<col width="34%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Size of transfer (KB)</td>
<td>RAW Write Throughput (MB/s)</td>
<td>RAW Read Throughput (MB/s)</td>
</tr>
<tr class="row-even"><td>256</td>
<td>36.2206</td>
<td>84.0709</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>47.7269</td>
<td>130.8260</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>51.6706</td>
<td>184.4708</td>
</tr>
<tr class="row-odd"><td>2048</td>
<td>55.3375</td>
<td>203.5146</td>
</tr>
<tr class="row-even"><td>5120</td>
<td>56.7088</td>
<td>208.5778</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section" id="csl-fl-based-optimized-ospi-example">
<h4>1.1.2.9. CSL-FL based Optimized OSPI Example<a class="headerlink" href="#csl-fl-based-optimized-ospi-example" title="Permalink to this headline">¶</a></h4>
<div class="section" id="cpu-mode-test-set-up">
<h5>1.1.2.9.1. CPU Mode - Test Set-up<a class="headerlink" href="#cpu-mode-test-set-up" title="Permalink to this headline">¶</a></h5>
<ul>
<li><p class="first">Platform: J721e EVM.</p>
</li>
<li><p class="first">OS Type: Baremetal</p>
</li>
<li><p class="first">Core : R5F_0 at 1 GHz</p>
</li>
<li><p class="first">Software/Application Used: csl_ospi_flash_app</p>
</li>
<li><dl class="first docutils">
<dt>System Configuration:</dt>
<dd><ul class="first last simple">
<li>RCLK 133/166 MHz</li>
<li>Cache ON,</li>
<li>Buffer &amp; Critical Fxn&#8217;s in TCMB,</li>
<li>DMA Disabled,</li>
<li>Interrupts OFF.</li>
</ul>
</dd>
</dl>
</li>
<li><dl class="first docutils">
<dt>Theoretical Max Throughput:</dt>
<dd><ul class="first last simple">
<li>133 MHz :- 253.67 MB/s</li>
<li>166 MHz :- 316.62 MB/s</li>
</ul>
</dd>
</dl>
</li>
</ul>
</div>
<div class="section" id="dac-mode-ospi-read-performance-dual-data-rate-octal-mode">
<h5>1.1.2.9.2. DAC Mode OSPI Read Performance (Dual Data Rate - Octal Mode)<a class="headerlink" href="#dac-mode-ospi-read-performance-dual-data-rate-octal-mode" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="32%" />
<col width="24%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">OSPI RCLK</th>
<th class="head">Size of transfer (B)</th>
<th class="head">Read Time (ns)</th>
<th class="head">Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="7">133 MHz</td>
<td>16</td>
<td>815</td>
<td>19.6</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>1445</td>
<td>22.1</td>
</tr>
<tr class="row-even"><td>64</td>
<td>2700</td>
<td>23.7</td>
</tr>
<tr class="row-odd"><td>128</td>
<td>5225</td>
<td>24.5</td>
</tr>
<tr class="row-even"><td>256</td>
<td>10265</td>
<td>24.9</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>20360</td>
<td>25.1</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>40510</td>
<td>25.3</td>
</tr>
<tr class="row-odd"><td rowspan="7">166 MHz</td>
<td>16</td>
<td>945</td>
<td>16.9</td>
</tr>
<tr class="row-even"><td>32</td>
<td>2330</td>
<td>13.7</td>
</tr>
<tr class="row-odd"><td>64</td>
<td>4580</td>
<td>14.0</td>
</tr>
<tr class="row-even"><td>128</td>
<td>9105</td>
<td>14.1</td>
</tr>
<tr class="row-odd"><td>256</td>
<td>18145</td>
<td>14.1</td>
</tr>
<tr class="row-even"><td>512</td>
<td>36185</td>
<td>14.1</td>
</tr>
<tr class="row-odd"><td>1024</td>
<td>72295</td>
<td>14.2</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="dma-mode-test-set-up">
<h5>1.1.2.9.3. DMA Mode - Test Set-up<a class="headerlink" href="#dma-mode-test-set-up" title="Permalink to this headline">¶</a></h5>
<ul>
<li><p class="first">Platform: J721e EVM.</p>
</li>
<li><p class="first">OS Type: Baremetal</p>
</li>
<li><p class="first">Core : R5F_0 at 1 GHz</p>
</li>
<li><p class="first">Software/Application Used: udma_baremetal_ospi_flash_testapp</p>
</li>
<li><dl class="first docutils">
<dt>System Configuration:</dt>
<dd><ul class="first last simple">
<li>RCLK 133/166 MHz</li>
<li>Cache ON,</li>
<li>Buffer &amp; Critical Fxn&#8217;s in TCMB,</li>
<li>DMA Enabled - SW Trigger mode,</li>
<li>Interrupts OFF.</li>
</ul>
</dd>
</dl>
</li>
<li><dl class="first docutils">
<dt>Theoretical Max Throughput:</dt>
<dd><ul class="first last simple">
<li>133 MHz :- 253.67 MB/s</li>
<li>166 MHz :- 316.62 MB/s</li>
</ul>
</dd>
</dl>
</li>
</ul>
</div>
<div class="section" id="dac-dma-mode-ospi-read-performance-dual-data-rate-octal-mode">
<h5>1.1.2.9.4. DAC DMA Mode OSPI Read Performance (Dual Data Rate - Octal Mode)<a class="headerlink" href="#dac-dma-mode-ospi-read-performance-dual-data-rate-octal-mode" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="32%" />
<col width="24%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">OSPI RCLK</th>
<th class="head">Size of transfer (B)</th>
<th class="head">Read Time (ns)</th>
<th class="head">Throughput (MB/s)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="7">133 MHz</td>
<td>16</td>
<td>800</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>805</td>
<td>39.8</td>
</tr>
<tr class="row-even"><td>64</td>
<td>970</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>128</td>
<td>1315</td>
<td>97.3</td>
</tr>
<tr class="row-even"><td>256</td>
<td>1955</td>
<td>130.9</td>
</tr>
<tr class="row-odd"><td>512</td>
<td>3120</td>
<td>164.1</td>
</tr>
<tr class="row-even"><td>1024</td>
<td>5450</td>
<td>187.9</td>
</tr>
<tr class="row-odd"><td rowspan="7">166 MHz</td>
<td>16</td>
<td>675</td>
<td>23.7</td>
</tr>
<tr class="row-even"><td>32</td>
<td>805</td>
<td>39.8</td>
</tr>
<tr class="row-odd"><td>64</td>
<td>850</td>
<td>75.3</td>
</tr>
<tr class="row-even"><td>128</td>
<td>1180</td>
<td>108.5</td>
</tr>
<tr class="row-odd"><td>256</td>
<td>1685</td>
<td>151.9</td>
</tr>
<tr class="row-even"><td>512</td>
<td>2730</td>
<td>187.5</td>
</tr>
<tr class="row-odd"><td>1024</td>
<td>4670</td>
<td>219.3</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="sbl-ospi-boot-performance-app">
<h4>1.1.2.10. SBL OSPI Boot Performance App<a class="headerlink" href="#sbl-ospi-boot-performance-app" title="Permalink to this headline">¶</a></h4>
<div class="section" id="id3">
<h5>1.1.2.10.1. Test Set-up<a class="headerlink" href="#id3" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Platform: J721e EVM.</li>
<li>OS Type: Baremetal</li>
<li>Core : R5F_0 at 1 GHz</li>
<li>Software/Application Used: sbl_cust_img (with custom flags) and sbl_boot_perf_test appimage</li>
<li>Please note that these performance numbers were from 8.2 release.</li>
</ul>
</div>
<div class="section" id="gp-evm-performance">
<h5>1.1.2.10.2. GP EVM Performance<a class="headerlink" href="#gp-evm-performance" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="79%" />
<col width="21%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>SBL Boot Time Breakdown</td>
<td>Time (ms)</td>
</tr>
<tr class="row-even"><td>MCU_PORZ_OUT to MCU_RESETSTATz</td>
<td>0.63</td>
</tr>
<tr class="row-odd"><td>ROM : init + SBL load from OSPI</td>
<td>12.00</td>
</tr>
<tr class="row-even"><td>SBL : SBL_SciClientInit: ReadSysfwImage</td>
<td>6.116</td>
</tr>
<tr class="row-odd"><td>Load/Start SYSFW</td>
<td>4.022</td>
</tr>
<tr class="row-even"><td>Sciclient_init</td>
<td>3.166</td>
</tr>
<tr class="row-odd"><td>Board Config</td>
<td>2.010</td>
</tr>
<tr class="row-even"><td>PM Config</td>
<td>0.133</td>
</tr>
<tr class="row-odd"><td>Security Config</td>
<td>0.605</td>
</tr>
<tr class="row-even"><td>RM Config</td>
<td>0.762</td>
</tr>
<tr class="row-odd"><td>SBL : Board_init (PINMUX)</td>
<td>2.826</td>
</tr>
<tr class="row-even"><td>SBL: SoC Late-Init</td>
<td><ul class="first last simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>SBL : Board_init (PLL)</td>
<td>1.545</td>
</tr>
<tr class="row-even"><td>SBL: Board_init (CLOCKS)</td>
<td>1.055</td>
</tr>
<tr class="row-odd"><td>SBL: OSPI init</td>
<td>0.129</td>
</tr>
<tr class="row-even"><td>SBL: sbl_misc</td>
<td>0.041</td>
</tr>
<tr class="row-odd"><td>SBL: App copy to MCU SRAM &amp; Jump to App</td>
<td>3.90</td>
</tr>
<tr class="row-even"><td>MCUSW: CAN response</td>
<td>1.00</td>
</tr>
<tr class="row-odd"><td>TOTAL time</td>
<td>46.858</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="ospi-memory-configuration-benchmarking">
<h4>1.1.2.11. OSPI Memory Configuration Benchmarking<a class="headerlink" href="#ospi-memory-configuration-benchmarking" title="Permalink to this headline">¶</a></h4>
<ul class="simple">
<li>These numbers were collected from the memory_benchmarking_app demo which provides a means of measuring the performance of a realistic application where the text of the application is sitting in various memory locations and the data is sitting in On-Chip-Memory RAM (referred to as OCM, OCMC or OCMRAM).</li>
<li>The application executes 10 different configurations of the same text varying by data vs. instruction cache intensity. Each test calls 16 separate functions 500 total times in random order.</li>
<li>The most instruction intensive example achieves a instruction cache miss rate (ICM/sec) of ~3-4 million per second when run entirely from OCMRAM. This is a rate that we have similarly seen in real-world customer examples.</li>
<li>More data instensive tests have more repetitive code, achieving much lower ICM rates</li>
<li>When &#8220;Multicore&#8221; Configuration is used, it is defined as the execution of the same AUTOSAR application executed simultaneously by means of a synchronization delay on MCU Core 0 (mcu1_0) and MAIN Core 0 (mcu2_0)</li>
<li>The Memcpy size is just a knob to make the synthetic benchmark application more data or instruction centric with no additional significance. (small memcpy size is more instruction centric with more ICM rate and vice versa)</li>
</ul>
</div>
<div class="section" id="supported-configurations">
<h4>1.1.2.12. Supported Configurations<a class="headerlink" href="#supported-configurations" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="28%" />
<col width="12%" />
<col width="61%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Core</th>
<th class="head">SOC</th>
<th class="head">Supported Memory Configurations (MEM_CONF)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>mcu1_0</td>
<td>j721e</td>
<td>ocmc msmc ddr xip</td>
</tr>
<tr class="row-odd"><td>mcu2_0</td>
<td>j721e</td>
<td>ocmc msmc ddr xip</td>
</tr>
<tr class="row-even"><td>mcu1_0 + mcu2_0</td>
<td>j721e</td>
<td>ddr xip</td>
</tr>
</tbody>
</table>
<div class="section" id="id4">
<h5>1.1.2.12.1. Test Set-up<a class="headerlink" href="#id4" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Platform: J721e EVM.</li>
<li>OS Type: FreeRTOS</li>
<li>Core – MCU Domain R5_0 (MCU1_0) &amp; Main Domain R5_0 (MCU2_0)</li>
<li>Software/Application Used: sbl_ospi_img and [MEM_CONF]_memory_benchmarking_app_freertos appimage</li>
</ul>
</div>
<div class="section" id="mcu-domain-single-core-execution">
<h5>1.1.2.12.2. MCU Domain Single Core Execution<a class="headerlink" href="#mcu-domain-single-core-execution" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Cache miss rate of 3M/sec is at memcpy size ~500 bytes.</li>
</ul>
<table border="1" class="docutils">
<colgroup>
<col width="14%" />
<col width="38%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Memcpy Size</th>
<th class="head">&nbsp;</th>
<th class="head">0</th>
<th class="head">50</th>
<th class="head">500</th>
<th class="head">1000</th>
<th class="head">2048</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="2">OCMC</td>
<td>OCMC Baseline Execution Time (us)</td>
<td>4663</td>
<td>4919</td>
<td>7765</td>
<td>9845</td>
<td>19864</td>
</tr>
<tr class="row-odd"><td>ICM/sec</td>
<td>3795200</td>
<td>3562720</td>
<td>2205920</td>
<td>1770850</td>
<td>902990</td>
</tr>
<tr class="row-even"><td rowspan="2">DDR</td>
<td>DDR execution time (us)</td>
<td>8305</td>
<td>8543</td>
<td>10994</td>
<td>12880</td>
<td>22851</td>
</tr>
<tr class="row-odd"><td>DDR / OCMC Baseline</td>
<td>1.781</td>
<td>1.737</td>
<td>1.416</td>
<td>1.308</td>
<td>1.150</td>
</tr>
<tr class="row-even"><td rowspan="2">MSMC</td>
<td>MSMC execution time (us)</td>
<td>6355</td>
<td>6719</td>
<td>9069</td>
<td>11136</td>
<td>20434</td>
</tr>
<tr class="row-odd"><td>MSMC / OCMC Baseline</td>
<td>1.363</td>
<td>1.366</td>
<td>1.168</td>
<td>1.131</td>
<td>1.029</td>
</tr>
<tr class="row-even"><td rowspan="4">XIP</td>
<td>XIP 133 MHz execution time (us)</td>
<td>18408</td>
<td>18664</td>
<td>21562</td>
<td>24082</td>
<td>38343</td>
</tr>
<tr class="row-odd"><td>XIP 133 MHz / OCMC Baseline</td>
<td>3.948</td>
<td>3.794</td>
<td>2.777</td>
<td>2.446</td>
<td>1.93</td>
</tr>
<tr class="row-even"><td>XIP 166 MHz execution time (us)</td>
<td>14838</td>
<td>15245</td>
<td>17973</td>
<td>20372</td>
<td>33936</td>
</tr>
<tr class="row-odd"><td>XIP 166 MHz / OCMC Baseline</td>
<td>3.182</td>
<td>3.099</td>
<td>2.315</td>
<td>2.069</td>
<td>1.708</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="main-domain-single-core-execution">
<h5>1.1.2.12.3. MAIN Domain Single Core Execution<a class="headerlink" href="#main-domain-single-core-execution" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Cache miss rate of 3M/sec is at memcpy size of ~0 bytes.</li>
</ul>
<table border="1" class="docutils">
<colgroup>
<col width="14%" />
<col width="38%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="9%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Memcpy Size</th>
<th class="head">&nbsp;</th>
<th class="head">0</th>
<th class="head">50</th>
<th class="head">500</th>
<th class="head">1000</th>
<th class="head">2048</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="2">OCMC</td>
<td>OCMC Baseline Execution Time (us)</td>
<td>6036</td>
<td>6312</td>
<td>10037</td>
<td>12069</td>
<td>26220</td>
</tr>
<tr class="row-odd"><td>ICM/sec</td>
<td>3107020</td>
<td>2983680</td>
<td>1798050</td>
<td>1503850</td>
<td>718611</td>
</tr>
<tr class="row-even"><td rowspan="2">DDR</td>
<td>DDR execution time (us)</td>
<td>9242</td>
<td>9546</td>
<td>13132</td>
<td>15586</td>
<td>30625</td>
</tr>
<tr class="row-odd"><td>DDR / OCMC Baseline</td>
<td>1.531</td>
<td>1.512</td>
<td>1.308</td>
<td>1.291</td>
<td>1.168</td>
</tr>
<tr class="row-even"><td rowspan="2">MSMC</td>
<td>MSMC execution time (us)</td>
<td>7640</td>
<td>7805</td>
<td>11385</td>
<td>13806</td>
<td>28436</td>
</tr>
<tr class="row-odd"><td>MSMC / OCMC Baseline</td>
<td>1.266</td>
<td>1.237</td>
<td>1.134</td>
<td>1.133</td>
<td>1.085</td>
</tr>
<tr class="row-even"><td rowspan="4">XIP</td>
<td>XIP 133 MHz execution time (us)</td>
<td>17515</td>
<td>17979</td>
<td>21713</td>
<td>24437</td>
<td>41887</td>
</tr>
<tr class="row-odd"><td>XIP 133 MHz / OCMC Baseline</td>
<td>2.902</td>
<td>2.848</td>
<td>2.163</td>
<td>2.025</td>
<td>1.598</td>
</tr>
<tr class="row-even"><td>XIP 166 MHz execution time (us)</td>
<td>16024</td>
<td>16291</td>
<td>21090</td>
<td>23278</td>
<td>40347</td>
</tr>
<tr class="row-odd"><td>XIP 166 MHz / OCMC Baseline</td>
<td>2.655</td>
<td>2.581</td>
<td>2.101</td>
<td>1.929</td>
<td>1.539</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="mcu-domain-multi-core-execution">
<h5>1.1.2.12.4. MCU Domain Multi-Core Execution<a class="headerlink" href="#mcu-domain-multi-core-execution" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Cache miss rate of 3M/sec is at memcpy size ~500 bytes.</li>
</ul>
<table border="1" class="docutils">
<colgroup>
<col width="14%" />
<col width="38%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Memcpy Size</th>
<th class="head">&nbsp;</th>
<th class="head">0</th>
<th class="head">50</th>
<th class="head">500</th>
<th class="head">1000</th>
<th class="head">2048</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="2">OCMC</td>
<td>OCMC Baseline Execution Time (us)</td>
<td>3937</td>
<td>4169</td>
<td>6895</td>
<td>8982</td>
<td>18906</td>
</tr>
<tr class="row-odd"><td>ICM/sec</td>
<td>3875030</td>
<td>3635160</td>
<td>2111960</td>
<td>1641280</td>
<td>798000</td>
</tr>
<tr class="row-even"><td rowspan="2">DDR</td>
<td>DDR execution time (us)</td>
<td>6947</td>
<td>7115</td>
<td>9503</td>
<td>11546</td>
<td>21434</td>
</tr>
<tr class="row-odd"><td>DDR / OCMC Baseline</td>
<td>1.765</td>
<td>1.707</td>
<td>1.378</td>
<td>1.285</td>
<td>1.134</td>
</tr>
<tr class="row-even"><td rowspan="4">XIP</td>
<td>XIP 133 MHz execution time (us)</td>
<td>21855</td>
<td>21627</td>
<td>24340</td>
<td>27134</td>
<td>40861</td>
</tr>
<tr class="row-odd"><td>XIP 133 MHz / OCMC Baseline</td>
<td>5.551</td>
<td>5.188</td>
<td>3.53</td>
<td>3.021</td>
<td>2.161</td>
</tr>
<tr class="row-even"><td>XIP 166 MHz execution time (us)</td>
<td>18374</td>
<td>18509</td>
<td>20716</td>
<td>23269</td>
<td>35770</td>
</tr>
<tr class="row-odd"><td>XIP 166 MHz / OCMC Baseline</td>
<td>4.667</td>
<td>4.440</td>
<td>3.004</td>
<td>2.591</td>
<td>1.892</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="main-domain-multi-core-execution">
<h5>1.1.2.12.5. MAIN Domain Multi-Core Execution<a class="headerlink" href="#main-domain-multi-core-execution" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>Cache miss rate of 3M/sec is at memcpy size of ~0 bytes.</li>
</ul>
<table border="1" class="docutils">
<colgroup>
<col width="14%" />
<col width="38%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="10%" />
<col width="9%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Memcpy Size</th>
<th class="head">&nbsp;</th>
<th class="head">0</th>
<th class="head">50</th>
<th class="head">500</th>
<th class="head">1000</th>
<th class="head">2048</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="2">OCMC</td>
<td>OCMC Baseline Execution Time (us)</td>
<td>5317</td>
<td>5644</td>
<td>9109</td>
<td>11169</td>
<td>25285</td>
</tr>
<tr class="row-odd"><td>ICM/sec</td>
<td>3713750</td>
<td>3516480</td>
<td>2112740</td>
<td>1774380</td>
<td>830373</td>
</tr>
<tr class="row-even"><td rowspan="2">DDR</td>
<td>DDR execution time (us)</td>
<td>9189</td>
<td>9462</td>
<td>12350</td>
<td>15140</td>
<td>30428</td>
</tr>
<tr class="row-odd"><td>DDR / OCMC Baseline</td>
<td>1.728</td>
<td>1.676</td>
<td>1.356</td>
<td>1.356</td>
<td>1.203</td>
</tr>
<tr class="row-even"><td rowspan="4">XIP</td>
<td>XIP 133 MHz execution time (us)</td>
<td>26740</td>
<td>27046</td>
<td>30984</td>
<td>33206</td>
<td>51039</td>
</tr>
<tr class="row-odd"><td>XIP 133 MHz / OCMC Baseline</td>
<td>5.029</td>
<td>4.792</td>
<td>3.401</td>
<td>2.973</td>
<td>2.019</td>
</tr>
<tr class="row-even"><td>XIP 166 MHz execution time (us)</td>
<td>22835</td>
<td>23164</td>
<td>26311</td>
<td>28894</td>
<td>45654</td>
</tr>
<tr class="row-odd"><td>XIP 166 MHz / OCMC Baseline</td>
<td>4.295</td>
<td>4.104</td>
<td>2.888</td>
<td>2.587</td>
<td>1.806</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="extra-ocmc-baseline-details-mcu-domain">
<h5>1.1.2.12.6. Extra OCMC Baseline Details - MCU Domain<a class="headerlink" href="#extra-ocmc-baseline-details-mcu-domain" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>View ICM/sec row to see that cache miss rate of 3M/sec is at memcpy size of ~500 bytes.</li>
</ul>
<table border="1" class="docutils">
<colgroup>
<col width="15%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Mem Cpy Size</th>
<th class="head">0</th>
<th class="head">50</th>
<th class="head">100</th>
<th class="head">200</th>
<th class="head">500</th>
<th class="head">750</th>
<th class="head">1000</th>
<th class="head">1250</th>
<th class="head">1500</th>
<th class="head">2048</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Start Time in Usec</td>
<td>54039</td>
<td>333046</td>
<td>614046</td>
<td>897045</td>
<td>1180042</td>
<td>1466038</td>
<td>1753039</td>
<td>2042038</td>
<td>2335036</td>
<td>2630038</td>
</tr>
<tr class="row-odd"><td>Exec Time in Usec</td>
<td>4663</td>
<td>4919</td>
<td>5149</td>
<td>5711</td>
<td>7765</td>
<td>8924</td>
<td>9845</td>
<td>12219</td>
<td>14816</td>
<td>19864</td>
</tr>
<tr class="row-even"><td>Task Calls</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
</tr>
<tr class="row-odd"><td>Inst Cache Miss</td>
<td>17697</td>
<td>17525</td>
<td>17629</td>
<td>18069</td>
<td>17129</td>
<td>17586</td>
<td>17434</td>
<td>17887</td>
<td>18072</td>
<td>17937</td>
</tr>
<tr class="row-even"><td>Inst Cache Acc</td>
<td>1037352</td>
<td>1144030</td>
<td>1241053</td>
<td>1444733</td>
<td>2046048</td>
<td>2560479</td>
<td>3057361</td>
<td>3588774</td>
<td>4100627</td>
<td>5247423</td>
</tr>
<tr class="row-odd"><td>Num Instr Exec</td>
<td>1289635</td>
<td>1466490</td>
<td>1639789</td>
<td>1992303</td>
<td>3028824</td>
<td>3918782</td>
<td>4785630</td>
<td>5674469</td>
<td>6537458</td>
<td>8458758</td>
</tr>
<tr class="row-even"><td>ICM/sec</td>
<td>3795196</td>
<td>3562715</td>
<td>3423771</td>
<td>3163894</td>
<td>2205924</td>
<td>1970640</td>
<td>1770848</td>
<td>1463867</td>
<td>1219762</td>
<td>902990</td>
</tr>
<tr class="row-odd"><td>INST/sec</td>
<td>276567660</td>
<td>298127668</td>
<td>318467469</td>
<td>348853615</td>
<td>390061043</td>
<td>439128417</td>
<td>486097511</td>
<td>464397168</td>
<td>441243115</td>
<td>425833568</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="extra-ocmc-baseline-details-main-domain">
<h5>1.1.2.12.7. Extra OCMC Baseline Details - MAIN Domain<a class="headerlink" href="#extra-ocmc-baseline-details-main-domain" title="Permalink to this headline">¶</a></h5>
<ul class="simple">
<li>View ICM/sec row to see that cache miss rate of 3M/sec is at memcpy size of ~0 bytes.</li>
</ul>
<table border="1" class="docutils">
<colgroup>
<col width="15%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Mem Cpy Size</th>
<th class="head">0</th>
<th class="head">50</th>
<th class="head">100</th>
<th class="head">200</th>
<th class="head">500</th>
<th class="head">750</th>
<th class="head">1000</th>
<th class="head">1250</th>
<th class="head">1500</th>
<th class="head">2048</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Start Time in Usec</td>
<td>53044</td>
<td>332050</td>
<td>614048</td>
<td>897048</td>
<td>1181047</td>
<td>1470045</td>
<td>1760044</td>
<td>2052045</td>
<td>2347043</td>
<td>2645045</td>
</tr>
<tr class="row-odd"><td>Exec Time in Usec</td>
<td>6036</td>
<td>6312</td>
<td>6758</td>
<td>7534</td>
<td>10037</td>
<td>11197</td>
<td>12069</td>
<td>15613</td>
<td>19311</td>
<td>26220</td>
</tr>
<tr class="row-even"><td>Task Calls</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
</tr>
<tr class="row-odd"><td>Inst Cache Miss</td>
<td>18754</td>
<td>18833</td>
<td>18473</td>
<td>19525</td>
<td>18047</td>
<td>18554</td>
<td>18150</td>
<td>19296</td>
<td>19015</td>
<td>18842</td>
</tr>
<tr class="row-even"><td>Inst Cache Acc</td>
<td>997171</td>
<td>1100220</td>
<td>1203451</td>
<td>1404605</td>
<td>2007865</td>
<td>2520578</td>
<td>3016345</td>
<td>3547178</td>
<td>4059553</td>
<td>5202267</td>
</tr>
<tr class="row-odd"><td>Num Instr Exec</td>
<td>1291289</td>
<td>1465254</td>
<td>1641057</td>
<td>1992809</td>
<td>3029927</td>
<td>3918807</td>
<td>4786278</td>
<td>5675441</td>
<td>6538372</td>
<td>8460201</td>
</tr>
<tr class="row-even"><td>ICM/sec</td>
<td>3107024</td>
<td>2983681</td>
<td>2733501</td>
<td>2591584</td>
<td>1798047</td>
<td>1657050</td>
<td>1503852</td>
<td>1235893</td>
<td>984671</td>
<td>718611</td>
</tr>
<tr class="row-odd"><td>INST/sec</td>
<td>213931245</td>
<td>232137832</td>
<td>242831754</td>
<td>264508760</td>
<td>301875759</td>
<td>349987228</td>
<td>396576186</td>
<td>363507397</td>
<td>338582776</td>
<td>322662128</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
      
        <a href="index_jacinto.html" class="btn btn-neutral" title="Platform Development Kit (PDK) - J721E Datasheet" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'./',
            VERSION:'08_06_01',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="_static/jquery.js"></script>
      <script type="text/javascript" src="_static/underscore.js"></script>
      <script type="text/javascript" src="_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });
      });
  </script>
   

</body>
</html>