
Controlador_Temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d9c  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08010ff0  08010ff0  00011ff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080114bc  080114bc  000131d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080114bc  080114bc  000124bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080114c4  080114c4  000131d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080114c4  080114c4  000124c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080114c8  080114c8  000124c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080114cc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  200001d4  080116a0  000131d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000564  080116a0  00013564  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000131d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b237  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034f4  00000000  00000000  0002e441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b8  00000000  00000000  00031938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ba  00000000  00000000  00032ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036181  00000000  00000000  00033faa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e236  00000000  00000000  0006a12b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00157740  00000000  00000000  00088361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dfaa1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000718c  00000000  00000000  001dfae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a3  00000000  00000000  001e6c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08010fd4 	.word	0x08010fd4

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08010fd4 	.word	0x08010fd4

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9e6 	b.w	800108c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	4688      	mov	r8, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	468e      	mov	lr, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d95f      	bls.n	8000e1a <__udivmoddi4+0xd6>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b4      	lsls	r4, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	0c23      	lsrs	r3, r4, #16
 8000d7e:	fbbe f1f8 	udiv	r1, lr, r8
 8000d82:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d86:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x5e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x5c>
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	f200 8154 	bhi.w	8001048 <__udivmoddi4+0x304>
 8000da0:	4601      	mov	r1, r0
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b2a2      	uxth	r2, r4
 8000da6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000daa:	fb08 3310 	mls	r3, r8, r0, r3
 8000dae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000db2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db6:	4594      	cmp	ip, r2
 8000db8:	d90b      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc0:	bf2c      	ite	cs
 8000dc2:	2401      	movcs	r4, #1
 8000dc4:	2400      	movcc	r4, #0
 8000dc6:	4594      	cmp	ip, r2
 8000dc8:	d902      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	f000 813f 	beq.w	800104e <__udivmoddi4+0x30a>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba2 020c 	sub.w	r2, r2, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c5 2300 	strd	r2, r3, [r5]
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d14e      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e02:	4543      	cmp	r3, r8
 8000e04:	f0c0 8112 	bcc.w	800102c <__udivmoddi4+0x2e8>
 8000e08:	4282      	cmp	r2, r0
 8000e0a:	f240 810f 	bls.w	800102c <__udivmoddi4+0x2e8>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d0e8      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e14:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e18:	e7e5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	f000 80ac 	beq.w	8000f78 <__udivmoddi4+0x234>
 8000e20:	fab2 f682 	clz	r6, r2
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	f040 80bb 	bne.w	8000fa0 <__udivmoddi4+0x25c>
 8000e2a:	1a8b      	subs	r3, r1, r2
 8000e2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e30:	b2bc      	uxth	r4, r7
 8000e32:	2101      	movs	r1, #1
 8000e34:	0c02      	lsrs	r2, r0, #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e40:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e44:	fb04 f20c 	mul.w	r2, r4, ip
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d90e      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80ec 	beq.w	8001040 <__udivmoddi4+0x2fc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	fb04 f408 	mul.w	r4, r4, r8
 8000e78:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e7c:	4294      	cmp	r4, r2
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x154>
 8000e80:	18ba      	adds	r2, r7, r2
 8000e82:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e86:	bf2c      	ite	cs
 8000e88:	2001      	movcs	r0, #1
 8000e8a:	2000      	movcc	r0, #0
 8000e8c:	4294      	cmp	r4, r2
 8000e8e:	d902      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f000 80d1 	beq.w	8001038 <__udivmoddi4+0x2f4>
 8000e96:	4698      	mov	r8, r3
 8000e98:	1b12      	subs	r2, r2, r4
 8000e9a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa08 f401 	lsl.w	r4, r8, r1
 8000eaa:	fa00 f901 	lsl.w	r9, r0, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	fa20 f306 	lsr.w	r3, r0, r6
 8000ebe:	0c38      	lsrs	r0, r7, #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	fbb8 fef0 	udiv	lr, r8, r0
 8000ecc:	fb00 881e 	mls	r8, r0, lr, r8
 8000ed0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed4:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d90e      	bls.n	8000efa <__udivmoddi4+0x1b6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ee2:	bf2c      	ite	cs
 8000ee4:	f04f 0b01 	movcs.w	fp, #1
 8000ee8:	f04f 0b00 	movcc.w	fp, #0
 8000eec:	45a0      	cmp	r8, r4
 8000eee:	d903      	bls.n	8000ef8 <__udivmoddi4+0x1b4>
 8000ef0:	f1bb 0f00 	cmp.w	fp, #0
 8000ef4:	f000 80b8 	beq.w	8001068 <__udivmoddi4+0x324>
 8000ef8:	46d6      	mov	lr, sl
 8000efa:	eba4 0408 	sub.w	r4, r4, r8
 8000efe:	fa1f f883 	uxth.w	r8, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d90e      	bls.n	8000f34 <__udivmoddi4+0x1f0>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	bf2c      	ite	cs
 8000f1e:	f04f 0801 	movcs.w	r8, #1
 8000f22:	f04f 0800 	movcc.w	r8, #0
 8000f26:	45a4      	cmp	ip, r4
 8000f28:	d903      	bls.n	8000f32 <__udivmoddi4+0x1ee>
 8000f2a:	f1b8 0f00 	cmp.w	r8, #0
 8000f2e:	f000 809f 	beq.w	8001070 <__udivmoddi4+0x32c>
 8000f32:	4603      	mov	r3, r0
 8000f34:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f40:	4564      	cmp	r4, ip
 8000f42:	4673      	mov	r3, lr
 8000f44:	46e0      	mov	r8, ip
 8000f46:	d302      	bcc.n	8000f4e <__udivmoddi4+0x20a>
 8000f48:	d107      	bne.n	8000f5a <__udivmoddi4+0x216>
 8000f4a:	45f1      	cmp	r9, lr
 8000f4c:	d205      	bcs.n	8000f5a <__udivmoddi4+0x216>
 8000f4e:	ebbe 0302 	subs.w	r3, lr, r2
 8000f52:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	46e0      	mov	r8, ip
 8000f5a:	b15d      	cbz	r5, 8000f74 <__udivmoddi4+0x230>
 8000f5c:	ebb9 0203 	subs.w	r2, r9, r3
 8000f60:	eb64 0408 	sbc.w	r4, r4, r8
 8000f64:	fa04 f606 	lsl.w	r6, r4, r6
 8000f68:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e736      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7c:	0c01      	lsrs	r1, r0, #16
 8000f7e:	4614      	mov	r4, r2
 8000f80:	b280      	uxth	r0, r0
 8000f82:	4696      	mov	lr, r2
 8000f84:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f88:	2620      	movs	r6, #32
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f90:	4610      	mov	r0, r2
 8000f92:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f96:	eba3 0308 	sub.w	r3, r3, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e74b      	b.n	8000e38 <__udivmoddi4+0xf4>
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	f1c6 0320 	rsb	r3, r6, #32
 8000fa6:	fa01 f206 	lsl.w	r2, r1, r6
 8000faa:	fa21 f803 	lsr.w	r8, r1, r3
 8000fae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fb2:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb6:	b2bc      	uxth	r4, r7
 8000fb8:	40b0      	lsls	r0, r6
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	0c02      	lsrs	r2, r0, #16
 8000fbe:	0c19      	lsrs	r1, r3, #16
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc6:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fce:	fb09 f804 	mul.w	r8, r9, r4
 8000fd2:	4588      	cmp	r8, r1
 8000fd4:	d951      	bls.n	800107a <__udivmoddi4+0x336>
 8000fd6:	1879      	adds	r1, r7, r1
 8000fd8:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fdc:	bf2c      	ite	cs
 8000fde:	f04f 0a01 	movcs.w	sl, #1
 8000fe2:	f04f 0a00 	movcc.w	sl, #0
 8000fe6:	4588      	cmp	r8, r1
 8000fe8:	d902      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d031      	beq.n	8001054 <__udivmoddi4+0x310>
 8000ff0:	eba1 0108 	sub.w	r1, r1, r8
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	fb0e 1119 	mls	r1, lr, r9, r1
 8001000:	b29b      	uxth	r3, r3
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	4543      	cmp	r3, r8
 8001008:	d235      	bcs.n	8001076 <__udivmoddi4+0x332>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001010:	bf2c      	ite	cs
 8001012:	f04f 0a01 	movcs.w	sl, #1
 8001016:	f04f 0a00 	movcc.w	sl, #0
 800101a:	4543      	cmp	r3, r8
 800101c:	d2bb      	bcs.n	8000f96 <__udivmoddi4+0x252>
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	d1b8      	bne.n	8000f96 <__udivmoddi4+0x252>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443b      	add	r3, r7
 800102a:	e7b4      	b.n	8000f96 <__udivmoddi4+0x252>
 800102c:	1a84      	subs	r4, r0, r2
 800102e:	eb68 0203 	sbc.w	r2, r8, r3
 8001032:	2001      	movs	r0, #1
 8001034:	4696      	mov	lr, r2
 8001036:	e6eb      	b.n	8000e10 <__udivmoddi4+0xcc>
 8001038:	443a      	add	r2, r7
 800103a:	f1a8 0802 	sub.w	r8, r8, #2
 800103e:	e72b      	b.n	8000e98 <__udivmoddi4+0x154>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e710      	b.n	8000e6a <__udivmoddi4+0x126>
 8001048:	3902      	subs	r1, #2
 800104a:	443b      	add	r3, r7
 800104c:	e6a9      	b.n	8000da2 <__udivmoddi4+0x5e>
 800104e:	443a      	add	r2, r7
 8001050:	3802      	subs	r0, #2
 8001052:	e6be      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8001054:	eba7 0808 	sub.w	r8, r7, r8
 8001058:	f1a9 0c02 	sub.w	ip, r9, #2
 800105c:	4441      	add	r1, r8
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	e7c9      	b.n	8000ffc <__udivmoddi4+0x2b8>
 8001068:	f1ae 0e02 	sub.w	lr, lr, #2
 800106c:	443c      	add	r4, r7
 800106e:	e744      	b.n	8000efa <__udivmoddi4+0x1b6>
 8001070:	3b02      	subs	r3, #2
 8001072:	443c      	add	r4, r7
 8001074:	e75e      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8001076:	4649      	mov	r1, r9
 8001078:	e78d      	b.n	8000f96 <__udivmoddi4+0x252>
 800107a:	eba1 0108 	sub.w	r1, r1, r8
 800107e:	46cc      	mov	ip, r9
 8001080:	fbb1 f9fe 	udiv	r9, r1, lr
 8001084:	fb09 f804 	mul.w	r8, r9, r4
 8001088:	e7b8      	b.n	8000ffc <__udivmoddi4+0x2b8>
 800108a:	bf00      	nop

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2220      	movs	r2, #32
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f00c fba0 	bl	800d7e2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001154 <MX_ADC1_Init+0xc4>)
 80010a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010a8:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010bc:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c2:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010c4:	2204      	movs	r2, #4
 80010c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80010f6:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010fc:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800110a:	4811      	ldr	r0, [pc, #68]	@ (8001150 <MX_ADC1_Init+0xc0>)
 800110c:	f001 f9ea 	bl	80024e4 <HAL_ADC_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001116:	f000 f987 	bl	8001428 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0xc8>)
 800111c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111e:	2306      	movs	r3, #6
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001126:	237f      	movs	r3, #127	@ 0x7f
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112a:	2304      	movs	r3, #4
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	4806      	ldr	r0, [pc, #24]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001138:	f001 fb28 	bl	800278c <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001142:	f000 f971 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200001f0 	.word	0x200001f0
 8001154:	42028000 	.word	0x42028000
 8001158:	0c900008 	.word	0x0c900008

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0cc      	sub	sp, #304	@ 0x130
 8001160:	af00      	add	r7, sp, #0
 8001162:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001166:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800116a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800117c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001180:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001184:	4618      	mov	r0, r3
 8001186:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800118a:	461a      	mov	r2, r3
 800118c:	2100      	movs	r1, #0
 800118e:	f00c fb28 	bl	800d7e2 <memset>
  if(adcHandle->Instance==ADC1)
 8001192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001196:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a30      	ldr	r2, [pc, #192]	@ (8001260 <HAL_ADC_MspInit+0x104>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d157      	bne.n	8001254 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80011a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80011ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80011b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011c0:	2200      	movs	r2, #0
 80011c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 fa0c 	bl	80045e8 <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80011d6:	f000 f927 	bl	8001428 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e0:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f0:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 80011f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001202:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001206:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800120a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800121a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121e:	f003 0201 	and.w	r2, r3, #1
 8001222:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001226:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001230:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001234:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001236:	2340      	movs	r3, #64	@ 0x40
 8001238:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <HAL_ADC_MspInit+0x10c>)
 8001250:	f002 f8e2 	bl	8003418 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001254:	bf00      	nop
 8001256:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	42028000 	.word	0x42028000
 8001264:	44020c00 	.word	0x44020c00
 8001268:	42020000 	.word	0x42020000

0800126c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001278:	4a17      	ldr	r2, [pc, #92]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001298:	f043 0308 	orr.w	r3, r3, #8
 800129c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012a0:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b4:	4a08      	ldr	r2, [pc, #32]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]

}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	44020c00 	.word	0x44020c00

080012dc <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80012e0:	f002 f9f8 	bl	80036d4 <HAL_ICACHE_Enable>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80012ea:	f000 f89d 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fa:	f000 fe15 	bl	8001f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012fe:	f000 f821 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001302:	f7ff ffb3 	bl	800126c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001306:	f7ff fec3 	bl	8001090 <MX_ADC1_Init>
  MX_ICACHE_Init();
 800130a:	f7ff ffe7 	bl	80012dc <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 800130e:	f000 fcff 	bl	8001d10 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001312:	f000 fbab 	bl	8001a6c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001316:	f000 fc03 	bl	8001b20 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  nextion_init();
 800131a:	f000 f88b 	bl	8001434 <nextion_init>
  char buffer_temperatura[20];
  PWM_Init(&htim3, TIM_CHANNEL_1);
 800131e:	2100      	movs	r1, #0
 8001320:	4805      	ldr	r0, [pc, #20]	@ (8001338 <main+0x44>)
 8001322:	f000 f9e7 	bl	80016f4 <PWM_Init>
  PWM_Init(&htim4, TIM_CHANNEL_1);
 8001326:	2100      	movs	r1, #0
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <main+0x48>)
 800132a:	f000 f9e3 	bl	80016f4 <PWM_Init>
	  //PWM_SetDutyCycle(duty_cicle);
	  //PWM_Resistor_SetDutyCycle(duty_cicle);

	  //nextion_get_active_page();

	  nextion_get_component_value("SP");
 800132e:	4804      	ldr	r0, [pc, #16]	@ (8001340 <main+0x4c>)
 8001330:	f000 f9ca 	bl	80016c8 <nextion_get_component_value>
 8001334:	e7fb      	b.n	800132e <main+0x3a>
 8001336:	bf00      	nop
 8001338:	200002e8 	.word	0x200002e8
 800133c:	20000334 	.word	0x20000334
 8001340:	08010ff0 	.word	0x08010ff0

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b09c      	sub	sp, #112	@ 0x70
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0320 	add.w	r3, r7, #32
 800134e:	2250      	movs	r2, #80	@ 0x50
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f00c fa45 	bl	800d7e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	f107 0308 	add.w	r3, r7, #8
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
 8001368:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800136a:	4b2d      	ldr	r3, [pc, #180]	@ (8001420 <SystemClock_Config+0xdc>)
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	4a2c      	ldr	r2, [pc, #176]	@ (8001420 <SystemClock_Config+0xdc>)
 8001370:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001374:	6113      	str	r3, [r2, #16]
 8001376:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <SystemClock_Config+0xdc>)
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001382:	bf00      	nop
 8001384:	4b26      	ldr	r3, [pc, #152]	@ (8001420 <SystemClock_Config+0xdc>)
 8001386:	695b      	ldr	r3, [r3, #20]
 8001388:	f003 0308 	and.w	r3, r3, #8
 800138c:	2b08      	cmp	r3, #8
 800138e:	d1f9      	bne.n	8001384 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8001390:	2310      	movs	r3, #16
 8001392:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8001394:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001398:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 800139a:	2320      	movs	r3, #32
 800139c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139e:	2302      	movs	r3, #2
 80013a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80013a2:	2302      	movs	r3, #2
 80013a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013a6:	2301      	movs	r3, #1
 80013a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 80013aa:	237d      	movs	r3, #125	@ 0x7d
 80013ac:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80013ae:	2302      	movs	r3, #2
 80013b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013b2:	2302      	movs	r3, #2
 80013b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80013ba:	2308      	movs	r3, #8
 80013bc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80013be:	2300      	movs	r3, #0
 80013c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c6:	f107 0320 	add.w	r3, r7, #32
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 f992 	bl	80036f4 <HAL_RCC_OscConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80013d6:	f000 f827 	bl	8001428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013da:	231f      	movs	r3, #31
 80013dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013de:	2303      	movs	r3, #3
 80013e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	2105      	movs	r1, #5
 80013f8:	4618      	mov	r0, r3
 80013fa:	f002 fdb3 	bl	8003f64 <HAL_RCC_ClockConfig>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001404:	f000 f810 	bl	8001428 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <SystemClock_Config+0xe0>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001410:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <SystemClock_Config+0xe0>)
 8001412:	f043 0320 	orr.w	r3, r3, #32
 8001416:	6013      	str	r3, [r2, #0]
}
 8001418:	bf00      	nop
 800141a:	3770      	adds	r7, #112	@ 0x70
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	44020800 	.word	0x44020800
 8001424:	40022000 	.word	0x40022000

08001428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800142c:	b672      	cpsid	i
}
 800142e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <Error_Handler+0x8>

08001434 <nextion_init>:
nextion_ihm_t nextion_ihm;


// inicializa a interface, deve ser chamada antes do envio de comandos.
void nextion_init()
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001438:	2280      	movs	r2, #128	@ 0x80
 800143a:	490c      	ldr	r1, [pc, #48]	@ (800146c <nextion_init+0x38>)
 800143c:	480c      	ldr	r0, [pc, #48]	@ (8001470 <nextion_init+0x3c>)
 800143e:	f00b f960 	bl	800c702 <HAL_UARTEx_ReceiveToIdle_IT>
			sizeof(nextion_rx_buffer));

	nextion_ihm.active_page = -1;
 8001442:	4b0c      	ldr	r3, [pc, #48]	@ (8001474 <nextion_init+0x40>)
 8001444:	22ff      	movs	r2, #255	@ 0xff
 8001446:	701a      	strb	r2, [r3, #0]
	nextion_ihm.touch_event.component_id = -1;
 8001448:	4b0a      	ldr	r3, [pc, #40]	@ (8001474 <nextion_init+0x40>)
 800144a:	22ff      	movs	r2, #255	@ 0xff
 800144c:	709a      	strb	r2, [r3, #2]
	nextion_ihm.touch_event.event_type = -1;
 800144e:	4b09      	ldr	r3, [pc, #36]	@ (8001474 <nextion_init+0x40>)
 8001450:	22ff      	movs	r2, #255	@ 0xff
 8001452:	70da      	strb	r2, [r3, #3]
	nextion_ihm.touch_event.page_id = -1;
 8001454:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <nextion_init+0x40>)
 8001456:	22ff      	movs	r2, #255	@ 0xff
 8001458:	705a      	strb	r2, [r3, #1]

	NextionEvent.event = -1;
 800145a:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <nextion_init+0x44>)
 800145c:	22ff      	movs	r2, #255	@ 0xff
 800145e:	701a      	strb	r2, [r3, #0]
	NextionEvent.value = -1;
 8001460:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <nextion_init+0x44>)
 8001462:	f04f 32ff 	mov.w	r2, #4294967295
 8001466:	605a      	str	r2, [r3, #4]
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000258 	.word	0x20000258
 8001470:	20000380 	.word	0x20000380
 8001474:	200002d8 	.word	0x200002d8
 8001478:	200002dc 	.word	0x200002dc

0800147c <nex_send_cmd>:

// envia comandos para a ihm, coloca o terminador ff ff ff de forma automtica ao final do comando.
void nex_send_cmd(const char *cmd)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(NX_UART, (uint8_t*) cmd, strlen(cmd), HAL_MAX_DELAY);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7fe ff03 	bl	8000290 <strlen>
 800148a:	4603      	mov	r3, r0
 800148c:	b29a      	uxth	r2, r3
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	6879      	ldr	r1, [r7, #4]
 8001494:	480d      	ldr	r0, [pc, #52]	@ (80014cc <nex_send_cmd+0x50>)
 8001496:	f009 fa11 	bl	800a8bc <HAL_UART_Transmit>
	const uint8_t t[3] =
 800149a:	4a0d      	ldr	r2, [pc, #52]	@ (80014d0 <nex_send_cmd+0x54>)
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	4611      	mov	r1, r2
 80014a4:	8019      	strh	r1, [r3, #0]
 80014a6:	3302      	adds	r3, #2
 80014a8:	0c12      	lsrs	r2, r2, #16
 80014aa:	701a      	strb	r2, [r3, #0]
	{ 0xFF, 0xFF, 0xFF };
	HAL_UART_Transmit(NX_UART, t, 3, HAL_MAX_DELAY);
 80014ac:	f107 010c 	add.w	r1, r7, #12
 80014b0:	f04f 33ff 	mov.w	r3, #4294967295
 80014b4:	2203      	movs	r2, #3
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <nex_send_cmd+0x50>)
 80014b8:	f009 fa00 	bl	800a8bc <HAL_UART_Transmit>
    HAL_Delay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f000 fdf1 	bl	80020a4 <HAL_Delay>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000380 	.word	0x20000380
 80014d0:	08010ff4 	.word	0x08010ff4

080014d4 <HAL_UARTEx_RxEventCallback>:
}


// quando chegam novos dados na serial, este callback  chamado, os dados so processados, e o callback  reiniciado para permitir novas recepes
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	460b      	mov	r3, r1
 80014de:	807b      	strh	r3, [r7, #2]
	// garante que a origem foi a ihm
	if (huart->Instance == NEXTION_UART.Instance && Size > 0)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001510 <HAL_UARTEx_RxEventCallback+0x3c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d10c      	bne.n	8001506 <HAL_UARTEx_RxEventCallback+0x32>
 80014ec:	887b      	ldrh	r3, [r7, #2]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d009      	beq.n	8001506 <HAL_UARTEx_RxEventCallback+0x32>
	{
		// Processa os dados recebidos
		nextion_parse_command(nextion_rx_buffer, Size);
 80014f2:	887b      	ldrh	r3, [r7, #2]
 80014f4:	4619      	mov	r1, r3
 80014f6:	4807      	ldr	r0, [pc, #28]	@ (8001514 <HAL_UARTEx_RxEventCallback+0x40>)
 80014f8:	f000 f80e 	bl	8001518 <nextion_parse_command>

		//  IMPORTANTE: Reinicia a recepo 
		HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 80014fc:	2280      	movs	r2, #128	@ 0x80
 80014fe:	4905      	ldr	r1, [pc, #20]	@ (8001514 <HAL_UARTEx_RxEventCallback+0x40>)
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001502:	f00b f8fe 	bl	800c702 <HAL_UARTEx_ReceiveToIdle_IT>
				sizeof(nextion_rx_buffer));
	}
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000380 	.word	0x20000380
 8001514:	20000258 	.word	0x20000258

08001518 <nextion_parse_command>:

// Funo para processar comandos Nextion
void nextion_parse_command(uint8_t *data, uint16_t size)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	807b      	strh	r3, [r7, #2]
	if (size < 1)
 8001524:	887b      	ldrh	r3, [r7, #2]
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 80c5 	beq.w	80016b6 <nextion_parse_command+0x19e>
		return;

	uint8_t command = data[0]; //primeiro byte  sempre o comando
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	73fb      	strb	r3, [r7, #15]
	// consultar: https://wiki.iteadstudio.com/Nextion_Instruction_Set#page:_Refresh_page
	// para obter a lista de comandos validos

	switch (command){
 8001532:	7bfb      	ldrb	r3, [r7, #15]
 8001534:	2bf1      	cmp	r3, #241	@ 0xf1
 8001536:	f000 8098 	beq.w	800166a <nextion_parse_command+0x152>
 800153a:	2bf1      	cmp	r3, #241	@ 0xf1
 800153c:	f300 80b3 	bgt.w	80016a6 <nextion_parse_command+0x18e>
 8001540:	2bf0      	cmp	r3, #240	@ 0xf0
 8001542:	f000 8088 	beq.w	8001656 <nextion_parse_command+0x13e>
 8001546:	2bf0      	cmp	r3, #240	@ 0xf0
 8001548:	f300 80ad 	bgt.w	80016a6 <nextion_parse_command+0x18e>
 800154c:	2b56      	cmp	r3, #86	@ 0x56
 800154e:	d078      	beq.n	8001642 <nextion_parse_command+0x12a>
 8001550:	2b56      	cmp	r3, #86	@ 0x56
 8001552:	f300 80a8 	bgt.w	80016a6 <nextion_parse_command+0x18e>
 8001556:	2b55      	cmp	r3, #85	@ 0x55
 8001558:	d069      	beq.n	800162e <nextion_parse_command+0x116>
 800155a:	2b55      	cmp	r3, #85	@ 0x55
 800155c:	f300 80a3 	bgt.w	80016a6 <nextion_parse_command+0x18e>
 8001560:	2b20      	cmp	r3, #32
 8001562:	dc43      	bgt.n	80015ec <nextion_parse_command+0xd4>
 8001564:	2b04      	cmp	r3, #4
 8001566:	f2c0 809e 	blt.w	80016a6 <nextion_parse_command+0x18e>
 800156a:	3b04      	subs	r3, #4
 800156c:	2b1c      	cmp	r3, #28
 800156e:	f200 809a 	bhi.w	80016a6 <nextion_parse_command+0x18e>
 8001572:	a201      	add	r2, pc, #4	@ (adr r2, 8001578 <nextion_parse_command+0x60>)
 8001574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001578:	08001693 	.word	0x08001693
 800157c:	0800167f 	.word	0x0800167f
 8001580:	080016a7 	.word	0x080016a7
 8001584:	080016a7 	.word	0x080016a7
 8001588:	080016a7 	.word	0x080016a7
 800158c:	080016a7 	.word	0x080016a7
 8001590:	080016a7 	.word	0x080016a7
 8001594:	080016a7 	.word	0x080016a7
 8001598:	080016a7 	.word	0x080016a7
 800159c:	080016a7 	.word	0x080016a7
 80015a0:	080016a7 	.word	0x080016a7
 80015a4:	080016a7 	.word	0x080016a7
 80015a8:	080015f3 	.word	0x080015f3
 80015ac:	080016a7 	.word	0x080016a7
 80015b0:	080016a7 	.word	0x080016a7
 80015b4:	080016a7 	.word	0x080016a7
 80015b8:	080016a7 	.word	0x080016a7
 80015bc:	080016a7 	.word	0x080016a7
 80015c0:	080016a7 	.word	0x080016a7
 80015c4:	080016a7 	.word	0x080016a7
 80015c8:	080016a7 	.word	0x080016a7
 80015cc:	080016a7 	.word	0x080016a7
 80015d0:	080016a7 	.word	0x080016a7
 80015d4:	080016a7 	.word	0x080016a7
 80015d8:	080016a7 	.word	0x080016a7
 80015dc:	080016a7 	.word	0x080016a7
 80015e0:	080016a7 	.word	0x080016a7
 80015e4:	080016a7 	.word	0x080016a7
 80015e8:	08001607 	.word	0x08001607
 80015ec:	2b50      	cmp	r3, #80	@ 0x50
 80015ee:	d014      	beq.n	800161a <nextion_parse_command+0x102>
 80015f0:	e059      	b.n	80016a6 <nextion_parse_command+0x18e>

		case MSG_NEXTION_ENVIO_VALOR_SP:
		{
			NextionEvent.event = EVENT_CONFIRM_SP;
 80015f2:	4b34      	ldr	r3, [pc, #208]	@ (80016c4 <nextion_parse_command+0x1ac>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1]; 			// Byte onde se encontrar o valor do SP
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3301      	adds	r3, #1
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	4b30      	ldr	r3, [pc, #192]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001602:	605a      	str	r2, [r3, #4]

			break;
 8001604:	e058      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		case MSG_NEXTION_ENVIO_VALOR_KP:
		{
			NextionEvent.event = EVENT_CONFIRM_KP;
 8001606:	4b2f      	ldr	r3, [pc, #188]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001608:	2202      	movs	r2, #2
 800160a:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3301      	adds	r3, #1
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	461a      	mov	r2, r3
 8001614:	4b2b      	ldr	r3, [pc, #172]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001616:	605a      	str	r2, [r3, #4]

			break;
 8001618:	e04e      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		case MSG_NEXTION_ESTADO_DRIVER:
		{
			NextionEvent.event = EVENT_TOGGLE_DRIVER;
 800161a:	4b2a      	ldr	r3, [pc, #168]	@ (80016c4 <nextion_parse_command+0x1ac>)
 800161c:	2203      	movs	r2, #3
 800161e:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	3301      	adds	r3, #1
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	4b26      	ldr	r3, [pc, #152]	@ (80016c4 <nextion_parse_command+0x1ac>)
 800162a:	605a      	str	r2, [r3, #4]

			break;
 800162c:	e044      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		case MSG_NEXTION_ESTADO_HEATER:
		{
			NextionEvent.event = EVENT_TOGGLE_HEATER;
 800162e:	4b25      	ldr	r3, [pc, #148]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001630:	2204      	movs	r2, #4
 8001632:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	3301      	adds	r3, #1
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <nextion_parse_command+0x1ac>)
 800163e:	605a      	str	r2, [r3, #4]

			break;
 8001640:	e03a      	b.n	80016b8 <nextion_parse_command+0x1a0>

		}

		case MSG_NEXTION_ESTADO_FAN:
		{
			NextionEvent.event = EVENT_TOGGLE_FAN;
 8001642:	4b20      	ldr	r3, [pc, #128]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001644:	2205      	movs	r2, #5
 8001646:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3301      	adds	r3, #1
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	461a      	mov	r2, r3
 8001650:	4b1c      	ldr	r3, [pc, #112]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001652:	605a      	str	r2, [r3, #4]

			break;
 8001654:	e030      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		case MSG_NEXTION_PAGINA_MANUAL:
		{
			NextionEvent.event = EVENT_PAGE_MANUAL;
 8001656:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001658:	2208      	movs	r2, #8
 800165a:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	461a      	mov	r2, r3
 8001664:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001666:	605a      	str	r2, [r3, #4]

			break;
 8001668:	e026      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		case MSG_NEXTION_PAGINA_AUTOMATICO:
		{
			NextionEvent.event = EVENT_PAGE_AUTO;
 800166a:	4b16      	ldr	r3, [pc, #88]	@ (80016c4 <nextion_parse_command+0x1ac>)
 800166c:	2209      	movs	r2, #9
 800166e:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3301      	adds	r3, #1
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <nextion_parse_command+0x1ac>)
 800167a:	605a      	str	r2, [r3, #4]

			break;
 800167c:	e01c      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		case MSG_NEXTION_DT_HEATER:
		{
			NextionEvent.event = EVENT_CONFIRM_HEATER_VALUE;
 800167e:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001680:	2206      	movs	r2, #6
 8001682:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3301      	adds	r3, #1
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	461a      	mov	r2, r3
 800168c:	4b0d      	ldr	r3, [pc, #52]	@ (80016c4 <nextion_parse_command+0x1ac>)
 800168e:	605a      	str	r2, [r3, #4]

			break;
 8001690:	e012      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		case MSG_NEXTION_DT_FAN:
		{
			NextionEvent.event = EVENT_CONFIRM_FAN_VALUE;
 8001692:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <nextion_parse_command+0x1ac>)
 8001694:	2207      	movs	r2, #7
 8001696:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = data[1];
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3301      	adds	r3, #1
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	461a      	mov	r2, r3
 80016a0:	4b08      	ldr	r3, [pc, #32]	@ (80016c4 <nextion_parse_command+0x1ac>)
 80016a2:	605a      	str	r2, [r3, #4]

			break;
 80016a4:	e008      	b.n	80016b8 <nextion_parse_command+0x1a0>
		}

		default:
			NextionEvent.event = EVENT_NONE;
 80016a6:	4b07      	ldr	r3, [pc, #28]	@ (80016c4 <nextion_parse_command+0x1ac>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
			NextionEvent.value = -1;
 80016ac:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <nextion_parse_command+0x1ac>)
 80016ae:	f04f 32ff 	mov.w	r2, #4294967295
 80016b2:	605a      	str	r2, [r3, #4]
			return;
 80016b4:	e000      	b.n	80016b8 <nextion_parse_command+0x1a0>
		return;
 80016b6:	bf00      	nop

		event_enqueue(&FilaEventos, NextionEvent);

	}
}
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	200002dc 	.word	0x200002dc

080016c8 <nextion_get_component_value>:
    nex_send_cmd(cmd);
    snprintf(cmd, sizeof(cmd), "%s.y=%u", component_name, y);
    nex_send_cmd(cmd);
}

void nextion_get_component_value(const char *component_name){
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	@ 0x28
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

	char cmd[30];
	snprintf(cmd, sizeof(cmd), "get %s.val", component_name);
 80016d0:	f107 0008 	add.w	r0, r7, #8
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a06      	ldr	r2, [pc, #24]	@ (80016f0 <nextion_get_component_value+0x28>)
 80016d8:	211e      	movs	r1, #30
 80016da:	f00b ffe7 	bl	800d6ac <sniprintf>
	nex_send_cmd(cmd);
 80016de:	f107 0308 	add.w	r3, r7, #8
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff feca 	bl	800147c <nex_send_cmd>
}
 80016e8:	bf00      	nop
 80016ea:	3728      	adds	r7, #40	@ 0x28
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	08011048 	.word	0x08011048

080016f4 <PWM_Init>:
 * 1. Inicializar o PWM indicado;
 * 2. Setar inicialmente o Duty Cicle para 0.
 * 3. Poder ser utilizado para ambos os PWMs, desde que o canal seja passado corretamente
 */

void PWM_Init(TIM_HandleTypeDef *htim, uint32_t canal){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]

	__HAL_TIM_SET_COMPARE(htim, canal, PWM_DUTY_CICLE_DESLIGADO); // Seta o Duty Cicle para 0
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d104      	bne.n	800170e <PWM_Init+0x1a>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2200      	movs	r2, #0
 800170a:	635a      	str	r2, [r3, #52]	@ 0x34
 800170c:	e023      	b.n	8001756 <PWM_Init+0x62>
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	2b04      	cmp	r3, #4
 8001712:	d104      	bne.n	800171e <PWM_Init+0x2a>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	2300      	movs	r3, #0
 800171a:	6393      	str	r3, [r2, #56]	@ 0x38
 800171c:	e01b      	b.n	8001756 <PWM_Init+0x62>
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	2b08      	cmp	r3, #8
 8001722:	d104      	bne.n	800172e <PWM_Init+0x3a>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2300      	movs	r3, #0
 800172a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800172c:	e013      	b.n	8001756 <PWM_Init+0x62>
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	2b0c      	cmp	r3, #12
 8001732:	d104      	bne.n	800173e <PWM_Init+0x4a>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	2300      	movs	r3, #0
 800173a:	6413      	str	r3, [r2, #64]	@ 0x40
 800173c:	e00b      	b.n	8001756 <PWM_Init+0x62>
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	2b10      	cmp	r3, #16
 8001742:	d104      	bne.n	800174e <PWM_Init+0x5a>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	2300      	movs	r3, #0
 800174a:	6493      	str	r3, [r2, #72]	@ 0x48
 800174c:	e003      	b.n	8001756 <PWM_Init+0x62>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	2300      	movs	r3, #0
 8001754:	64d3      	str	r3, [r2, #76]	@ 0x4c

	HAL_TIM_PWM_Start(htim, canal);
 8001756:	6839      	ldr	r1, [r7, #0]
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f007 fff5 	bl	8009748 <HAL_TIM_PWM_Start>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <NMI_Handler+0x4>

0800177c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <HardFault_Handler+0x4>

08001784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <MemManage_Handler+0x4>

0800178c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <BusFault_Handler+0x4>

08001794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <UsageFault_Handler+0x4>

0800179c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ca:	f000 fc4b 	bl	8002064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <USART3_IRQHandler+0x10>)
 80017da:	f009 f90d 	bl	800a9f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000380 	.word	0x20000380

080017e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return 1;
 80017ec:	2301      	movs	r3, #1
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <_kill>:

int _kill(int pid, int sig)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001802:	f00c f841 	bl	800d888 <__errno>
 8001806:	4603      	mov	r3, r0
 8001808:	2216      	movs	r2, #22
 800180a:	601a      	str	r2, [r3, #0]
  return -1;
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <_exit>:

void _exit (int status)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001820:	f04f 31ff 	mov.w	r1, #4294967295
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ffe7 	bl	80017f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800182a:	bf00      	nop
 800182c:	e7fd      	b.n	800182a <_exit+0x12>

0800182e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b086      	sub	sp, #24
 8001832:	af00      	add	r7, sp, #0
 8001834:	60f8      	str	r0, [r7, #12]
 8001836:	60b9      	str	r1, [r7, #8]
 8001838:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	e00a      	b.n	8001856 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001840:	f3af 8000 	nop.w
 8001844:	4601      	mov	r1, r0
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	60ba      	str	r2, [r7, #8]
 800184c:	b2ca      	uxtb	r2, r1
 800184e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	3301      	adds	r3, #1
 8001854:	617b      	str	r3, [r7, #20]
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	429a      	cmp	r2, r3
 800185c:	dbf0      	blt.n	8001840 <_read+0x12>
  }

  return len;
 800185e:	687b      	ldr	r3, [r7, #4]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	e009      	b.n	800188e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	1c5a      	adds	r2, r3, #1
 800187e:	60ba      	str	r2, [r7, #8]
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	3301      	adds	r3, #1
 800188c:	617b      	str	r3, [r7, #20]
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	429a      	cmp	r2, r3
 8001894:	dbf1      	blt.n	800187a <_write+0x12>
  }
  return len;
 8001896:	687b      	ldr	r3, [r7, #4]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3718      	adds	r7, #24
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <_close>:

int _close(int file)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c8:	605a      	str	r2, [r3, #4]
  return 0;
 80018ca:	2300      	movs	r3, #0
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <_isatty>:

int _isatty(int file)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018e0:	2301      	movs	r3, #1
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ee:	b480      	push	{r7}
 80018f0:	b085      	sub	sp, #20
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	60f8      	str	r0, [r7, #12]
 80018f6:	60b9      	str	r1, [r7, #8]
 80018f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001910:	4a14      	ldr	r2, [pc, #80]	@ (8001964 <_sbrk+0x5c>)
 8001912:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <_sbrk+0x60>)
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800191c:	4b13      	ldr	r3, [pc, #76]	@ (800196c <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001924:	4b11      	ldr	r3, [pc, #68]	@ (800196c <_sbrk+0x64>)
 8001926:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <_sbrk+0x68>)
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	429a      	cmp	r2, r3
 8001936:	d207      	bcs.n	8001948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001938:	f00b ffa6 	bl	800d888 <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	220c      	movs	r2, #12
 8001940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e009      	b.n	800195c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001948:	4b08      	ldr	r3, [pc, #32]	@ (800196c <_sbrk+0x64>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194e:	4b07      	ldr	r3, [pc, #28]	@ (800196c <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	4a05      	ldr	r2, [pc, #20]	@ (800196c <_sbrk+0x64>)
 8001958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800195a:	68fb      	ldr	r3, [r7, #12]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	200a0000 	.word	0x200a0000
 8001968:	00000400 	.word	0x00000400
 800196c:	200002e4 	.word	0x200002e4
 8001970:	20000568 	.word	0x20000568

08001974 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800197a:	4b35      	ldr	r3, [pc, #212]	@ (8001a50 <SystemInit+0xdc>)
 800197c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001980:	4a33      	ldr	r2, [pc, #204]	@ (8001a50 <SystemInit+0xdc>)
 8001982:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001986:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800198a:	4b32      	ldr	r3, [pc, #200]	@ (8001a54 <SystemInit+0xe0>)
 800198c:	2201      	movs	r2, #1
 800198e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001990:	4b30      	ldr	r3, [pc, #192]	@ (8001a54 <SystemInit+0xe0>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001996:	4b2f      	ldr	r3, [pc, #188]	@ (8001a54 <SystemInit+0xe0>)
 8001998:	2200      	movs	r2, #0
 800199a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800199c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a54 <SystemInit+0xe0>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	492c      	ldr	r1, [pc, #176]	@ (8001a54 <SystemInit+0xe0>)
 80019a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <SystemInit+0xe4>)
 80019a4:	4013      	ands	r3, r2
 80019a6:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80019a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a54 <SystemInit+0xe0>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80019ae:	4b29      	ldr	r3, [pc, #164]	@ (8001a54 <SystemInit+0xe0>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80019b4:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <SystemInit+0xe0>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80019ba:	4b26      	ldr	r3, [pc, #152]	@ (8001a54 <SystemInit+0xe0>)
 80019bc:	4a27      	ldr	r2, [pc, #156]	@ (8001a5c <SystemInit+0xe8>)
 80019be:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80019c0:	4b24      	ldr	r3, [pc, #144]	@ (8001a54 <SystemInit+0xe0>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80019c6:	4b23      	ldr	r3, [pc, #140]	@ (8001a54 <SystemInit+0xe0>)
 80019c8:	4a24      	ldr	r2, [pc, #144]	@ (8001a5c <SystemInit+0xe8>)
 80019ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80019cc:	4b21      	ldr	r3, [pc, #132]	@ (8001a54 <SystemInit+0xe0>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80019d2:	4b20      	ldr	r3, [pc, #128]	@ (8001a54 <SystemInit+0xe0>)
 80019d4:	4a21      	ldr	r2, [pc, #132]	@ (8001a5c <SystemInit+0xe8>)
 80019d6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80019d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a54 <SystemInit+0xe0>)
 80019da:	2200      	movs	r2, #0
 80019dc:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80019de:	4b1d      	ldr	r3, [pc, #116]	@ (8001a54 <SystemInit+0xe0>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001a54 <SystemInit+0xe0>)
 80019e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019e8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80019ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001a54 <SystemInit+0xe0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019f0:	4b17      	ldr	r3, [pc, #92]	@ (8001a50 <SystemInit+0xdc>)
 80019f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80019f6:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <SystemInit+0xec>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001a00:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001a08:	d003      	beq.n	8001a12 <SystemInit+0x9e>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001a10:	d117      	bne.n	8001a42 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001a12:	4b13      	ldr	r3, [pc, #76]	@ (8001a60 <SystemInit+0xec>)
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001a1e:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <SystemInit+0xec>)
 8001a20:	4a10      	ldr	r2, [pc, #64]	@ (8001a64 <SystemInit+0xf0>)
 8001a22:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001a24:	4b0e      	ldr	r3, [pc, #56]	@ (8001a60 <SystemInit+0xec>)
 8001a26:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <SystemInit+0xf4>)
 8001a28:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a60 <SystemInit+0xec>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a60 <SystemInit+0xec>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001a36:	4b0a      	ldr	r3, [pc, #40]	@ (8001a60 <SystemInit+0xec>)
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	4a09      	ldr	r2, [pc, #36]	@ (8001a60 <SystemInit+0xec>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	61d3      	str	r3, [r2, #28]
  }
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000ed00 	.word	0xe000ed00
 8001a54:	44020c00 	.word	0x44020c00
 8001a58:	eae2eae3 	.word	0xeae2eae3
 8001a5c:	01010280 	.word	0x01010280
 8001a60:	40022000 	.word	0x40022000
 8001a64:	08192a3b 	.word	0x08192a3b
 8001a68:	4c5d6e7f 	.word	0x4c5d6e7f

08001a6c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	@ 0x28
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a72:	f107 031c 	add.w	r3, r7, #28
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7e:	463b      	mov	r3, r7
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
 8001a8c:	615a      	str	r2, [r3, #20]
 8001a8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a90:	4b21      	ldr	r3, [pc, #132]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001a92:	4a22      	ldr	r2, [pc, #136]	@ (8001b1c <MX_TIM3_Init+0xb0>)
 8001a94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5-1;
 8001a96:	4b20      	ldr	r3, [pc, #128]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001a98:	2204      	movs	r2, #4
 8001a9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 8001aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001aa4:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001aa8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab0:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ab6:	4818      	ldr	r0, [pc, #96]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001ab8:	f007 fdee 	bl	8009698 <HAL_TIM_PWM_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001ac2:	f7ff fcb1 	bl	8001428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ace:	f107 031c 	add.w	r3, r7, #28
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4810      	ldr	r0, [pc, #64]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001ad6:	f008 fdd1 	bl	800a67c <HAL_TIMEx_MasterConfigSynchronization>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001ae0:	f7ff fca2 	bl	8001428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ae4:	2360      	movs	r3, #96	@ 0x60
 8001ae6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001af4:	463b      	mov	r3, r7
 8001af6:	2200      	movs	r2, #0
 8001af8:	4619      	mov	r1, r3
 8001afa:	4807      	ldr	r0, [pc, #28]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001afc:	f007 ff84 	bl	8009a08 <HAL_TIM_PWM_ConfigChannel>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001b06:	f7ff fc8f 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b0a:	4803      	ldr	r0, [pc, #12]	@ (8001b18 <MX_TIM3_Init+0xac>)
 8001b0c:	f000 f89c 	bl	8001c48 <HAL_TIM_MspPostInit>

}
 8001b10:	bf00      	nop
 8001b12:	3728      	adds	r7, #40	@ 0x28
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200002e8 	.word	0x200002e8
 8001b1c:	40000400 	.word	0x40000400

08001b20 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	@ 0x28
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b26:	f107 031c 	add.w	r3, r7, #28
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b32:	463b      	mov	r3, r7
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
 8001b40:	615a      	str	r2, [r3, #20]
 8001b42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b44:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b46:	4a22      	ldr	r2, [pc, #136]	@ (8001bd0 <MX_TIM4_Init+0xb0>)
 8001b48:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5-1;
 8001b4a:	4b20      	ldr	r3, [pc, #128]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b4c:	2204      	movs	r2, #4
 8001b4e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b50:	4b1e      	ldr	r3, [pc, #120]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2499;
 8001b56:	4b1d      	ldr	r3, [pc, #116]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b58:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001b5c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b64:	4b19      	ldr	r3, [pc, #100]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b6a:	4818      	ldr	r0, [pc, #96]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b6c:	f007 fd94 	bl	8009698 <HAL_TIM_PWM_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001b76:	f7ff fc57 	bl	8001428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b82:	f107 031c 	add.w	r3, r7, #28
 8001b86:	4619      	mov	r1, r3
 8001b88:	4810      	ldr	r0, [pc, #64]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001b8a:	f008 fd77 	bl	800a67c <HAL_TIMEx_MasterConfigSynchronization>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001b94:	f7ff fc48 	bl	8001428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b98:	2360      	movs	r3, #96	@ 0x60
 8001b9a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ba8:	463b      	mov	r3, r7
 8001baa:	2200      	movs	r2, #0
 8001bac:	4619      	mov	r1, r3
 8001bae:	4807      	ldr	r0, [pc, #28]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001bb0:	f007 ff2a 	bl	8009a08 <HAL_TIM_PWM_ConfigChannel>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001bba:	f7ff fc35 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001bbe:	4803      	ldr	r0, [pc, #12]	@ (8001bcc <MX_TIM4_Init+0xac>)
 8001bc0:	f000 f842 	bl	8001c48 <HAL_TIM_MspPostInit>

}
 8001bc4:	bf00      	nop
 8001bc6:	3728      	adds	r7, #40	@ 0x28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000334 	.word	0x20000334
 8001bd0:	40000800 	.word	0x40000800

08001bd4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a16      	ldr	r2, [pc, #88]	@ (8001c3c <HAL_TIM_PWM_MspInit+0x68>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d10f      	bne.n	8001c06 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001be6:	4b16      	ldr	r3, [pc, #88]	@ (8001c40 <HAL_TIM_PWM_MspInit+0x6c>)
 8001be8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001bec:	4a14      	ldr	r2, [pc, #80]	@ (8001c40 <HAL_TIM_PWM_MspInit+0x6c>)
 8001bee:	f043 0302 	orr.w	r3, r3, #2
 8001bf2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001bf6:	4b12      	ldr	r3, [pc, #72]	@ (8001c40 <HAL_TIM_PWM_MspInit+0x6c>)
 8001bf8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c04:	e013      	b.n	8001c2e <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c44 <HAL_TIM_PWM_MspInit+0x70>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d10e      	bne.n	8001c2e <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c10:	4b0b      	ldr	r3, [pc, #44]	@ (8001c40 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c16:	4a0a      	ldr	r2, [pc, #40]	@ (8001c40 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c18:	f043 0304 	orr.w	r3, r3, #4
 8001c1c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001c20:	4b07      	ldr	r3, [pc, #28]	@ (8001c40 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]
}
 8001c2e:	bf00      	nop
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	40000400 	.word	0x40000400
 8001c40:	44020c00 	.word	0x44020c00
 8001c44:	40000800 	.word	0x40000800

08001c48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	@ 0x28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a25      	ldr	r2, [pc, #148]	@ (8001cfc <HAL_TIM_MspPostInit+0xb4>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d11f      	bne.n	8001caa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6a:	4b25      	ldr	r3, [pc, #148]	@ (8001d00 <HAL_TIM_MspPostInit+0xb8>)
 8001c6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c70:	4a23      	ldr	r2, [pc, #140]	@ (8001d00 <HAL_TIM_MspPostInit+0xb8>)
 8001c72:	f043 0304 	orr.w	r3, r3, #4
 8001c76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c7a:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <HAL_TIM_MspPostInit+0xb8>)
 8001c7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c88:	2340      	movs	r3, #64	@ 0x40
 8001c8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c94:	2300      	movs	r3, #0
 8001c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4818      	ldr	r0, [pc, #96]	@ (8001d04 <HAL_TIM_MspPostInit+0xbc>)
 8001ca4:	f001 fbb8 	bl	8003418 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ca8:	e024      	b.n	8001cf4 <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM4)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a16      	ldr	r2, [pc, #88]	@ (8001d08 <HAL_TIM_MspPostInit+0xc0>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d11f      	bne.n	8001cf4 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb4:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <HAL_TIM_MspPostInit+0xb8>)
 8001cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cba:	4a11      	ldr	r2, [pc, #68]	@ (8001d00 <HAL_TIM_MspPostInit+0xb8>)
 8001cbc:	f043 0308 	orr.w	r3, r3, #8
 8001cc0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001d00 <HAL_TIM_MspPostInit+0xb8>)
 8001cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	4619      	mov	r1, r3
 8001cee:	4807      	ldr	r0, [pc, #28]	@ (8001d0c <HAL_TIM_MspPostInit+0xc4>)
 8001cf0:	f001 fb92 	bl	8003418 <HAL_GPIO_Init>
}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	@ 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40000400 	.word	0x40000400
 8001d00:	44020c00 	.word	0x44020c00
 8001d04:	42020800 	.word	0x42020800
 8001d08:	40000800 	.word	0x40000800
 8001d0c:	42020c00 	.word	0x42020c00

08001d10 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d14:	4b22      	ldr	r3, [pc, #136]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d16:	4a23      	ldr	r2, [pc, #140]	@ (8001da4 <MX_USART3_UART_Init+0x94>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d1a:	4b21      	ldr	r3, [pc, #132]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b1f      	ldr	r3, [pc, #124]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b1a      	ldr	r3, [pc, #104]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d52:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d58:	4811      	ldr	r0, [pc, #68]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d5a:	f008 fd5f 	bl	800a81c <HAL_UART_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001d64:	f7ff fb60 	bl	8001428 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d68:	2100      	movs	r1, #0
 8001d6a:	480d      	ldr	r0, [pc, #52]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d6c:	f00a fc4d 	bl	800c60a <HAL_UARTEx_SetTxFifoThreshold>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001d76:	f7ff fb57 	bl	8001428 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4808      	ldr	r0, [pc, #32]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d7e:	f00a fc82 	bl	800c686 <HAL_UARTEx_SetRxFifoThreshold>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001d88:	f7ff fb4e 	bl	8001428 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001d8c:	4804      	ldr	r0, [pc, #16]	@ (8001da0 <MX_USART3_UART_Init+0x90>)
 8001d8e:	f00a fc03 	bl	800c598 <HAL_UARTEx_DisableFifoMode>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001d98:	f7ff fb46 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000380 	.word	0x20000380
 8001da4:	40004800 	.word	0x40004800

08001da8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b0cc      	sub	sp, #304	@ 0x130
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001db2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001db6:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db8:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	60da      	str	r2, [r3, #12]
 8001dc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001dcc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	2100      	movs	r1, #0
 8001dda:	f00b fd02 	bl	800d7e2 <memset>
  if(uartHandle->Instance==USART3)
 8001dde:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001de2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a37      	ldr	r2, [pc, #220]	@ (8001ec8 <HAL_UART_MspInit+0x120>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d165      	bne.n	8001ebc <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001df0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001df4:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001df8:	f04f 0204 	mov.w	r2, #4
 8001dfc:	f04f 0300 	mov.w	r3, #0
 8001e00:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001e08:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e10:	f107 0310 	add.w	r3, r7, #16
 8001e14:	4618      	mov	r0, r3
 8001e16:	f002 fbe7 	bl	80045e8 <HAL_RCCEx_PeriphCLKConfig>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001e20:	f7ff fb02 	bl	8001428 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e24:	4b29      	ldr	r3, [pc, #164]	@ (8001ecc <HAL_UART_MspInit+0x124>)
 8001e26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ecc <HAL_UART_MspInit+0x124>)
 8001e2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e30:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001e34:	4b25      	ldr	r3, [pc, #148]	@ (8001ecc <HAL_UART_MspInit+0x124>)
 8001e36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e3a:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8001e3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001e42:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001e4c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001e50:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e52:	4b1e      	ldr	r3, [pc, #120]	@ (8001ecc <HAL_UART_MspInit+0x124>)
 8001e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e58:	4a1c      	ldr	r2, [pc, #112]	@ (8001ecc <HAL_UART_MspInit+0x124>)
 8001e5a:	f043 0308 	orr.w	r3, r3, #8
 8001e5e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e62:	4b1a      	ldr	r3, [pc, #104]	@ (8001ecc <HAL_UART_MspInit+0x124>)
 8001e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e68:	f003 0208 	and.w	r2, r3, #8
 8001e6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001e70:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001e7a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001e7e:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e80:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e84:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e9a:	2307      	movs	r3, #7
 8001e9c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ea0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480a      	ldr	r0, [pc, #40]	@ (8001ed0 <HAL_UART_MspInit+0x128>)
 8001ea8:	f001 fab6 	bl	8003418 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001eac:	2200      	movs	r2, #0
 8001eae:	2100      	movs	r1, #0
 8001eb0:	203c      	movs	r0, #60	@ 0x3c
 8001eb2:	f001 f933 	bl	800311c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001eb6:	203c      	movs	r0, #60	@ 0x3c
 8001eb8:	f001 f94a 	bl	8003150 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40004800 	.word	0x40004800
 8001ecc:	44020c00 	.word	0x44020c00
 8001ed0:	42020c00 	.word	0x42020c00

08001ed4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ed4:	480d      	ldr	r0, [pc, #52]	@ (8001f0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ed6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ed8:	f7ff fd4c 	bl	8001974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001edc:	480c      	ldr	r0, [pc, #48]	@ (8001f10 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ede:	490d      	ldr	r1, [pc, #52]	@ (8001f14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f18 <LoopForever+0xe>)
  movs r3, #0
 8001ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee4:	e002      	b.n	8001eec <LoopCopyDataInit>

08001ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eea:	3304      	adds	r3, #4

08001eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef0:	d3f9      	bcc.n	8001ee6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8001f20 <LoopForever+0x16>)
  movs r3, #0
 8001ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef8:	e001      	b.n	8001efe <LoopFillZerobss>

08001efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001efc:	3204      	adds	r2, #4

08001efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f00:	d3fb      	bcc.n	8001efa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001f02:	f00b fcc7 	bl	800d894 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f06:	f7ff f9f5 	bl	80012f4 <main>

08001f0a <LoopForever>:

LoopForever:
    b LoopForever
 8001f0a:	e7fe      	b.n	8001f0a <LoopForever>
  ldr   r0, =_estack
 8001f0c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f14:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001f18:	080114cc 	.word	0x080114cc
  ldr r2, =_sbss
 8001f1c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001f20:	20000564 	.word	0x20000564

08001f24 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f24:	e7fe      	b.n	8001f24 <ADC1_IRQHandler>
	...

08001f28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2c:	2003      	movs	r0, #3
 8001f2e:	f001 f8ea 	bl	8003106 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001f32:	f002 f9cf 	bl	80042d4 <HAL_RCC_GetSysClockFreq>
 8001f36:	4602      	mov	r2, r0
 8001f38:	4b0c      	ldr	r3, [pc, #48]	@ (8001f6c <HAL_Init+0x44>)
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	f003 030f 	and.w	r3, r3, #15
 8001f40:	490b      	ldr	r1, [pc, #44]	@ (8001f70 <HAL_Init+0x48>)
 8001f42:	5ccb      	ldrb	r3, [r1, r3]
 8001f44:	fa22 f303 	lsr.w	r3, r2, r3
 8001f48:	4a0a      	ldr	r2, [pc, #40]	@ (8001f74 <HAL_Init+0x4c>)
 8001f4a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001f4c:	2004      	movs	r0, #4
 8001f4e:	f001 f92f 	bl	80031b0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f52:	200f      	movs	r0, #15
 8001f54:	f000 f810 	bl	8001f78 <HAL_InitTick>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e002      	b.n	8001f68 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001f62:	f7ff fc00 	bl	8001766 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	44020c00 	.word	0x44020c00
 8001f70:	08011054 	.word	0x08011054
 8001f74:	20000000 	.word	0x20000000

08001f78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001f84:	4b33      	ldr	r3, [pc, #204]	@ (8002054 <HAL_InitTick+0xdc>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e05c      	b.n	800204a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001f90:	4b31      	ldr	r3, [pc, #196]	@ (8002058 <HAL_InitTick+0xe0>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b04      	cmp	r3, #4
 8001f9a:	d10c      	bne.n	8001fb6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001f9c:	4b2f      	ldr	r3, [pc, #188]	@ (800205c <HAL_InitTick+0xe4>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b2c      	ldr	r3, [pc, #176]	@ (8002054 <HAL_InitTick+0xdc>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001faa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	e037      	b.n	8002026 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001fb6:	f001 f953 	bl	8003260 <HAL_SYSTICK_GetCLKSourceConfig>
 8001fba:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d023      	beq.n	800200a <HAL_InitTick+0x92>
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d82d      	bhi.n	8002024 <HAL_InitTick+0xac>
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <HAL_InitTick+0x5e>
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d00d      	beq.n	8001ff0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001fd4:	e026      	b.n	8002024 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001fd6:	4b21      	ldr	r3, [pc, #132]	@ (800205c <HAL_InitTick+0xe4>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	4b1e      	ldr	r3, [pc, #120]	@ (8002054 <HAL_InitTick+0xdc>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001fe4:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fec:	60fb      	str	r3, [r7, #12]
        break;
 8001fee:	e01a      	b.n	8002026 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001ff0:	4b18      	ldr	r3, [pc, #96]	@ (8002054 <HAL_InitTick+0xdc>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ffa:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ffe:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002002:	fbb2 f3f3 	udiv	r3, r2, r3
 8002006:	60fb      	str	r3, [r7, #12]
        break;
 8002008:	e00d      	b.n	8002026 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800200a:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <HAL_InitTick+0xdc>)
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002014:	fbb3 f3f2 	udiv	r3, r3, r2
 8002018:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800201c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002020:	60fb      	str	r3, [r7, #12]
        break;
 8002022:	e000      	b.n	8002026 <HAL_InitTick+0xae>
        break;
 8002024:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f001 f8a0 	bl	800316c <HAL_SYSTICK_Config>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e009      	b.n	800204a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002036:	2200      	movs	r2, #0
 8002038:	6879      	ldr	r1, [r7, #4]
 800203a:	f04f 30ff 	mov.w	r0, #4294967295
 800203e:	f001 f86d 	bl	800311c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002042:	4a07      	ldr	r2, [pc, #28]	@ (8002060 <HAL_InitTick+0xe8>)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000008 	.word	0x20000008
 8002058:	e000e010 	.word	0xe000e010
 800205c:	20000000 	.word	0x20000000
 8002060:	20000004 	.word	0x20000004

08002064 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002068:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <HAL_IncTick+0x20>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	461a      	mov	r2, r3
 800206e:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <HAL_IncTick+0x24>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4413      	add	r3, r2
 8002074:	4a04      	ldr	r2, [pc, #16]	@ (8002088 <HAL_IncTick+0x24>)
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	20000008 	.word	0x20000008
 8002088:	20000414 	.word	0x20000414

0800208c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return uwTick;
 8002090:	4b03      	ldr	r3, [pc, #12]	@ (80020a0 <HAL_GetTick+0x14>)
 8002092:	681b      	ldr	r3, [r3, #0]
}
 8002094:	4618      	mov	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	20000414 	.word	0x20000414

080020a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020ac:	f7ff ffee 	bl	800208c <HAL_GetTick>
 80020b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020bc:	d005      	beq.n	80020ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020be:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <HAL_Delay+0x44>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	461a      	mov	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	4413      	add	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020ca:	bf00      	nop
 80020cc:	f7ff ffde 	bl	800208c <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d8f7      	bhi.n	80020cc <HAL_Delay+0x28>
  {
  }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000008 	.word	0x20000008

080020ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	431a      	orrs	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	609a      	str	r2, [r3, #8]
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
 800211a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	431a      	orrs	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	609a      	str	r2, [r3, #8]
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002148:	4618      	mov	r0, r3
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002162:	f043 0201 	orr.w	r2, r3, #1
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8002180:	4b06      	ldr	r3, [pc, #24]	@ (800219c <LL_ADC_EnableChannel0_GPIO+0x24>)
 8002182:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002186:	4a05      	ldr	r2, [pc, #20]	@ (800219c <LL_ADC_EnableChannel0_GPIO+0x24>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	42028000 	.word	0x42028000

080021a0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b087      	sub	sp, #28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
 80021ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3360      	adds	r3, #96	@ 0x60
 80021b2:	461a      	mov	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	4b08      	ldr	r3, [pc, #32]	@ (80021e4 <LL_ADC_SetOffset+0x44>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	4313      	orrs	r3, r2
 80021d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80021d8:	bf00      	nop
 80021da:	371c      	adds	r7, #28
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	03fff000 	.word	0x03fff000

080021e8 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3360      	adds	r3, #96	@ 0x60
 80021f6:	461a      	mov	r2, r3
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002208:	4618      	mov	r0, r3
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002214:	b480      	push	{r7}
 8002216:	b087      	sub	sp, #28
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	3360      	adds	r3, #96	@ 0x60
 8002224:	461a      	mov	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	431a      	orrs	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800223e:	bf00      	nop
 8002240:	371c      	adds	r7, #28
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800224a:	b480      	push	{r7}
 800224c:	b087      	sub	sp, #28
 800224e:	af00      	add	r7, sp, #0
 8002250:	60f8      	str	r0, [r7, #12]
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	3360      	adds	r3, #96	@ 0x60
 800225a:	461a      	mov	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	431a      	orrs	r2, r3
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002274:	bf00      	nop
 8002276:	371c      	adds	r7, #28
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002280:	b480      	push	{r7}
 8002282:	b087      	sub	sp, #28
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	3360      	adds	r3, #96	@ 0x60
 8002290:	461a      	mov	r2, r3
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	4413      	add	r3, r2
 8002298:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	431a      	orrs	r2, r3
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80022aa:	bf00      	nop
 80022ac:	371c      	adds	r7, #28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80022b6:	b480      	push	{r7}
 80022b8:	b083      	sub	sp, #12
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
 80022be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	695b      	ldr	r3, [r3, #20]
 80022c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	431a      	orrs	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	615a      	str	r2, [r3, #20]
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80022dc:	b480      	push	{r7}
 80022de:	b087      	sub	sp, #28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	3330      	adds	r3, #48	@ 0x30
 80022ec:	461a      	mov	r2, r3
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	f003 030c 	and.w	r3, r3, #12
 80022f8:	4413      	add	r3, r2
 80022fa:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f003 031f 	and.w	r3, r3, #31
 8002306:	211f      	movs	r1, #31
 8002308:	fa01 f303 	lsl.w	r3, r1, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	401a      	ands	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	0e9b      	lsrs	r3, r3, #26
 8002314:	f003 011f 	and.w	r1, r3, #31
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f003 031f 	and.w	r3, r3, #31
 800231e:	fa01 f303 	lsl.w	r3, r1, r3
 8002322:	431a      	orrs	r2, r3
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002328:	bf00      	nop
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002334:	b480      	push	{r7}
 8002336:	b087      	sub	sp, #28
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	3314      	adds	r3, #20
 8002344:	461a      	mov	r2, r3
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	0e5b      	lsrs	r3, r3, #25
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	4413      	add	r3, r2
 8002352:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	0d1b      	lsrs	r3, r3, #20
 800235c:	f003 031f 	and.w	r3, r3, #31
 8002360:	2107      	movs	r1, #7
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	401a      	ands	r2, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	0d1b      	lsrs	r3, r3, #20
 800236e:	f003 031f 	and.w	r3, r3, #31
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	fa01 f303 	lsl.w	r3, r1, r3
 8002378:	431a      	orrs	r2, r3
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800237e:	bf00      	nop
 8002380:	371c      	adds	r7, #28
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
	...

0800238c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800238c:	b480      	push	{r7}
 800238e:	b085      	sub	sp, #20
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023a4:	43db      	mvns	r3, r3
 80023a6:	401a      	ands	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f003 0318 	and.w	r3, r3, #24
 80023ae:	4908      	ldr	r1, [pc, #32]	@ (80023d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80023b0:	40d9      	lsrs	r1, r3
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	400b      	ands	r3, r1
 80023b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023ba:	431a      	orrs	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023c2:	bf00      	nop
 80023c4:	3714      	adds	r7, #20
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	000fffff 	.word	0x000fffff

080023d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80023e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	6093      	str	r3, [r2, #8]
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800240c:	d101      	bne.n	8002412 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002430:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002434:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002458:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800245c:	d101      	bne.n	8002462 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800245e:	2301      	movs	r3, #1
 8002460:	e000      	b.n	8002464 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b01      	cmp	r3, #1
 8002482:	d101      	bne.n	8002488 <LL_ADC_IsEnabled+0x18>
 8002484:	2301      	movs	r3, #1
 8002486:	e000      	b.n	800248a <LL_ADC_IsEnabled+0x1a>
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 0304 	and.w	r3, r3, #4
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d101      	bne.n	80024ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80024aa:	2301      	movs	r3, #1
 80024ac:	e000      	b.n	80024b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 0308 	and.w	r3, r3, #8
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d101      	bne.n	80024d4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
	...

080024e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024e4:	b590      	push	{r4, r7, lr}
 80024e6:	b089      	sub	sp, #36	@ 0x24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e136      	b.n	800276c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002508:	2b00      	cmp	r3, #0
 800250a:	d109      	bne.n	8002520 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7fe fe25 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff67 	bl	80023f8 <LL_ADC_IsDeepPowerDownEnabled>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d004      	beq.n	800253a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff4d 	bl	80023d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff82 	bl	8002448 <LL_ADC_IsInternalRegulatorEnabled>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d115      	bne.n	8002576 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ff66 	bl	8002420 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002554:	4b87      	ldr	r3, [pc, #540]	@ (8002774 <HAL_ADC_Init+0x290>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	099b      	lsrs	r3, r3, #6
 800255a:	4a87      	ldr	r2, [pc, #540]	@ (8002778 <HAL_ADC_Init+0x294>)
 800255c:	fba2 2303 	umull	r2, r3, r2, r3
 8002560:	099b      	lsrs	r3, r3, #6
 8002562:	3301      	adds	r3, #1
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002568:	e002      	b.n	8002570 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	3b01      	subs	r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f9      	bne.n	800256a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff ff64 	bl	8002448 <LL_ADC_IsInternalRegulatorEnabled>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10d      	bne.n	80025a2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258a:	f043 0210 	orr.w	r2, r3, #16
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002596:	f043 0201 	orr.w	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff ff75 	bl	8002496 <LL_ADC_REG_IsConversionOngoing>
 80025ac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b2:	f003 0310 	and.w	r3, r3, #16
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f040 80cf 	bne.w	800275a <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f040 80cb 	bne.w	800275a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025cc:	f043 0202 	orr.w	r2, r3, #2
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff49 	bl	8002470 <LL_ADC_IsEnabled>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d110      	bne.n	8002606 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025e4:	4865      	ldr	r0, [pc, #404]	@ (800277c <HAL_ADC_Init+0x298>)
 80025e6:	f7ff ff43 	bl	8002470 <LL_ADC_IsEnabled>
 80025ea:	4604      	mov	r4, r0
 80025ec:	4864      	ldr	r0, [pc, #400]	@ (8002780 <HAL_ADC_Init+0x29c>)
 80025ee:	f7ff ff3f 	bl	8002470 <LL_ADC_IsEnabled>
 80025f2:	4603      	mov	r3, r0
 80025f4:	4323      	orrs	r3, r4
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d105      	bne.n	8002606 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	4619      	mov	r1, r3
 8002600:	4860      	ldr	r0, [pc, #384]	@ (8002784 <HAL_ADC_Init+0x2a0>)
 8002602:	f7ff fd73 	bl	80020ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	7e5b      	ldrb	r3, [r3, #25]
 800260a:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002610:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002616:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800261c:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002624:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002626:	4313      	orrs	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d106      	bne.n	8002642 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002638:	3b01      	subs	r3, #1
 800263a:	045b      	lsls	r3, r3, #17
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	4313      	orrs	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002646:	2b00      	cmp	r3, #0
 8002648:	d009      	beq.n	800265e <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002656:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	4313      	orrs	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68da      	ldr	r2, [r3, #12]
 8002664:	4b48      	ldr	r3, [pc, #288]	@ (8002788 <HAL_ADC_Init+0x2a4>)
 8002666:	4013      	ands	r3, r2
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	69b9      	ldr	r1, [r7, #24]
 800266e:	430b      	orrs	r3, r1
 8002670:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff ff15 	bl	80024bc <LL_ADC_INJ_IsConversionOngoing>
 8002692:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d13d      	bne.n	8002716 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d13a      	bne.n	8002716 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	7e1b      	ldrb	r3, [r3, #24]
 80026a4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80026ac:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026bc:	f023 0302 	bic.w	r3, r3, #2
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	6812      	ldr	r2, [r2, #0]
 80026c4:	69b9      	ldr	r1, [r7, #24]
 80026c6:	430b      	orrs	r3, r1
 80026c8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d118      	bne.n	8002706 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80026de:	f023 0304 	bic.w	r3, r3, #4
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80026ea:	4311      	orrs	r1, r2
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80026f0:	4311      	orrs	r1, r2
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80026f6:	430a      	orrs	r2, r1
 80026f8:	431a      	orrs	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	611a      	str	r2, [r3, #16]
 8002704:	e007      	b.n	8002716 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 0201 	bic.w	r2, r2, #1
 8002714:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d10c      	bne.n	8002738 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002724:	f023 010f 	bic.w	r1, r3, #15
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	1e5a      	subs	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	631a      	str	r2, [r3, #48]	@ 0x30
 8002736:	e007      	b.n	8002748 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 020f 	bic.w	r2, r2, #15
 8002746:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800274c:	f023 0303 	bic.w	r3, r3, #3
 8002750:	f043 0201 	orr.w	r2, r3, #1
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	659a      	str	r2, [r3, #88]	@ 0x58
 8002758:	e007      	b.n	800276a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275e:	f043 0210 	orr.w	r2, r3, #16
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800276a:	7ffb      	ldrb	r3, [r7, #31]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3724      	adds	r7, #36	@ 0x24
 8002770:	46bd      	mov	sp, r7
 8002772:	bd90      	pop	{r4, r7, pc}
 8002774:	20000000 	.word	0x20000000
 8002778:	053e2d63 	.word	0x053e2d63
 800277c:	42028000 	.word	0x42028000
 8002780:	42028100 	.word	0x42028100
 8002784:	42028300 	.word	0x42028300
 8002788:	fff04007 	.word	0xfff04007

0800278c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b0b6      	sub	sp, #216	@ 0xd8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800279c:	2300      	movs	r3, #0
 800279e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d101      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x22>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e3e6      	b.n	8002f7c <HAL_ADC_ConfigChannel+0x7f0>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff fe6b 	bl	8002496 <LL_ADC_REG_IsConversionOngoing>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f040 83cb 	bne.w	8002f5e <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d009      	beq.n	80027e4 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4ab0      	ldr	r2, [pc, #704]	@ (8002a98 <HAL_ADC_ConfigChannel+0x30c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d109      	bne.n	80027ee <HAL_ADC_ConfigChannel+0x62>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	4aaf      	ldr	r2, [pc, #700]	@ (8002a9c <HAL_ADC_ConfigChannel+0x310>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d104      	bne.n	80027ee <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fcc5 	bl	8002178 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6818      	ldr	r0, [r3, #0]
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	6859      	ldr	r1, [r3, #4]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	461a      	mov	r2, r3
 80027fc:	f7ff fd6e 	bl	80022dc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff fe46 	bl	8002496 <LL_ADC_REG_IsConversionOngoing>
 800280a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff fe52 	bl	80024bc <LL_ADC_INJ_IsConversionOngoing>
 8002818:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800281c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002820:	2b00      	cmp	r3, #0
 8002822:	f040 81dd 	bne.w	8002be0 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002826:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800282a:	2b00      	cmp	r3, #0
 800282c:	f040 81d8 	bne.w	8002be0 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002838:	d10f      	bne.n	800285a <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2200      	movs	r2, #0
 8002844:	4619      	mov	r1, r3
 8002846:	f7ff fd75 	bl	8002334 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff fd2f 	bl	80022b6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002858:	e00e      	b.n	8002878 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6818      	ldr	r0, [r3, #0]
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	6819      	ldr	r1, [r3, #0]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	461a      	mov	r2, r3
 8002868:	f7ff fd64 	bl	8002334 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2100      	movs	r1, #0
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff fd1f 	bl	80022b6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	695a      	ldr	r2, [r3, #20]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	08db      	lsrs	r3, r3, #3
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	2b04      	cmp	r3, #4
 8002898:	d022      	beq.n	80028e0 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6818      	ldr	r0, [r3, #0]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	6919      	ldr	r1, [r3, #16]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80028aa:	f7ff fc79 	bl	80021a0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6919      	ldr	r1, [r3, #16]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	461a      	mov	r2, r3
 80028bc:	f7ff fcc5 	bl	800224a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6818      	ldr	r0, [r3, #0]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d102      	bne.n	80028d6 <HAL_ADC_ConfigChannel+0x14a>
 80028d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028d4:	e000      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x14c>
 80028d6:	2300      	movs	r3, #0
 80028d8:	461a      	mov	r2, r3
 80028da:	f7ff fcd1 	bl	8002280 <LL_ADC_SetOffsetSaturation>
 80028de:	e17f      	b.n	8002be0 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2100      	movs	r1, #0
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fc7e 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 80028ec:	4603      	mov	r3, r0
 80028ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10a      	bne.n	800290c <HAL_ADC_ConfigChannel+0x180>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2100      	movs	r1, #0
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff fc73 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002902:	4603      	mov	r3, r0
 8002904:	0e9b      	lsrs	r3, r3, #26
 8002906:	f003 021f 	and.w	r2, r3, #31
 800290a:	e01e      	b.n	800294a <HAL_ADC_ConfigChannel+0x1be>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2100      	movs	r1, #0
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fc68 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002918:	4603      	mov	r3, r0
 800291a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002922:	fa93 f3a3 	rbit	r3, r3
 8002926:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 800292a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800292e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8002932:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 800293a:	2320      	movs	r3, #32
 800293c:	e004      	b.n	8002948 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 800293e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002952:	2b00      	cmp	r3, #0
 8002954:	d105      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x1d6>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	0e9b      	lsrs	r3, r3, #26
 800295c:	f003 031f 	and.w	r3, r3, #31
 8002960:	e018      	b.n	8002994 <HAL_ADC_ConfigChannel+0x208>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800296e:	fa93 f3a3 	rbit	r3, r3
 8002972:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800297a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800297e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8002986:	2320      	movs	r3, #32
 8002988:	e004      	b.n	8002994 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 800298a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800298e:	fab3 f383 	clz	r3, r3
 8002992:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002994:	429a      	cmp	r2, r3
 8002996:	d106      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2200      	movs	r2, #0
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff fc37 	bl	8002214 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2101      	movs	r1, #1
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff fc1b 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 80029b2:	4603      	mov	r3, r0
 80029b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d10a      	bne.n	80029d2 <HAL_ADC_ConfigChannel+0x246>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2101      	movs	r1, #1
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff fc10 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 80029c8:	4603      	mov	r3, r0
 80029ca:	0e9b      	lsrs	r3, r3, #26
 80029cc:	f003 021f 	and.w	r2, r3, #31
 80029d0:	e01e      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x284>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2101      	movs	r1, #1
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff fc05 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 80029de:	4603      	mov	r3, r0
 80029e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80029e8:	fa93 f3a3 	rbit	r3, r3
 80029ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80029f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80029f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80029f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8002a00:	2320      	movs	r3, #32
 8002a02:	e004      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8002a04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a08:	fab3 f383 	clz	r3, r3
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d105      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x29c>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	0e9b      	lsrs	r3, r3, #26
 8002a22:	f003 031f 	and.w	r3, r3, #31
 8002a26:	e018      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x2ce>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a34:	fa93 f3a3 	rbit	r3, r3
 8002a38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002a3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002a44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d101      	bne.n	8002a50 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002a4c:	2320      	movs	r3, #32
 8002a4e:	e004      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8002a50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a54:	fab3 f383 	clz	r3, r3
 8002a58:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d106      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2200      	movs	r2, #0
 8002a64:	2101      	movs	r1, #1
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff fbd4 	bl	8002214 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2102      	movs	r1, #2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fbb8 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10e      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x314>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2102      	movs	r1, #2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff fbad 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	0e9b      	lsrs	r3, r3, #26
 8002a92:	f003 021f 	and.w	r2, r3, #31
 8002a96:	e022      	b.n	8002ade <HAL_ADC_ConfigChannel+0x352>
 8002a98:	04300002 	.word	0x04300002
 8002a9c:	407f0000 	.word	0x407f0000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2102      	movs	r1, #2
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fb9e 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ab6:	fa93 f3a3 	rbit	r3, r3
 8002aba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002abe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ac2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002ac6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8002ace:	2320      	movs	r3, #32
 8002ad0:	e004      	b.n	8002adc <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002ad2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d105      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x36a>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	0e9b      	lsrs	r3, r3, #26
 8002af0:	f003 031f 	and.w	r3, r3, #31
 8002af4:	e016      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x398>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b02:	fa93 f3a3 	rbit	r3, r3
 8002b06:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002b08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002b0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8002b16:	2320      	movs	r3, #32
 8002b18:	e004      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8002b1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b1e:	fab3 f383 	clz	r3, r3
 8002b22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d106      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2102      	movs	r1, #2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff fb6f 	bl	8002214 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2103      	movs	r1, #3
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fb53 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002b42:	4603      	mov	r3, r0
 8002b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10a      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x3d6>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2103      	movs	r1, #3
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7ff fb48 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	0e9b      	lsrs	r3, r3, #26
 8002b5c:	f003 021f 	and.w	r2, r3, #31
 8002b60:	e017      	b.n	8002b92 <HAL_ADC_ConfigChannel+0x406>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2103      	movs	r1, #3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fb3d 	bl	80021e8 <LL_ADC_GetOffsetChannel>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b74:	fa93 f3a3 	rbit	r3, r3
 8002b78:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002b7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b7c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002b7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002b84:	2320      	movs	r3, #32
 8002b86:	e003      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002b88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b8a:	fab3 f383 	clz	r3, r3
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d105      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x41e>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	0e9b      	lsrs	r3, r3, #26
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	e011      	b.n	8002bce <HAL_ADC_ConfigChannel+0x442>
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002bb2:	fa93 f3a3 	rbit	r3, r3
 8002bb6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002bb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002bba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002bbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8002bc2:	2320      	movs	r3, #32
 8002bc4:	e003      	b.n	8002bce <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8002bc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bc8:	fab3 f383 	clz	r3, r3
 8002bcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d106      	bne.n	8002be0 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2103      	movs	r1, #3
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff fb1a 	bl	8002214 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff fc43 	bl	8002470 <LL_ADC_IsEnabled>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f040 813f 	bne.w	8002e70 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6818      	ldr	r0, [r3, #0]
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	6819      	ldr	r1, [r3, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	f7ff fbc4 	bl	800238c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	4a8e      	ldr	r2, [pc, #568]	@ (8002e44 <HAL_ADC_ConfigChannel+0x6b8>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	f040 8130 	bne.w	8002e70 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10b      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x4ac>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	0e9b      	lsrs	r3, r3, #26
 8002c26:	3301      	adds	r3, #1
 8002c28:	f003 031f 	and.w	r3, r3, #31
 8002c2c:	2b09      	cmp	r3, #9
 8002c2e:	bf94      	ite	ls
 8002c30:	2301      	movls	r3, #1
 8002c32:	2300      	movhi	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	e019      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x4e0>
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c40:	fa93 f3a3 	rbit	r3, r3
 8002c44:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002c46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c48:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002c4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8002c50:	2320      	movs	r3, #32
 8002c52:	e003      	b.n	8002c5c <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8002c54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c56:	fab3 f383 	clz	r3, r3
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	f003 031f 	and.w	r3, r3, #31
 8002c62:	2b09      	cmp	r3, #9
 8002c64:	bf94      	ite	ls
 8002c66:	2301      	movls	r3, #1
 8002c68:	2300      	movhi	r3, #0
 8002c6a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d079      	beq.n	8002d64 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d107      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x500>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0e9b      	lsrs	r3, r3, #26
 8002c82:	3301      	adds	r3, #1
 8002c84:	069b      	lsls	r3, r3, #26
 8002c86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c8a:	e015      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x52c>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c94:	fa93 f3a3 	rbit	r3, r3
 8002c98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c9c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002c9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8002ca4:	2320      	movs	r3, #32
 8002ca6:	e003      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8002ca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	069b      	lsls	r3, r3, #26
 8002cb4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d109      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x54c>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0e9b      	lsrs	r3, r3, #26
 8002cca:	3301      	adds	r3, #1
 8002ccc:	f003 031f 	and.w	r3, r3, #31
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd6:	e017      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x57c>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ce0:	fa93 f3a3 	rbit	r3, r3
 8002ce4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002ce6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002cea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8002cf0:	2320      	movs	r3, #32
 8002cf2:	e003      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8002cf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	f003 031f 	and.w	r3, r3, #31
 8002d02:	2101      	movs	r1, #1
 8002d04:	fa01 f303 	lsl.w	r3, r1, r3
 8002d08:	ea42 0103 	orr.w	r1, r2, r3
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10a      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x5a2>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	0e9b      	lsrs	r3, r3, #26
 8002d1e:	3301      	adds	r3, #1
 8002d20:	f003 021f 	and.w	r2, r3, #31
 8002d24:	4613      	mov	r3, r2
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	4413      	add	r3, r2
 8002d2a:	051b      	lsls	r3, r3, #20
 8002d2c:	e018      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x5d4>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d36:	fa93 f3a3 	rbit	r3, r3
 8002d3a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002d40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8002d46:	2320      	movs	r3, #32
 8002d48:	e003      	b.n	8002d52 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8002d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d4c:	fab3 f383 	clz	r3, r3
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	3301      	adds	r3, #1
 8002d54:	f003 021f 	and.w	r2, r3, #31
 8002d58:	4613      	mov	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	4413      	add	r3, r2
 8002d5e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d60:	430b      	orrs	r3, r1
 8002d62:	e080      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d107      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x5f4>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	0e9b      	lsrs	r3, r3, #26
 8002d76:	3301      	adds	r3, #1
 8002d78:	069b      	lsls	r3, r3, #26
 8002d7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d7e:	e015      	b.n	8002dac <HAL_ADC_ConfigChannel+0x620>
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d88:	fa93 f3a3 	rbit	r3, r3
 8002d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d90:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d101      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8002d98:	2320      	movs	r3, #32
 8002d9a:	e003      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8002d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d9e:	fab3 f383 	clz	r3, r3
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	3301      	adds	r3, #1
 8002da6:	069b      	lsls	r3, r3, #26
 8002da8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d109      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x640>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	0e9b      	lsrs	r3, r3, #26
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	f003 031f 	and.w	r3, r3, #31
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dca:	e017      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x670>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	fa93 f3a3 	rbit	r3, r3
 8002dd8:	61fb      	str	r3, [r7, #28]
  return result;
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8002de4:	2320      	movs	r3, #32
 8002de6:	e003      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dea:	fab3 f383 	clz	r3, r3
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	3301      	adds	r3, #1
 8002df2:	f003 031f 	and.w	r3, r3, #31
 8002df6:	2101      	movs	r1, #1
 8002df8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfc:	ea42 0103 	orr.w	r1, r2, r3
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10d      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x69c>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	0e9b      	lsrs	r3, r3, #26
 8002e12:	3301      	adds	r3, #1
 8002e14:	f003 021f 	and.w	r2, r3, #31
 8002e18:	4613      	mov	r3, r2
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3b1e      	subs	r3, #30
 8002e20:	051b      	lsls	r3, r3, #20
 8002e22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e26:	e01d      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x6d8>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	fa93 f3a3 	rbit	r3, r3
 8002e34:	613b      	str	r3, [r7, #16]
  return result;
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d103      	bne.n	8002e48 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8002e40:	2320      	movs	r3, #32
 8002e42:	e005      	b.n	8002e50 <HAL_ADC_ConfigChannel+0x6c4>
 8002e44:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	fab3 f383 	clz	r3, r3
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	3301      	adds	r3, #1
 8002e52:	f003 021f 	and.w	r2, r3, #31
 8002e56:	4613      	mov	r3, r2
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3b1e      	subs	r3, #30
 8002e5e:	051b      	lsls	r3, r3, #20
 8002e60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e64:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f7ff fa62 	bl	8002334 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	4b43      	ldr	r3, [pc, #268]	@ (8002f84 <HAL_ADC_ConfigChannel+0x7f8>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d079      	beq.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e7c:	4842      	ldr	r0, [pc, #264]	@ (8002f88 <HAL_ADC_ConfigChannel+0x7fc>)
 8002e7e:	f7ff f95b 	bl	8002138 <LL_ADC_GetCommonPathInternalCh>
 8002e82:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a40      	ldr	r2, [pc, #256]	@ (8002f8c <HAL_ADC_ConfigChannel+0x800>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d124      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d11e      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a3b      	ldr	r2, [pc, #236]	@ (8002f90 <HAL_ADC_ConfigChannel+0x804>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d164      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ea6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002eaa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4835      	ldr	r0, [pc, #212]	@ (8002f88 <HAL_ADC_ConfigChannel+0x7fc>)
 8002eb2:	f7ff f92e 	bl	8002112 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002eb6:	4b37      	ldr	r3, [pc, #220]	@ (8002f94 <HAL_ADC_ConfigChannel+0x808>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	099b      	lsrs	r3, r3, #6
 8002ebc:	4a36      	ldr	r2, [pc, #216]	@ (8002f98 <HAL_ADC_ConfigChannel+0x80c>)
 8002ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec2:	099b      	lsrs	r3, r3, #6
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002eca:	e002      	b.n	8002ed2 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1f9      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ed8:	e04a      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a2f      	ldr	r2, [pc, #188]	@ (8002f9c <HAL_ADC_ConfigChannel+0x810>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d113      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10d      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a2a      	ldr	r2, [pc, #168]	@ (8002fa0 <HAL_ADC_ConfigChannel+0x814>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d13a      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002efe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f02:	4619      	mov	r1, r3
 8002f04:	4820      	ldr	r0, [pc, #128]	@ (8002f88 <HAL_ADC_ConfigChannel+0x7fc>)
 8002f06:	f7ff f904 	bl	8002112 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f0a:	e031      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a24      	ldr	r2, [pc, #144]	@ (8002fa4 <HAL_ADC_ConfigChannel+0x818>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d113      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10d      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a1a      	ldr	r2, [pc, #104]	@ (8002f90 <HAL_ADC_ConfigChannel+0x804>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d121      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f34:	4619      	mov	r1, r3
 8002f36:	4814      	ldr	r0, [pc, #80]	@ (8002f88 <HAL_ADC_ConfigChannel+0x7fc>)
 8002f38:	f7ff f8eb 	bl	8002112 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f3c:	e018      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a19      	ldr	r2, [pc, #100]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x81c>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d113      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a10      	ldr	r2, [pc, #64]	@ (8002f90 <HAL_ADC_ConfigChannel+0x804>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d00e      	beq.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff f8fc 	bl	8002154 <LL_ADC_EnableChannelVDDcore>
 8002f5c:	e008      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f62:	f043 0220 	orr.w	r2, r3, #32
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f78:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	37d8      	adds	r7, #216	@ 0xd8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	80080000 	.word	0x80080000
 8002f88:	42028300 	.word	0x42028300
 8002f8c:	c3210000 	.word	0xc3210000
 8002f90:	42028000 	.word	0x42028000
 8002f94:	20000000 	.word	0x20000000
 8002f98:	053e2d63 	.word	0x053e2d63
 8002f9c:	43290000 	.word	0x43290000
 8002fa0:	42028100 	.word	0x42028100
 8002fa4:	c7520000 	.word	0xc7520000
 8002fa8:	475a0000 	.word	0x475a0000

08002fac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fc2:	68ba      	ldr	r2, [r7, #8]
 8002fc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fc8:	4013      	ands	r3, r2
 8002fca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fde:	4a04      	ldr	r2, [pc, #16]	@ (8002ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	60d3      	str	r3, [r2, #12]
}
 8002fe4:	bf00      	nop
 8002fe6:	3714      	adds	r7, #20
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr
 8002ff0:	e000ed00 	.word	0xe000ed00

08002ff4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ff8:	4b04      	ldr	r3, [pc, #16]	@ (800300c <__NVIC_GetPriorityGrouping+0x18>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	0a1b      	lsrs	r3, r3, #8
 8002ffe:	f003 0307 	and.w	r3, r3, #7
}
 8003002:	4618      	mov	r0, r3
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	e000ed00 	.word	0xe000ed00

08003010 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800301a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800301e:	2b00      	cmp	r3, #0
 8003020:	db0b      	blt.n	800303a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	f003 021f 	and.w	r2, r3, #31
 8003028:	4907      	ldr	r1, [pc, #28]	@ (8003048 <__NVIC_EnableIRQ+0x38>)
 800302a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800302e:	095b      	lsrs	r3, r3, #5
 8003030:	2001      	movs	r0, #1
 8003032:	fa00 f202 	lsl.w	r2, r0, r2
 8003036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	e000e100 	.word	0xe000e100

0800304c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	4603      	mov	r3, r0
 8003054:	6039      	str	r1, [r7, #0]
 8003056:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003058:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800305c:	2b00      	cmp	r3, #0
 800305e:	db0a      	blt.n	8003076 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	b2da      	uxtb	r2, r3
 8003064:	490c      	ldr	r1, [pc, #48]	@ (8003098 <__NVIC_SetPriority+0x4c>)
 8003066:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800306a:	0112      	lsls	r2, r2, #4
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	440b      	add	r3, r1
 8003070:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003074:	e00a      	b.n	800308c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	b2da      	uxtb	r2, r3
 800307a:	4908      	ldr	r1, [pc, #32]	@ (800309c <__NVIC_SetPriority+0x50>)
 800307c:	88fb      	ldrh	r3, [r7, #6]
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	3b04      	subs	r3, #4
 8003084:	0112      	lsls	r2, r2, #4
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	440b      	add	r3, r1
 800308a:	761a      	strb	r2, [r3, #24]
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	e000e100 	.word	0xe000e100
 800309c:	e000ed00 	.word	0xe000ed00

080030a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b089      	sub	sp, #36	@ 0x24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f003 0307 	and.w	r3, r3, #7
 80030b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	f1c3 0307 	rsb	r3, r3, #7
 80030ba:	2b04      	cmp	r3, #4
 80030bc:	bf28      	it	cs
 80030be:	2304      	movcs	r3, #4
 80030c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	3304      	adds	r3, #4
 80030c6:	2b06      	cmp	r3, #6
 80030c8:	d902      	bls.n	80030d0 <NVIC_EncodePriority+0x30>
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	3b03      	subs	r3, #3
 80030ce:	e000      	b.n	80030d2 <NVIC_EncodePriority+0x32>
 80030d0:	2300      	movs	r3, #0
 80030d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d4:	f04f 32ff 	mov.w	r2, #4294967295
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	43da      	mvns	r2, r3
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	401a      	ands	r2, r3
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030e8:	f04f 31ff 	mov.w	r1, #4294967295
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	fa01 f303 	lsl.w	r3, r1, r3
 80030f2:	43d9      	mvns	r1, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f8:	4313      	orrs	r3, r2
         );
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3724      	adds	r7, #36	@ 0x24
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr

08003106 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b082      	sub	sp, #8
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff ff4c 	bl	8002fac <__NVIC_SetPriorityGrouping>
}
 8003114:	bf00      	nop
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
 8003128:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800312a:	f7ff ff63 	bl	8002ff4 <__NVIC_GetPriorityGrouping>
 800312e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	68b9      	ldr	r1, [r7, #8]
 8003134:	6978      	ldr	r0, [r7, #20]
 8003136:	f7ff ffb3 	bl	80030a0 <NVIC_EncodePriority>
 800313a:	4602      	mov	r2, r0
 800313c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003140:	4611      	mov	r1, r2
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff ff82 	bl	800304c <__NVIC_SetPriority>
}
 8003148:	bf00      	nop
 800314a:	3718      	adds	r7, #24
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800315a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff ff56 	bl	8003010 <__NVIC_EnableIRQ>
}
 8003164:	bf00      	nop
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3b01      	subs	r3, #1
 8003178:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800317c:	d301      	bcc.n	8003182 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800317e:	2301      	movs	r3, #1
 8003180:	e00d      	b.n	800319e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003182:	4a0a      	ldr	r2, [pc, #40]	@ (80031ac <HAL_SYSTICK_Config+0x40>)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3b01      	subs	r3, #1
 8003188:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800318a:	4b08      	ldr	r3, [pc, #32]	@ (80031ac <HAL_SYSTICK_Config+0x40>)
 800318c:	2200      	movs	r2, #0
 800318e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003190:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <HAL_SYSTICK_Config+0x40>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a05      	ldr	r2, [pc, #20]	@ (80031ac <HAL_SYSTICK_Config+0x40>)
 8003196:	f043 0303 	orr.w	r3, r3, #3
 800319a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	e000e010 	.word	0xe000e010

080031b0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d844      	bhi.n	8003248 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80031be:	a201      	add	r2, pc, #4	@ (adr r2, 80031c4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80031c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c4:	080031e7 	.word	0x080031e7
 80031c8:	08003205 	.word	0x08003205
 80031cc:	08003227 	.word	0x08003227
 80031d0:	08003249 	.word	0x08003249
 80031d4:	080031d9 	.word	0x080031d9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80031d8:	4b1f      	ldr	r3, [pc, #124]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80031de:	f043 0304 	orr.w	r3, r3, #4
 80031e2:	6013      	str	r3, [r2, #0]
      break;
 80031e4:	e031      	b.n	800324a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80031e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80031ec:	f023 0304 	bic.w	r3, r3, #4
 80031f0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80031f2:	4b1a      	ldr	r3, [pc, #104]	@ (800325c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80031f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80031f8:	4a18      	ldr	r2, [pc, #96]	@ (800325c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80031fa:	f023 030c 	bic.w	r3, r3, #12
 80031fe:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003202:	e022      	b.n	800324a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003204:	4b14      	ldr	r3, [pc, #80]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a13      	ldr	r2, [pc, #76]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800320a:	f023 0304 	bic.w	r3, r3, #4
 800320e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003210:	4b12      	ldr	r3, [pc, #72]	@ (800325c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003212:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003216:	f023 030c 	bic.w	r3, r3, #12
 800321a:	4a10      	ldr	r2, [pc, #64]	@ (800325c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800321c:	f043 0304 	orr.w	r3, r3, #4
 8003220:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003224:	e011      	b.n	800324a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003226:	4b0c      	ldr	r3, [pc, #48]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a0b      	ldr	r2, [pc, #44]	@ (8003258 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800322c:	f023 0304 	bic.w	r3, r3, #4
 8003230:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003232:	4b0a      	ldr	r3, [pc, #40]	@ (800325c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003234:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003238:	f023 030c 	bic.w	r3, r3, #12
 800323c:	4a07      	ldr	r2, [pc, #28]	@ (800325c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800323e:	f043 0308 	orr.w	r3, r3, #8
 8003242:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003246:	e000      	b.n	800324a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003248:	bf00      	nop
  }
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000e010 	.word	0xe000e010
 800325c:	44020c00 	.word	0x44020c00

08003260 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003266:	4b17      	ldr	r3, [pc, #92]	@ (80032c4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0304 	and.w	r3, r3, #4
 800326e:	2b00      	cmp	r3, #0
 8003270:	d002      	beq.n	8003278 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003272:	2304      	movs	r3, #4
 8003274:	607b      	str	r3, [r7, #4]
 8003276:	e01e      	b.n	80032b6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003278:	4b13      	ldr	r3, [pc, #76]	@ (80032c8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800327a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800327e:	f003 030c 	and.w	r3, r3, #12
 8003282:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	2b08      	cmp	r3, #8
 8003288:	d00f      	beq.n	80032aa <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b08      	cmp	r3, #8
 800328e:	d80f      	bhi.n	80032b0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	2b04      	cmp	r3, #4
 800329a:	d003      	beq.n	80032a4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800329c:	e008      	b.n	80032b0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800329e:	2300      	movs	r3, #0
 80032a0:	607b      	str	r3, [r7, #4]
        break;
 80032a2:	e008      	b.n	80032b6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80032a4:	2301      	movs	r3, #1
 80032a6:	607b      	str	r3, [r7, #4]
        break;
 80032a8:	e005      	b.n	80032b6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80032aa:	2302      	movs	r3, #2
 80032ac:	607b      	str	r3, [r7, #4]
        break;
 80032ae:	e002      	b.n	80032b6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80032b0:	2300      	movs	r3, #0
 80032b2:	607b      	str	r3, [r7, #4]
        break;
 80032b4:	bf00      	nop
    }
  }
  return systick_source;
 80032b6:	687b      	ldr	r3, [r7, #4]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	e000e010 	.word	0xe000e010
 80032c8:	44020c00 	.word	0x44020c00

080032cc <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80032d4:	f7fe feda 	bl	800208c <HAL_GetTick>
 80032d8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e06b      	b.n	80033bc <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d008      	beq.n	8003302 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2220      	movs	r2, #32
 80032f4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e05c      	b.n	80033bc <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	695a      	ldr	r2, [r3, #20]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f042 0204 	orr.w	r2, r2, #4
 8003310:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2205      	movs	r2, #5
 8003316:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800331a:	e020      	b.n	800335e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800331c:	f7fe feb6 	bl	800208c <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b05      	cmp	r3, #5
 8003328:	d919      	bls.n	800335e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332e:	f043 0210 	orr.w	r2, r3, #16
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2203      	movs	r2, #3
 800333a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003346:	2b00      	cmp	r3, #0
 8003348:	d003      	beq.n	8003352 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800334e:	2201      	movs	r2, #1
 8003350:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e02e      	b.n	80033bc <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0d7      	beq.n	800331c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	695a      	ldr	r2, [r3, #20]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f042 0202 	orr.w	r2, r2, #2
 800337a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2204      	movs	r2, #4
 8003380:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800338c:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800339a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d007      	beq.n	80033b2 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033a6:	2201      	movs	r2, #1
 80033a8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2200      	movs	r2, #0
 80033b0:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e019      	b.n	800340a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d004      	beq.n	80033ec <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2220      	movs	r2, #32
 80033e6:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e00e      	b.n	800340a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2204      	movs	r2, #4
 80033f0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6812      	ldr	r2, [r2, #0]
 80033fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003402:	f043 0304 	orr.w	r3, r3, #4
 8003406:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
	...

08003418 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003422:	2300      	movs	r3, #0
 8003424:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003426:	e142      	b.n	80036ae <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	2101      	movs	r1, #1
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	fa01 f303 	lsl.w	r3, r1, r3
 8003434:	4013      	ands	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8134 	beq.w	80036a8 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	2b02      	cmp	r3, #2
 8003446:	d003      	beq.n	8003450 <HAL_GPIO_Init+0x38>
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b12      	cmp	r3, #18
 800344e:	d125      	bne.n	800349c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	08da      	lsrs	r2, r3, #3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3208      	adds	r2, #8
 8003458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800345c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	f003 0307 	and.w	r3, r3, #7
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	220f      	movs	r2, #15
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	43db      	mvns	r3, r3
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	4013      	ands	r3, r2
 8003472:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	f003 020f 	and.w	r2, r3, #15
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	4313      	orrs	r3, r2
 800348c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	08da      	lsrs	r2, r3, #3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	3208      	adds	r2, #8
 8003496:	6979      	ldr	r1, [r7, #20]
 8003498:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	2203      	movs	r2, #3
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4013      	ands	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f003 0203 	and.w	r2, r3, #3
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	697a      	ldr	r2, [r7, #20]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d00b      	beq.n	80034f0 <HAL_GPIO_Init+0xd8>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d007      	beq.n	80034f0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034e4:	2b11      	cmp	r3, #17
 80034e6:	d003      	beq.n	80034f0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	2b12      	cmp	r3, #18
 80034ee:	d130      	bne.n	8003552 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	2203      	movs	r2, #3
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4013      	ands	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	68da      	ldr	r2, [r3, #12]
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	4313      	orrs	r3, r2
 8003518:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003526:	2201      	movs	r2, #1
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	43db      	mvns	r3, r3
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	4013      	ands	r3, r2
 8003534:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	091b      	lsrs	r3, r3, #4
 800353c:	f003 0201 	and.w	r2, r3, #1
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	4313      	orrs	r3, r2
 800354a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	2b03      	cmp	r3, #3
 800355c:	d109      	bne.n	8003572 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003566:	2b03      	cmp	r3, #3
 8003568:	d11b      	bne.n	80035a2 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d017      	beq.n	80035a2 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2203      	movs	r2, #3
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	4013      	ands	r3, r2
 8003588:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	4313      	orrs	r3, r2
 800359a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d07c      	beq.n	80036a8 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80035ae:	4a47      	ldr	r2, [pc, #284]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	089b      	lsrs	r3, r3, #2
 80035b4:	3318      	adds	r3, #24
 80035b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ba:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	220f      	movs	r2, #15
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43db      	mvns	r3, r3
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	4013      	ands	r3, r2
 80035d0:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	0a9a      	lsrs	r2, r3, #10
 80035d6:	4b3e      	ldr	r3, [pc, #248]	@ (80036d0 <HAL_GPIO_Init+0x2b8>)
 80035d8:	4013      	ands	r3, r2
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	f002 0203 	and.w	r2, r2, #3
 80035e0:	00d2      	lsls	r2, r2, #3
 80035e2:	4093      	lsls	r3, r2
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80035ea:	4938      	ldr	r1, [pc, #224]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	089b      	lsrs	r3, r3, #2
 80035f0:	3318      	adds	r3, #24
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80035f8:	4b34      	ldr	r3, [pc, #208]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	43db      	mvns	r3, r3
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	4013      	ands	r3, r2
 8003606:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800361c:	4a2b      	ldr	r2, [pc, #172]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003622:	4b2a      	ldr	r3, [pc, #168]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	43db      	mvns	r3, r3
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	4013      	ands	r3, r2
 8003630:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4313      	orrs	r3, r2
 8003644:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003646:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800364c:	4b1f      	ldr	r3, [pc, #124]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 800364e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003652:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	43db      	mvns	r3, r3
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	4013      	ands	r3, r2
 800365c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003672:	4a16      	ldr	r2, [pc, #88]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800367a:	4b14      	ldr	r3, [pc, #80]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 800367c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003680:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	43db      	mvns	r3, r3
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4013      	ands	r3, r2
 800368a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	4313      	orrs	r3, r2
 800369e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80036a0:	4a0a      	ldr	r2, [pc, #40]	@ (80036cc <HAL_GPIO_Init+0x2b4>)
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	3301      	adds	r3, #1
 80036ac:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	fa22 f303 	lsr.w	r3, r2, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f47f aeb5 	bne.w	8003428 <HAL_GPIO_Init+0x10>
  }
}
 80036be:	bf00      	nop
 80036c0:	bf00      	nop
 80036c2:	371c      	adds	r7, #28
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	44022000 	.word	0x44022000
 80036d0:	002f7f7f 	.word	0x002f7f7f

080036d4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80036d8:	4b05      	ldr	r3, [pc, #20]	@ (80036f0 <HAL_ICACHE_Enable+0x1c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a04      	ldr	r2, [pc, #16]	@ (80036f0 <HAL_ICACHE_Enable+0x1c>)
 80036de:	f043 0301 	orr.w	r3, r3, #1
 80036e2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	40030400 	.word	0x40030400

080036f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b088      	sub	sp, #32
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d102      	bne.n	8003708 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	f000 bc28 	b.w	8003f58 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003708:	4b94      	ldr	r3, [pc, #592]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800370a:	69db      	ldr	r3, [r3, #28]
 800370c:	f003 0318 	and.w	r3, r3, #24
 8003710:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003712:	4b92      	ldr	r3, [pc, #584]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003716:	f003 0303 	and.w	r3, r3, #3
 800371a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0310 	and.w	r3, r3, #16
 8003724:	2b00      	cmp	r3, #0
 8003726:	d05b      	beq.n	80037e0 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	2b08      	cmp	r3, #8
 800372c:	d005      	beq.n	800373a <HAL_RCC_OscConfig+0x46>
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	2b18      	cmp	r3, #24
 8003732:	d114      	bne.n	800375e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b02      	cmp	r3, #2
 8003738:	d111      	bne.n	800375e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d102      	bne.n	8003748 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	f000 bc08 	b.w	8003f58 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003748:	4b84      	ldr	r3, [pc, #528]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	041b      	lsls	r3, r3, #16
 8003756:	4981      	ldr	r1, [pc, #516]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003758:	4313      	orrs	r3, r2
 800375a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800375c:	e040      	b.n	80037e0 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d023      	beq.n	80037ae <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003766:	4b7d      	ldr	r3, [pc, #500]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a7c      	ldr	r2, [pc, #496]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800376c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003772:	f7fe fc8b 	bl	800208c <HAL_GetTick>
 8003776:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003778:	e008      	b.n	800378c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800377a:	f7fe fc87 	bl	800208c <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e3e5      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800378c:	4b73      	ldr	r3, [pc, #460]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003794:	2b00      	cmp	r3, #0
 8003796:	d0f0      	beq.n	800377a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003798:	4b70      	ldr	r3, [pc, #448]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	041b      	lsls	r3, r3, #16
 80037a6:	496d      	ldr	r1, [pc, #436]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	618b      	str	r3, [r1, #24]
 80037ac:	e018      	b.n	80037e0 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80037ae:	4b6b      	ldr	r3, [pc, #428]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a6a      	ldr	r2, [pc, #424]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80037b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ba:	f7fe fc67 	bl	800208c <HAL_GetTick>
 80037be:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80037c2:	f7fe fc63 	bl	800208c <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e3c1      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80037d4:	4b61      	ldr	r3, [pc, #388]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1f0      	bne.n	80037c2 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f000 80a0 	beq.w	800392e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	2b10      	cmp	r3, #16
 80037f2:	d005      	beq.n	8003800 <HAL_RCC_OscConfig+0x10c>
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	2b18      	cmp	r3, #24
 80037f8:	d109      	bne.n	800380e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	d106      	bne.n	800380e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	f040 8092 	bne.w	800392e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e3a4      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003816:	d106      	bne.n	8003826 <HAL_RCC_OscConfig+0x132>
 8003818:	4b50      	ldr	r3, [pc, #320]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a4f      	ldr	r2, [pc, #316]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800381e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003822:	6013      	str	r3, [r2, #0]
 8003824:	e058      	b.n	80038d8 <HAL_RCC_OscConfig+0x1e4>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d112      	bne.n	8003854 <HAL_RCC_OscConfig+0x160>
 800382e:	4b4b      	ldr	r3, [pc, #300]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a4a      	ldr	r2, [pc, #296]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003838:	6013      	str	r3, [r2, #0]
 800383a:	4b48      	ldr	r3, [pc, #288]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a47      	ldr	r2, [pc, #284]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003840:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003844:	6013      	str	r3, [r2, #0]
 8003846:	4b45      	ldr	r3, [pc, #276]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a44      	ldr	r2, [pc, #272]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800384c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003850:	6013      	str	r3, [r2, #0]
 8003852:	e041      	b.n	80038d8 <HAL_RCC_OscConfig+0x1e4>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800385c:	d112      	bne.n	8003884 <HAL_RCC_OscConfig+0x190>
 800385e:	4b3f      	ldr	r3, [pc, #252]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a3e      	ldr	r2, [pc, #248]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003864:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003868:	6013      	str	r3, [r2, #0]
 800386a:	4b3c      	ldr	r3, [pc, #240]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a3b      	ldr	r2, [pc, #236]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003870:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003874:	6013      	str	r3, [r2, #0]
 8003876:	4b39      	ldr	r3, [pc, #228]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a38      	ldr	r2, [pc, #224]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800387c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	e029      	b.n	80038d8 <HAL_RCC_OscConfig+0x1e4>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800388c:	d112      	bne.n	80038b4 <HAL_RCC_OscConfig+0x1c0>
 800388e:	4b33      	ldr	r3, [pc, #204]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a32      	ldr	r2, [pc, #200]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003894:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	4b30      	ldr	r3, [pc, #192]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a2f      	ldr	r2, [pc, #188]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038a4:	6013      	str	r3, [r2, #0]
 80038a6:	4b2d      	ldr	r3, [pc, #180]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a2c      	ldr	r2, [pc, #176]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	e011      	b.n	80038d8 <HAL_RCC_OscConfig+0x1e4>
 80038b4:	4b29      	ldr	r3, [pc, #164]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a28      	ldr	r2, [pc, #160]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038be:	6013      	str	r3, [r2, #0]
 80038c0:	4b26      	ldr	r3, [pc, #152]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a25      	ldr	r2, [pc, #148]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	4b23      	ldr	r3, [pc, #140]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a22      	ldr	r2, [pc, #136]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038d2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80038d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d013      	beq.n	8003908 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e0:	f7fe fbd4 	bl	800208c <HAL_GetTick>
 80038e4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80038e8:	f7fe fbd0 	bl	800208c <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b64      	cmp	r3, #100	@ 0x64
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e32e      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038fa:	4b18      	ldr	r3, [pc, #96]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0x1f4>
 8003906:	e012      	b.n	800392e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003908:	f7fe fbc0 	bl	800208c <HAL_GetTick>
 800390c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003910:	f7fe fbbc 	bl	800208c <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	@ 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e31a      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003922:	4b0e      	ldr	r3, [pc, #56]	@ (800395c <HAL_RCC_OscConfig+0x268>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 809a 	beq.w	8003a70 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d005      	beq.n	800394e <HAL_RCC_OscConfig+0x25a>
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	2b18      	cmp	r3, #24
 8003946:	d149      	bne.n	80039dc <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d146      	bne.n	80039dc <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d104      	bne.n	8003960 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e2fe      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
 800395a:	bf00      	nop
 800395c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d11c      	bne.n	80039a0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003966:	4b9a      	ldr	r3, [pc, #616]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0218 	and.w	r2, r3, #24
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	429a      	cmp	r2, r3
 8003974:	d014      	beq.n	80039a0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003976:	4b96      	ldr	r3, [pc, #600]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f023 0218 	bic.w	r2, r3, #24
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	4993      	ldr	r1, [pc, #588]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003984:	4313      	orrs	r3, r2
 8003986:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003988:	f000 fdd0 	bl	800452c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800398c:	4b91      	ldr	r3, [pc, #580]	@ (8003bd4 <HAL_RCC_OscConfig+0x4e0>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f7fe faf1 	bl	8001f78 <HAL_InitTick>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e2db      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a0:	f7fe fb74 	bl	800208c <HAL_GetTick>
 80039a4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80039a8:	f7fe fb70 	bl	800208c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e2ce      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039ba:	4b85      	ldr	r3, [pc, #532]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80039c6:	4b82      	ldr	r3, [pc, #520]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	041b      	lsls	r3, r3, #16
 80039d4:	497e      	ldr	r1, [pc, #504]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80039da:	e049      	b.n	8003a70 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d02c      	beq.n	8003a3e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80039e4:	4b7a      	ldr	r3, [pc, #488]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f023 0218 	bic.w	r2, r3, #24
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	4977      	ldr	r1, [pc, #476]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80039f6:	4b76      	ldr	r3, [pc, #472]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a75      	ldr	r2, [pc, #468]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 80039fc:	f043 0301 	orr.w	r3, r3, #1
 8003a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a02:	f7fe fb43 	bl	800208c <HAL_GetTick>
 8003a06:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003a0a:	f7fe fb3f 	bl	800208c <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e29d      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a1c:	4b6c      	ldr	r3, [pc, #432]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d0f0      	beq.n	8003a0a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003a28:	4b69      	ldr	r3, [pc, #420]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	695b      	ldr	r3, [r3, #20]
 8003a34:	041b      	lsls	r3, r3, #16
 8003a36:	4966      	ldr	r1, [pc, #408]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	610b      	str	r3, [r1, #16]
 8003a3c:	e018      	b.n	8003a70 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a3e:	4b64      	ldr	r3, [pc, #400]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a63      	ldr	r2, [pc, #396]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a44:	f023 0301 	bic.w	r3, r3, #1
 8003a48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4a:	f7fe fb1f 	bl	800208c <HAL_GetTick>
 8003a4e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003a52:	f7fe fb1b 	bl	800208c <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e279      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a64:	4b5a      	ldr	r3, [pc, #360]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1f0      	bne.n	8003a52 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d03c      	beq.n	8003af6 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d01c      	beq.n	8003abe <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a84:	4b52      	ldr	r3, [pc, #328]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a8a:	4a51      	ldr	r2, [pc, #324]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003a8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a94:	f7fe fafa 	bl	800208c <HAL_GetTick>
 8003a98:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003a9a:	e008      	b.n	8003aae <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003a9c:	f7fe faf6 	bl	800208c <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e254      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003aae:	4b48      	ldr	r3, [pc, #288]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003ab0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ab4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d0ef      	beq.n	8003a9c <HAL_RCC_OscConfig+0x3a8>
 8003abc:	e01b      	b.n	8003af6 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003abe:	4b44      	ldr	r3, [pc, #272]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003ac0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ac4:	4a42      	ldr	r2, [pc, #264]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003ac6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003aca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ace:	f7fe fadd 	bl	800208c <HAL_GetTick>
 8003ad2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003ad4:	e008      	b.n	8003ae8 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003ad6:	f7fe fad9 	bl	800208c <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e237      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003ae8:	4b39      	ldr	r3, [pc, #228]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003aea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003aee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1ef      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0304 	and.w	r3, r3, #4
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 80d2 	beq.w	8003ca8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003b04:	4b34      	ldr	r3, [pc, #208]	@ (8003bd8 <HAL_RCC_OscConfig+0x4e4>)
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d118      	bne.n	8003b42 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003b10:	4b31      	ldr	r3, [pc, #196]	@ (8003bd8 <HAL_RCC_OscConfig+0x4e4>)
 8003b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b14:	4a30      	ldr	r2, [pc, #192]	@ (8003bd8 <HAL_RCC_OscConfig+0x4e4>)
 8003b16:	f043 0301 	orr.w	r3, r3, #1
 8003b1a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b1c:	f7fe fab6 	bl	800208c <HAL_GetTick>
 8003b20:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b24:	f7fe fab2 	bl	800208c <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e210      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003b36:	4b28      	ldr	r3, [pc, #160]	@ (8003bd8 <HAL_RCC_OscConfig+0x4e4>)
 8003b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d108      	bne.n	8003b5c <HAL_RCC_OscConfig+0x468>
 8003b4a:	4b21      	ldr	r3, [pc, #132]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b50:	4a1f      	ldr	r2, [pc, #124]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b52:	f043 0301 	orr.w	r3, r3, #1
 8003b56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b5a:	e074      	b.n	8003c46 <HAL_RCC_OscConfig+0x552>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d118      	bne.n	8003b96 <HAL_RCC_OscConfig+0x4a2>
 8003b64:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b6a:	4a19      	ldr	r2, [pc, #100]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b6c:	f023 0301 	bic.w	r3, r3, #1
 8003b70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b74:	4b16      	ldr	r3, [pc, #88]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b7a:	4a15      	ldr	r2, [pc, #84]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b84:	4b12      	ldr	r3, [pc, #72]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b8a:	4a11      	ldr	r2, [pc, #68]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003b8c:	f023 0304 	bic.w	r3, r3, #4
 8003b90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b94:	e057      	b.n	8003c46 <HAL_RCC_OscConfig+0x552>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b05      	cmp	r3, #5
 8003b9c:	d11e      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4e8>
 8003b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003ba0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003ba6:	f043 0304 	orr.w	r3, r3, #4
 8003baa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003bae:	4b08      	ldr	r3, [pc, #32]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bb4:	4a06      	ldr	r2, [pc, #24]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003bb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003bbe:	4b04      	ldr	r3, [pc, #16]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003bc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bc4:	4a02      	ldr	r2, [pc, #8]	@ (8003bd0 <HAL_RCC_OscConfig+0x4dc>)
 8003bc6:	f043 0301 	orr.w	r3, r3, #1
 8003bca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003bce:	e03a      	b.n	8003c46 <HAL_RCC_OscConfig+0x552>
 8003bd0:	44020c00 	.word	0x44020c00
 8003bd4:	20000004 	.word	0x20000004
 8003bd8:	44020800 	.word	0x44020800
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	2b85      	cmp	r3, #133	@ 0x85
 8003be2:	d118      	bne.n	8003c16 <HAL_RCC_OscConfig+0x522>
 8003be4:	4ba2      	ldr	r3, [pc, #648]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003be6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bea:	4aa1      	ldr	r2, [pc, #644]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003bec:	f043 0304 	orr.w	r3, r3, #4
 8003bf0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003bf4:	4b9e      	ldr	r3, [pc, #632]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bfa:	4a9d      	ldr	r2, [pc, #628]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003bfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003c04:	4b9a      	ldr	r3, [pc, #616]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c0a:	4a99      	ldr	r2, [pc, #612]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c0c:	f043 0301 	orr.w	r3, r3, #1
 8003c10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003c14:	e017      	b.n	8003c46 <HAL_RCC_OscConfig+0x552>
 8003c16:	4b96      	ldr	r3, [pc, #600]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c1c:	4a94      	ldr	r2, [pc, #592]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c1e:	f023 0301 	bic.w	r3, r3, #1
 8003c22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003c26:	4b92      	ldr	r3, [pc, #584]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c2c:	4a90      	ldr	r2, [pc, #576]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c2e:	f023 0304 	bic.w	r3, r3, #4
 8003c32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003c36:	4b8e      	ldr	r3, [pc, #568]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c3c:	4a8c      	ldr	r2, [pc, #560]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d016      	beq.n	8003c7c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c4e:	f7fe fa1d 	bl	800208c <HAL_GetTick>
 8003c52:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c54:	e00a      	b.n	8003c6c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c56:	f7fe fa19 	bl	800208c <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e175      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c6c:	4b80      	ldr	r3, [pc, #512]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0ed      	beq.n	8003c56 <HAL_RCC_OscConfig+0x562>
 8003c7a:	e015      	b.n	8003ca8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c7c:	f7fe fa06 	bl	800208c <HAL_GetTick>
 8003c80:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c82:	e00a      	b.n	8003c9a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c84:	f7fe fa02 	bl	800208c <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e15e      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c9a:	4b75      	ldr	r3, [pc, #468]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003c9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1ed      	bne.n	8003c84 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0320 	and.w	r3, r3, #32
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d036      	beq.n	8003d22 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d019      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003cc2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003cc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc8:	f7fe f9e0 	bl	800208c <HAL_GetTick>
 8003ccc:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003cd0:	f7fe f9dc 	bl	800208c <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e13a      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003ce2:	4b63      	ldr	r3, [pc, #396]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0f0      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x5dc>
 8003cee:	e018      	b.n	8003d22 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003cf0:	4b5f      	ldr	r3, [pc, #380]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a5e      	ldr	r2, [pc, #376]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003cf6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cfa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfc:	f7fe f9c6 	bl	800208c <HAL_GetTick>
 8003d00:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003d04:	f7fe f9c2 	bl	800208c <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e120      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003d16:	4b56      	ldr	r3, [pc, #344]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f0      	bne.n	8003d04 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 8115 	beq.w	8003f56 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	2b18      	cmp	r3, #24
 8003d30:	f000 80af 	beq.w	8003e92 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	f040 8086 	bne.w	8003e4a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003d3e:	4b4c      	ldr	r3, [pc, #304]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a4b      	ldr	r2, [pc, #300]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003d44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d4a:	f7fe f99f 	bl	800208c <HAL_GetTick>
 8003d4e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003d50:	e008      	b.n	8003d64 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003d52:	f7fe f99b 	bl	800208c <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d901      	bls.n	8003d64 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e0f9      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003d64:	4b42      	ldr	r3, [pc, #264]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1f0      	bne.n	8003d52 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003d70:	4b3f      	ldr	r3, [pc, #252]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d78:	f023 0303 	bic.w	r3, r3, #3
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d84:	0212      	lsls	r2, r2, #8
 8003d86:	430a      	orrs	r2, r1
 8003d88:	4939      	ldr	r1, [pc, #228]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	628b      	str	r3, [r1, #40]	@ 0x28
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d92:	3b01      	subs	r3, #1
 8003d94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	025b      	lsls	r3, r3, #9
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da8:	3b01      	subs	r3, #1
 8003daa:	041b      	lsls	r3, r3, #16
 8003dac:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003db0:	431a      	orrs	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	3b01      	subs	r3, #1
 8003db8:	061b      	lsls	r3, r3, #24
 8003dba:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003dbe:	492c      	ldr	r1, [pc, #176]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc8:	4a29      	ldr	r2, [pc, #164]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003dca:	f023 0310 	bic.w	r3, r3, #16
 8003dce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dd4:	4a26      	ldr	r2, [pc, #152]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003dd6:	00db      	lsls	r3, r3, #3
 8003dd8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003dda:	4b25      	ldr	r3, [pc, #148]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dde:	4a24      	ldr	r2, [pc, #144]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003de0:	f043 0310 	orr.w	r3, r3, #16
 8003de4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003de6:	4b22      	ldr	r3, [pc, #136]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dea:	f023 020c 	bic.w	r2, r3, #12
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df2:	491f      	ldr	r1, [pc, #124]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003df8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfc:	f023 0220 	bic.w	r2, r3, #32
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e04:	491a      	ldr	r1, [pc, #104]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003e0a:	4b19      	ldr	r3, [pc, #100]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0e:	4a18      	ldr	r2, [pc, #96]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e14:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003e16:	4b16      	ldr	r3, [pc, #88]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a15      	ldr	r2, [pc, #84]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e22:	f7fe f933 	bl	800208c <HAL_GetTick>
 8003e26:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003e2a:	f7fe f92f 	bl	800208c <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e08d      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d0f0      	beq.n	8003e2a <HAL_RCC_OscConfig+0x736>
 8003e48:	e085      	b.n	8003f56 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003e4a:	4b09      	ldr	r3, [pc, #36]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a08      	ldr	r2, [pc, #32]	@ (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003e50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e56:	f7fe f919 	bl	800208c <HAL_GetTick>
 8003e5a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003e5c:	e00a      	b.n	8003e74 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003e5e:	f7fe f915 	bl	800208c <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d903      	bls.n	8003e74 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e073      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
 8003e70:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003e74:	4b3a      	ldr	r3, [pc, #232]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1ee      	bne.n	8003e5e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003e80:	4b37      	ldr	r3, [pc, #220]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e84:	4a36      	ldr	r2, [pc, #216]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003e86:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003e8a:	f023 0303 	bic.w	r3, r3, #3
 8003e8e:	6293      	str	r3, [r2, #40]	@ 0x28
 8003e90:	e061      	b.n	8003f56 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003e92:	4b33      	ldr	r3, [pc, #204]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e96:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003e98:	4b31      	ldr	r3, [pc, #196]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e9c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d031      	beq.n	8003f0a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	f003 0203 	and.w	r2, r3, #3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d12a      	bne.n	8003f0a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	0a1b      	lsrs	r3, r3, #8
 8003eb8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d122      	bne.n	8003f0a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ece:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d11a      	bne.n	8003f0a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	0a5b      	lsrs	r3, r3, #9
 8003ed8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d111      	bne.n	8003f0a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	0c1b      	lsrs	r3, r3, #16
 8003eea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d108      	bne.n	8003f0a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	0e1b      	lsrs	r3, r3, #24
 8003efc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f04:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d001      	beq.n	8003f0e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e024      	b.n	8003f58 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003f0e:	4b14      	ldr	r3, [pc, #80]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f12:	08db      	lsrs	r3, r3, #3
 8003f14:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d01a      	beq.n	8003f56 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003f20:	4b0f      	ldr	r3, [pc, #60]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f24:	4a0e      	ldr	r2, [pc, #56]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003f26:	f023 0310 	bic.w	r3, r3, #16
 8003f2a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2c:	f7fe f8ae 	bl	800208c <HAL_GetTick>
 8003f30:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003f32:	bf00      	nop
 8003f34:	f7fe f8aa 	bl	800208c <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d0f9      	beq.n	8003f34 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f44:	4a06      	ldr	r2, [pc, #24]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003f4a:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4e:	4a04      	ldr	r2, [pc, #16]	@ (8003f60 <HAL_RCC_OscConfig+0x86c>)
 8003f50:	f043 0310 	orr.w	r3, r3, #16
 8003f54:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3720      	adds	r7, #32
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	44020c00 	.word	0x44020c00

08003f64 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e19e      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f78:	4b83      	ldr	r3, [pc, #524]	@ (8004188 <HAL_RCC_ClockConfig+0x224>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 030f 	and.w	r3, r3, #15
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d910      	bls.n	8003fa8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f86:	4b80      	ldr	r3, [pc, #512]	@ (8004188 <HAL_RCC_ClockConfig+0x224>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f023 020f 	bic.w	r2, r3, #15
 8003f8e:	497e      	ldr	r1, [pc, #504]	@ (8004188 <HAL_RCC_ClockConfig+0x224>)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f96:	4b7c      	ldr	r3, [pc, #496]	@ (8004188 <HAL_RCC_ClockConfig+0x224>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e186      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d012      	beq.n	8003fda <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	695a      	ldr	r2, [r3, #20]
 8003fb8:	4b74      	ldr	r3, [pc, #464]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	0a1b      	lsrs	r3, r3, #8
 8003fbe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d909      	bls.n	8003fda <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003fc6:	4b71      	ldr	r3, [pc, #452]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	021b      	lsls	r3, r3, #8
 8003fd4:	496d      	ldr	r1, [pc, #436]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d012      	beq.n	800400c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	691a      	ldr	r2, [r3, #16]
 8003fea:	4b68      	ldr	r3, [pc, #416]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	091b      	lsrs	r3, r3, #4
 8003ff0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d909      	bls.n	800400c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003ff8:	4b64      	ldr	r3, [pc, #400]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	011b      	lsls	r3, r3, #4
 8004006:	4961      	ldr	r1, [pc, #388]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004008:	4313      	orrs	r3, r2
 800400a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0304 	and.w	r3, r3, #4
 8004014:	2b00      	cmp	r3, #0
 8004016:	d010      	beq.n	800403a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68da      	ldr	r2, [r3, #12]
 800401c:	4b5b      	ldr	r3, [pc, #364]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004024:	429a      	cmp	r2, r3
 8004026:	d908      	bls.n	800403a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004028:	4b58      	ldr	r3, [pc, #352]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	4955      	ldr	r1, [pc, #340]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004036:	4313      	orrs	r3, r2
 8004038:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d010      	beq.n	8004068 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	4b50      	ldr	r3, [pc, #320]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	429a      	cmp	r2, r3
 8004054:	d908      	bls.n	8004068 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004056:	4b4d      	ldr	r3, [pc, #308]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	f023 020f 	bic.w	r2, r3, #15
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	494a      	ldr	r1, [pc, #296]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004064:	4313      	orrs	r3, r2
 8004066:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 8093 	beq.w	800419c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2b03      	cmp	r3, #3
 800407c:	d107      	bne.n	800408e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800407e:	4b43      	ldr	r3, [pc, #268]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d121      	bne.n	80040ce <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e113      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b02      	cmp	r3, #2
 8004094:	d107      	bne.n	80040a6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004096:	4b3d      	ldr	r3, [pc, #244]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d115      	bne.n	80040ce <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e107      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d107      	bne.n	80040be <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80040ae:	4b37      	ldr	r3, [pc, #220]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d109      	bne.n	80040ce <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e0fb      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040be:	4b33      	ldr	r3, [pc, #204]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e0f3      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80040ce:	4b2f      	ldr	r3, [pc, #188]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	f023 0203 	bic.w	r2, r3, #3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	492c      	ldr	r1, [pc, #176]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040e0:	f7fd ffd4 	bl	800208c <HAL_GetTick>
 80040e4:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d112      	bne.n	8004114 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040ee:	e00a      	b.n	8004106 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80040f0:	f7fd ffcc 	bl	800208c <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040fe:	4293      	cmp	r3, r2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e0d7      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004106:	4b21      	ldr	r3, [pc, #132]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	f003 0318 	and.w	r3, r3, #24
 800410e:	2b18      	cmp	r3, #24
 8004110:	d1ee      	bne.n	80040f0 <HAL_RCC_ClockConfig+0x18c>
 8004112:	e043      	b.n	800419c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2b02      	cmp	r3, #2
 800411a:	d112      	bne.n	8004142 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800411c:	e00a      	b.n	8004134 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800411e:	f7fd ffb5 	bl	800208c <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412c:	4293      	cmp	r3, r2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e0c0      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004134:	4b15      	ldr	r3, [pc, #84]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	f003 0318 	and.w	r3, r3, #24
 800413c:	2b10      	cmp	r3, #16
 800413e:	d1ee      	bne.n	800411e <HAL_RCC_ClockConfig+0x1ba>
 8004140:	e02c      	b.n	800419c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d122      	bne.n	8004190 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800414a:	e00a      	b.n	8004162 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800414c:	f7fd ff9e 	bl	800208c <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e0a9      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004162:	4b0a      	ldr	r3, [pc, #40]	@ (800418c <HAL_RCC_ClockConfig+0x228>)
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f003 0318 	and.w	r3, r3, #24
 800416a:	2b08      	cmp	r3, #8
 800416c:	d1ee      	bne.n	800414c <HAL_RCC_ClockConfig+0x1e8>
 800416e:	e015      	b.n	800419c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004170:	f7fd ff8c 	bl	800208c <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800417e:	4293      	cmp	r3, r2
 8004180:	d906      	bls.n	8004190 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e097      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
 8004186:	bf00      	nop
 8004188:	40022000 	.word	0x40022000
 800418c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004190:	4b4b      	ldr	r3, [pc, #300]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	f003 0318 	and.w	r3, r3, #24
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1e9      	bne.n	8004170 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d010      	beq.n	80041ca <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689a      	ldr	r2, [r3, #8]
 80041ac:	4b44      	ldr	r3, [pc, #272]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	f003 030f 	and.w	r3, r3, #15
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d208      	bcs.n	80041ca <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80041b8:	4b41      	ldr	r3, [pc, #260]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	f023 020f 	bic.w	r2, r3, #15
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	493e      	ldr	r1, [pc, #248]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041ca:	4b3e      	ldr	r3, [pc, #248]	@ (80042c4 <HAL_RCC_ClockConfig+0x360>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 030f 	and.w	r3, r3, #15
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d210      	bcs.n	80041fa <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d8:	4b3a      	ldr	r3, [pc, #232]	@ (80042c4 <HAL_RCC_ClockConfig+0x360>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f023 020f 	bic.w	r2, r3, #15
 80041e0:	4938      	ldr	r1, [pc, #224]	@ (80042c4 <HAL_RCC_ClockConfig+0x360>)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e8:	4b36      	ldr	r3, [pc, #216]	@ (80042c4 <HAL_RCC_ClockConfig+0x360>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 030f 	and.w	r3, r3, #15
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d001      	beq.n	80041fa <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e05d      	b.n	80042b6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0304 	and.w	r3, r3, #4
 8004202:	2b00      	cmp	r3, #0
 8004204:	d010      	beq.n	8004228 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68da      	ldr	r2, [r3, #12]
 800420a:	4b2d      	ldr	r3, [pc, #180]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004212:	429a      	cmp	r2, r3
 8004214:	d208      	bcs.n	8004228 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004216:	4b2a      	ldr	r3, [pc, #168]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	4927      	ldr	r1, [pc, #156]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 8004224:	4313      	orrs	r3, r2
 8004226:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d012      	beq.n	800425a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	4b21      	ldr	r3, [pc, #132]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	091b      	lsrs	r3, r3, #4
 800423e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004242:	429a      	cmp	r2, r3
 8004244:	d209      	bcs.n	800425a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004246:	4b1e      	ldr	r3, [pc, #120]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 8004248:	6a1b      	ldr	r3, [r3, #32]
 800424a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	491a      	ldr	r1, [pc, #104]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 8004256:	4313      	orrs	r3, r2
 8004258:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0310 	and.w	r3, r3, #16
 8004262:	2b00      	cmp	r3, #0
 8004264:	d012      	beq.n	800428c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	695a      	ldr	r2, [r3, #20]
 800426a:	4b15      	ldr	r3, [pc, #84]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	0a1b      	lsrs	r3, r3, #8
 8004270:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004274:	429a      	cmp	r2, r3
 8004276:	d209      	bcs.n	800428c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004278:	4b11      	ldr	r3, [pc, #68]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	021b      	lsls	r3, r3, #8
 8004286:	490e      	ldr	r1, [pc, #56]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 8004288:	4313      	orrs	r3, r2
 800428a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800428c:	f000 f822 	bl	80042d4 <HAL_RCC_GetSysClockFreq>
 8004290:	4602      	mov	r2, r0
 8004292:	4b0b      	ldr	r3, [pc, #44]	@ (80042c0 <HAL_RCC_ClockConfig+0x35c>)
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	f003 030f 	and.w	r3, r3, #15
 800429a:	490b      	ldr	r1, [pc, #44]	@ (80042c8 <HAL_RCC_ClockConfig+0x364>)
 800429c:	5ccb      	ldrb	r3, [r1, r3]
 800429e:	fa22 f303 	lsr.w	r3, r2, r3
 80042a2:	4a0a      	ldr	r2, [pc, #40]	@ (80042cc <HAL_RCC_ClockConfig+0x368>)
 80042a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80042a6:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <HAL_RCC_ClockConfig+0x36c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fd fe64 	bl	8001f78 <HAL_InitTick>
 80042b0:	4603      	mov	r3, r0
 80042b2:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80042b4:	7afb      	ldrb	r3, [r7, #11]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3710      	adds	r7, #16
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	44020c00 	.word	0x44020c00
 80042c4:	40022000 	.word	0x40022000
 80042c8:	08011054 	.word	0x08011054
 80042cc:	20000000 	.word	0x20000000
 80042d0:	20000004 	.word	0x20000004

080042d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b089      	sub	sp, #36	@ 0x24
 80042d8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80042da:	4b8c      	ldr	r3, [pc, #560]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 80042dc:	69db      	ldr	r3, [r3, #28]
 80042de:	f003 0318 	and.w	r3, r3, #24
 80042e2:	2b08      	cmp	r3, #8
 80042e4:	d102      	bne.n	80042ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80042e6:	4b8a      	ldr	r3, [pc, #552]	@ (8004510 <HAL_RCC_GetSysClockFreq+0x23c>)
 80042e8:	61fb      	str	r3, [r7, #28]
 80042ea:	e107      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042ec:	4b87      	ldr	r3, [pc, #540]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 80042ee:	69db      	ldr	r3, [r3, #28]
 80042f0:	f003 0318 	and.w	r3, r3, #24
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d112      	bne.n	800431e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80042f8:	4b84      	ldr	r3, [pc, #528]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0320 	and.w	r3, r3, #32
 8004300:	2b00      	cmp	r3, #0
 8004302:	d009      	beq.n	8004318 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004304:	4b81      	ldr	r3, [pc, #516]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	08db      	lsrs	r3, r3, #3
 800430a:	f003 0303 	and.w	r3, r3, #3
 800430e:	4a81      	ldr	r2, [pc, #516]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x240>)
 8004310:	fa22 f303 	lsr.w	r3, r2, r3
 8004314:	61fb      	str	r3, [r7, #28]
 8004316:	e0f1      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004318:	4b7e      	ldr	r3, [pc, #504]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x240>)
 800431a:	61fb      	str	r3, [r7, #28]
 800431c:	e0ee      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800431e:	4b7b      	ldr	r3, [pc, #492]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f003 0318 	and.w	r3, r3, #24
 8004326:	2b10      	cmp	r3, #16
 8004328:	d102      	bne.n	8004330 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800432a:	4b7b      	ldr	r3, [pc, #492]	@ (8004518 <HAL_RCC_GetSysClockFreq+0x244>)
 800432c:	61fb      	str	r3, [r7, #28]
 800432e:	e0e5      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004330:	4b76      	ldr	r3, [pc, #472]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	f003 0318 	and.w	r3, r3, #24
 8004338:	2b18      	cmp	r3, #24
 800433a:	f040 80dd 	bne.w	80044f8 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800433e:	4b73      	ldr	r3, [pc, #460]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004348:	4b70      	ldr	r3, [pc, #448]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 800434a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800434c:	0a1b      	lsrs	r3, r3, #8
 800434e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004352:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004354:	4b6d      	ldr	r3, [pc, #436]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004358:	091b      	lsrs	r3, r3, #4
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004360:	4b6a      	ldr	r3, [pc, #424]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004364:	08db      	lsrs	r3, r3, #3
 8004366:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	fb02 f303 	mul.w	r3, r2, r3
 8004370:	ee07 3a90 	vmov	s15, r3
 8004374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004378:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	2b00      	cmp	r3, #0
 8004380:	f000 80b7 	beq.w	80044f2 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d003      	beq.n	8004392 <HAL_RCC_GetSysClockFreq+0xbe>
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2b03      	cmp	r3, #3
 800438e:	d056      	beq.n	800443e <HAL_RCC_GetSysClockFreq+0x16a>
 8004390:	e077      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004392:	4b5e      	ldr	r3, [pc, #376]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0320 	and.w	r3, r3, #32
 800439a:	2b00      	cmp	r3, #0
 800439c:	d02d      	beq.n	80043fa <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800439e:	4b5b      	ldr	r3, [pc, #364]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	08db      	lsrs	r3, r3, #3
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	4a5a      	ldr	r2, [pc, #360]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x240>)
 80043aa:	fa22 f303 	lsr.w	r3, r2, r3
 80043ae:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	ee07 3a90 	vmov	s15, r3
 80043b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	ee07 3a90 	vmov	s15, r3
 80043c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043c8:	4b50      	ldr	r3, [pc, #320]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 80043ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043d0:	ee07 3a90 	vmov	s15, r3
 80043d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80043d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80043dc:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800451c <HAL_RCC_GetSysClockFreq+0x248>
 80043e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80043e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80043e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80043f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043f4:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80043f8:	e065      	b.n	80044c6 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	ee07 3a90 	vmov	s15, r3
 8004400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004404:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004520 <HAL_RCC_GetSysClockFreq+0x24c>
 8004408:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800440c:	4b3f      	ldr	r3, [pc, #252]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 800440e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004414:	ee07 3a90 	vmov	s15, r3
 8004418:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800441c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004420:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800451c <HAL_RCC_GetSysClockFreq+0x248>
 8004424:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004428:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800442c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004430:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004438:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800443c:	e043      	b.n	80044c6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	ee07 3a90 	vmov	s15, r3
 8004444:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004448:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004524 <HAL_RCC_GetSysClockFreq+0x250>
 800444c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004450:	4b2e      	ldr	r3, [pc, #184]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004458:	ee07 3a90 	vmov	s15, r3
 800445c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004460:	ed97 6a02 	vldr	s12, [r7, #8]
 8004464:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800451c <HAL_RCC_GetSysClockFreq+0x248>
 8004468:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800446c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004470:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004474:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800447c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004480:	e021      	b.n	80044c6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	ee07 3a90 	vmov	s15, r3
 8004488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800448c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004528 <HAL_RCC_GetSysClockFreq+0x254>
 8004490:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004494:	4b1d      	ldr	r3, [pc, #116]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 8004496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800449c:	ee07 3a90 	vmov	s15, r3
 80044a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80044a4:	ed97 6a02 	vldr	s12, [r7, #8]
 80044a8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800451c <HAL_RCC_GetSysClockFreq+0x248>
 80044ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80044b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044c0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80044c4:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80044c6:	4b11      	ldr	r3, [pc, #68]	@ (800450c <HAL_RCC_GetSysClockFreq+0x238>)
 80044c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ca:	0a5b      	lsrs	r3, r3, #9
 80044cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044d0:	3301      	adds	r3, #1
 80044d2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	ee07 3a90 	vmov	s15, r3
 80044da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044de:	edd7 6a06 	vldr	s13, [r7, #24]
 80044e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044ea:	ee17 3a90 	vmov	r3, s15
 80044ee:	61fb      	str	r3, [r7, #28]
 80044f0:	e004      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80044f2:	2300      	movs	r3, #0
 80044f4:	61fb      	str	r3, [r7, #28]
 80044f6:	e001      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80044f8:	4b06      	ldr	r3, [pc, #24]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x240>)
 80044fa:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80044fc:	69fb      	ldr	r3, [r7, #28]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3724      	adds	r7, #36	@ 0x24
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	44020c00 	.word	0x44020c00
 8004510:	003d0900 	.word	0x003d0900
 8004514:	03d09000 	.word	0x03d09000
 8004518:	017d7840 	.word	0x017d7840
 800451c:	46000000 	.word	0x46000000
 8004520:	4c742400 	.word	0x4c742400
 8004524:	4bbebc20 	.word	0x4bbebc20
 8004528:	4a742400 	.word	0x4a742400

0800452c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004530:	f7ff fed0 	bl	80042d4 <HAL_RCC_GetSysClockFreq>
 8004534:	4602      	mov	r2, r0
 8004536:	4b08      	ldr	r3, [pc, #32]	@ (8004558 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004538:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800453a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800453e:	4907      	ldr	r1, [pc, #28]	@ (800455c <HAL_RCC_GetHCLKFreq+0x30>)
 8004540:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004542:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004546:	fa22 f303 	lsr.w	r3, r2, r3
 800454a:	4a05      	ldr	r2, [pc, #20]	@ (8004560 <HAL_RCC_GetHCLKFreq+0x34>)
 800454c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800454e:	4b04      	ldr	r3, [pc, #16]	@ (8004560 <HAL_RCC_GetHCLKFreq+0x34>)
 8004550:	681b      	ldr	r3, [r3, #0]
}
 8004552:	4618      	mov	r0, r3
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	44020c00 	.word	0x44020c00
 800455c:	08011054 	.word	0x08011054
 8004560:	20000000 	.word	0x20000000

08004564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004568:	f7ff ffe0 	bl	800452c <HAL_RCC_GetHCLKFreq>
 800456c:	4602      	mov	r2, r0
 800456e:	4b06      	ldr	r3, [pc, #24]	@ (8004588 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	091b      	lsrs	r3, r3, #4
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	4904      	ldr	r1, [pc, #16]	@ (800458c <HAL_RCC_GetPCLK1Freq+0x28>)
 800457a:	5ccb      	ldrb	r3, [r1, r3]
 800457c:	f003 031f 	and.w	r3, r3, #31
 8004580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004584:	4618      	mov	r0, r3
 8004586:	bd80      	pop	{r7, pc}
 8004588:	44020c00 	.word	0x44020c00
 800458c:	08011064 	.word	0x08011064

08004590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004594:	f7ff ffca 	bl	800452c <HAL_RCC_GetHCLKFreq>
 8004598:	4602      	mov	r2, r0
 800459a:	4b06      	ldr	r3, [pc, #24]	@ (80045b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	0a1b      	lsrs	r3, r3, #8
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	4904      	ldr	r1, [pc, #16]	@ (80045b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045a6:	5ccb      	ldrb	r3, [r1, r3]
 80045a8:	f003 031f 	and.w	r3, r3, #31
 80045ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	44020c00 	.word	0x44020c00
 80045b8:	08011064 	.word	0x08011064

080045bc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80045c0:	f7ff ffb4 	bl	800452c <HAL_RCC_GetHCLKFreq>
 80045c4:	4602      	mov	r2, r0
 80045c6:	4b06      	ldr	r3, [pc, #24]	@ (80045e0 <HAL_RCC_GetPCLK3Freq+0x24>)
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	0b1b      	lsrs	r3, r3, #12
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	4904      	ldr	r1, [pc, #16]	@ (80045e4 <HAL_RCC_GetPCLK3Freq+0x28>)
 80045d2:	5ccb      	ldrb	r3, [r1, r3]
 80045d4:	f003 031f 	and.w	r3, r3, #31
 80045d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045dc:	4618      	mov	r0, r3
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	44020c00 	.word	0x44020c00
 80045e4:	08011064 	.word	0x08011064

080045e8 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80045e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045ec:	b0d8      	sub	sp, #352	@ 0x160
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045f4:	2300      	movs	r3, #0
 80045f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045fa:	2300      	movs	r3, #0
 80045fc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004608:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800460c:	2500      	movs	r5, #0
 800460e:	ea54 0305 	orrs.w	r3, r4, r5
 8004612:	d00b      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004614:	4bcd      	ldr	r3, [pc, #820]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004616:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800461a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800461e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004624:	4ac9      	ldr	r2, [pc, #804]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004626:	430b      	orrs	r3, r1
 8004628:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800462c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004634:	f002 0801 	and.w	r8, r2, #1
 8004638:	f04f 0900 	mov.w	r9, #0
 800463c:	ea58 0309 	orrs.w	r3, r8, r9
 8004640:	d042      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004642:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004648:	2b05      	cmp	r3, #5
 800464a:	d823      	bhi.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800464c:	a201      	add	r2, pc, #4	@ (adr r2, 8004654 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004652:	bf00      	nop
 8004654:	0800469d 	.word	0x0800469d
 8004658:	0800466d 	.word	0x0800466d
 800465c:	08004681 	.word	0x08004681
 8004660:	0800469d 	.word	0x0800469d
 8004664:	0800469d 	.word	0x0800469d
 8004668:	0800469d 	.word	0x0800469d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800466c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004670:	3308      	adds	r3, #8
 8004672:	4618      	mov	r0, r3
 8004674:	f004 fee0 	bl	8009438 <RCCEx_PLL2_Config>
 8004678:	4603      	mov	r3, r0
 800467a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800467e:	e00e      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004680:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004684:	3330      	adds	r3, #48	@ 0x30
 8004686:	4618      	mov	r0, r3
 8004688:	f004 ff6e 	bl	8009568 <RCCEx_PLL3_Config>
 800468c:	4603      	mov	r3, r0
 800468e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004692:	e004      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800469a:	e000      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 800469c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800469e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10c      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80046a6:	4ba9      	ldr	r3, [pc, #676]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80046a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046ac:	f023 0107 	bic.w	r1, r3, #7
 80046b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b6:	4aa5      	ldr	r2, [pc, #660]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80046b8:	430b      	orrs	r3, r1
 80046ba:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80046be:	e003      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046c4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d0:	f002 0a02 	and.w	sl, r2, #2
 80046d4:	f04f 0b00 	mov.w	fp, #0
 80046d8:	ea5a 030b 	orrs.w	r3, sl, fp
 80046dc:	f000 8088 	beq.w	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80046e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e6:	2b28      	cmp	r3, #40	@ 0x28
 80046e8:	d868      	bhi.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80046ea:	a201      	add	r2, pc, #4	@ (adr r2, 80046f0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80046ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f0:	080047c5 	.word	0x080047c5
 80046f4:	080047bd 	.word	0x080047bd
 80046f8:	080047bd 	.word	0x080047bd
 80046fc:	080047bd 	.word	0x080047bd
 8004700:	080047bd 	.word	0x080047bd
 8004704:	080047bd 	.word	0x080047bd
 8004708:	080047bd 	.word	0x080047bd
 800470c:	080047bd 	.word	0x080047bd
 8004710:	08004795 	.word	0x08004795
 8004714:	080047bd 	.word	0x080047bd
 8004718:	080047bd 	.word	0x080047bd
 800471c:	080047bd 	.word	0x080047bd
 8004720:	080047bd 	.word	0x080047bd
 8004724:	080047bd 	.word	0x080047bd
 8004728:	080047bd 	.word	0x080047bd
 800472c:	080047bd 	.word	0x080047bd
 8004730:	080047a9 	.word	0x080047a9
 8004734:	080047bd 	.word	0x080047bd
 8004738:	080047bd 	.word	0x080047bd
 800473c:	080047bd 	.word	0x080047bd
 8004740:	080047bd 	.word	0x080047bd
 8004744:	080047bd 	.word	0x080047bd
 8004748:	080047bd 	.word	0x080047bd
 800474c:	080047bd 	.word	0x080047bd
 8004750:	080047c5 	.word	0x080047c5
 8004754:	080047bd 	.word	0x080047bd
 8004758:	080047bd 	.word	0x080047bd
 800475c:	080047bd 	.word	0x080047bd
 8004760:	080047bd 	.word	0x080047bd
 8004764:	080047bd 	.word	0x080047bd
 8004768:	080047bd 	.word	0x080047bd
 800476c:	080047bd 	.word	0x080047bd
 8004770:	080047c5 	.word	0x080047c5
 8004774:	080047bd 	.word	0x080047bd
 8004778:	080047bd 	.word	0x080047bd
 800477c:	080047bd 	.word	0x080047bd
 8004780:	080047bd 	.word	0x080047bd
 8004784:	080047bd 	.word	0x080047bd
 8004788:	080047bd 	.word	0x080047bd
 800478c:	080047bd 	.word	0x080047bd
 8004790:	080047c5 	.word	0x080047c5
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004794:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004798:	3308      	adds	r3, #8
 800479a:	4618      	mov	r0, r3
 800479c:	f004 fe4c 	bl	8009438 <RCCEx_PLL2_Config>
 80047a0:	4603      	mov	r3, r0
 80047a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80047a6:	e00e      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80047a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047ac:	3330      	adds	r3, #48	@ 0x30
 80047ae:	4618      	mov	r0, r3
 80047b0:	f004 feda 	bl	8009568 <RCCEx_PLL3_Config>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80047ba:	e004      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80047c2:	e000      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80047c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10c      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80047ce:	4b5f      	ldr	r3, [pc, #380]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80047d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047d4:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80047d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047de:	4a5b      	ldr	r2, [pc, #364]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80047e0:	430b      	orrs	r3, r1
 80047e2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80047e6:	e003      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f8:	f002 0304 	and.w	r3, r2, #4
 80047fc:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004800:	2300      	movs	r3, #0
 8004802:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004806:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800480a:	460b      	mov	r3, r1
 800480c:	4313      	orrs	r3, r2
 800480e:	d04e      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004810:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004814:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004816:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800481a:	d02c      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800481c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004820:	d825      	bhi.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004826:	d028      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004828:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800482c:	d81f      	bhi.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800482e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004830:	d025      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004832:	2bc0      	cmp	r3, #192	@ 0xc0
 8004834:	d81b      	bhi.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004836:	2b80      	cmp	r3, #128	@ 0x80
 8004838:	d00f      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x272>
 800483a:	2b80      	cmp	r3, #128	@ 0x80
 800483c:	d817      	bhi.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800483e:	2b00      	cmp	r3, #0
 8004840:	d01f      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8004842:	2b40      	cmp	r3, #64	@ 0x40
 8004844:	d113      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004846:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800484a:	3308      	adds	r3, #8
 800484c:	4618      	mov	r0, r3
 800484e:	f004 fdf3 	bl	8009438 <RCCEx_PLL2_Config>
 8004852:	4603      	mov	r3, r0
 8004854:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004858:	e014      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800485a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800485e:	3330      	adds	r3, #48	@ 0x30
 8004860:	4618      	mov	r0, r3
 8004862:	f004 fe81 	bl	8009568 <RCCEx_PLL3_Config>
 8004866:	4603      	mov	r3, r0
 8004868:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800486c:	e00a      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004874:	e006      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004876:	bf00      	nop
 8004878:	e004      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800487a:	bf00      	nop
 800487c:	e002      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800487e:	bf00      	nop
 8004880:	e000      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004882:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004884:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10c      	bne.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800488c:	4b2f      	ldr	r3, [pc, #188]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800488e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004892:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004896:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800489a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800489c:	4a2b      	ldr	r2, [pc, #172]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800489e:	430b      	orrs	r3, r1
 80048a0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80048a4:	e003      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048aa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	f002 0308 	and.w	r3, r2, #8
 80048ba:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80048be:	2300      	movs	r3, #0
 80048c0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80048c4:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 80048c8:	460b      	mov	r3, r1
 80048ca:	4313      	orrs	r3, r2
 80048cc:	d056      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80048ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048d4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80048d8:	d031      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x356>
 80048da:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80048de:	d82a      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80048e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048e4:	d02d      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80048e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048ea:	d824      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80048ec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80048f0:	d029      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80048f2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80048f6:	d81e      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80048f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048fc:	d011      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80048fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004902:	d818      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004904:	2b00      	cmp	r3, #0
 8004906:	d023      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800490c:	d113      	bne.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800490e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004912:	3308      	adds	r3, #8
 8004914:	4618      	mov	r0, r3
 8004916:	f004 fd8f 	bl	8009438 <RCCEx_PLL2_Config>
 800491a:	4603      	mov	r3, r0
 800491c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004920:	e017      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004922:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004926:	3330      	adds	r3, #48	@ 0x30
 8004928:	4618      	mov	r0, r3
 800492a:	f004 fe1d 	bl	8009568 <RCCEx_PLL3_Config>
 800492e:	4603      	mov	r3, r0
 8004930:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004934:	e00d      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800493c:	e009      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800493e:	bf00      	nop
 8004940:	e007      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004942:	bf00      	nop
 8004944:	e005      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004946:	bf00      	nop
 8004948:	e003      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800494a:	bf00      	nop
 800494c:	44020c00 	.word	0x44020c00
        break;
 8004950:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004952:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004956:	2b00      	cmp	r3, #0
 8004958:	d10c      	bne.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800495a:	4bbb      	ldr	r3, [pc, #748]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800495c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004960:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004964:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004968:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800496a:	4ab7      	ldr	r2, [pc, #732]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800496c:	430b      	orrs	r3, r1
 800496e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004972:	e003      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004974:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004978:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800497c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004984:	f002 0310 	and.w	r3, r2, #16
 8004988:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800498c:	2300      	movs	r3, #0
 800498e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004992:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004996:	460b      	mov	r3, r1
 8004998:	4313      	orrs	r3, r2
 800499a:	d053      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 800499c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80049a6:	d031      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x424>
 80049a8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80049ac:	d82a      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80049ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049b2:	d02d      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80049b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049b8:	d824      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80049ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80049be:	d029      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80049c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80049c4:	d81e      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80049c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049ca:	d011      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80049cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049d0:	d818      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d020      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80049d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049da:	d113      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80049dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049e0:	3308      	adds	r3, #8
 80049e2:	4618      	mov	r0, r3
 80049e4:	f004 fd28 	bl	8009438 <RCCEx_PLL2_Config>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80049ee:	e014      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049f4:	3330      	adds	r3, #48	@ 0x30
 80049f6:	4618      	mov	r0, r3
 80049f8:	f004 fdb6 	bl	8009568 <RCCEx_PLL3_Config>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004a02:	e00a      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004a0a:	e006      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004a0c:	bf00      	nop
 8004a0e:	e004      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004a10:	bf00      	nop
 8004a12:	e002      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004a14:	bf00      	nop
 8004a16:	e000      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004a18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10c      	bne.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004a22:	4b89      	ldr	r3, [pc, #548]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004a24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a28:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004a2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a32:	4a85      	ldr	r2, [pc, #532]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004a34:	430b      	orrs	r3, r1
 8004a36:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a3a:	e003      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a3c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a40:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004a44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4c:	f002 0320 	and.w	r3, r2, #32
 8004a50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004a54:	2300      	movs	r3, #0
 8004a56:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004a5a:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8004a5e:	460b      	mov	r3, r1
 8004a60:	4313      	orrs	r3, r2
 8004a62:	d053      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004a64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004a6e:	d031      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004a70:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004a74:	d82a      	bhi.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004a76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a7a:	d02d      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004a7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a80:	d824      	bhi.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004a82:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004a86:	d029      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004a88:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004a8c:	d81e      	bhi.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a92:	d011      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a98:	d818      	bhi.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d020      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8004a9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004aa2:	d113      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004aa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aa8:	3308      	adds	r3, #8
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f004 fcc4 	bl	8009438 <RCCEx_PLL2_Config>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004ab6:	e014      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ab8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004abc:	3330      	adds	r3, #48	@ 0x30
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f004 fd52 	bl	8009568 <RCCEx_PLL3_Config>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004aca:	e00a      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ad2:	e006      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004ad4:	bf00      	nop
 8004ad6:	e004      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004ad8:	bf00      	nop
 8004ada:	e002      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004adc:	bf00      	nop
 8004ade:	e000      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004ae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ae2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d10c      	bne.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8004aea:	4b57      	ldr	r3, [pc, #348]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004aec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004af0:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8004af4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afa:	4a53      	ldr	r2, [pc, #332]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004afc:	430b      	orrs	r3, r1
 8004afe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004b02:	e003      	b.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b04:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b08:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004b0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b14:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004b18:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004b22:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8004b26:	460b      	mov	r3, r1
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	d053      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8004b2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b32:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004b36:	d031      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004b38:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004b3c:	d82a      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004b3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b42:	d02d      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004b44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b48:	d824      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004b4a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b4e:	d029      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004b50:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b54:	d81e      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004b56:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b5a:	d011      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004b5c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b60:	d818      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d020      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004b66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b6a:	d113      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b70:	3308      	adds	r3, #8
 8004b72:	4618      	mov	r0, r3
 8004b74:	f004 fc60 	bl	8009438 <RCCEx_PLL2_Config>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004b7e:	e014      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b84:	3330      	adds	r3, #48	@ 0x30
 8004b86:	4618      	mov	r0, r3
 8004b88:	f004 fcee 	bl	8009568 <RCCEx_PLL3_Config>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004b92:	e00a      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b9a:	e006      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004b9c:	bf00      	nop
 8004b9e:	e004      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004ba0:	bf00      	nop
 8004ba2:	e002      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004ba4:	bf00      	nop
 8004ba6:	e000      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004ba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004baa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10c      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8004bb2:	4b25      	ldr	r3, [pc, #148]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004bb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bb8:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004bbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bc2:	4a21      	ldr	r2, [pc, #132]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004bc4:	430b      	orrs	r3, r1
 8004bc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004bca:	e003      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bcc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bd0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004bd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bdc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004be0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004be4:	2300      	movs	r3, #0
 8004be6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004bea:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8004bee:	460b      	mov	r3, r1
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	d055      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8004bf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bfa:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004bfe:	d033      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8004c00:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004c04:	d82c      	bhi.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004c06:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c0a:	d02f      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004c0c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c10:	d826      	bhi.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004c12:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c16:	d02b      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004c18:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c1c:	d820      	bhi.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004c1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c22:	d013      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004c24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c28:	d81a      	bhi.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d022      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8004c2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c32:	d115      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c38:	3308      	adds	r3, #8
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f004 fbfc 	bl	8009438 <RCCEx_PLL2_Config>
 8004c40:	4603      	mov	r3, r0
 8004c42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004c46:	e016      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004c48:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c50:	3330      	adds	r3, #48	@ 0x30
 8004c52:	4618      	mov	r0, r3
 8004c54:	f004 fc88 	bl	8009568 <RCCEx_PLL3_Config>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004c5e:	e00a      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c66:	e006      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004c68:	bf00      	nop
 8004c6a:	e004      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004c6c:	bf00      	nop
 8004c6e:	e002      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004c70:	bf00      	nop
 8004c72:	e000      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c76:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10c      	bne.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8004c7e:	4bbb      	ldr	r3, [pc, #748]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c84:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004c88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c8e:	4ab7      	ldr	r2, [pc, #732]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c90:	430b      	orrs	r3, r1
 8004c92:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c96:	e003      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c98:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c9c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8004ca0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004cac:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004cb6:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	d053      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8004cc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cc6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004cca:	d031      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004ccc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004cd0:	d82a      	bhi.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004cd2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cd6:	d02d      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004cd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cdc:	d824      	bhi.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004cde:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ce2:	d029      	beq.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8004ce4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ce8:	d81e      	bhi.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004cea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004cee:	d011      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8004cf0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004cf4:	d818      	bhi.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d020      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x754>
 8004cfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cfe:	d113      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d04:	3308      	adds	r3, #8
 8004d06:	4618      	mov	r0, r3
 8004d08:	f004 fb96 	bl	8009438 <RCCEx_PLL2_Config>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004d12:	e014      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d18:	3330      	adds	r3, #48	@ 0x30
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f004 fc24 	bl	8009568 <RCCEx_PLL3_Config>
 8004d20:	4603      	mov	r3, r0
 8004d22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004d26:	e00a      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d2e:	e006      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004d30:	bf00      	nop
 8004d32:	e004      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004d34:	bf00      	nop
 8004d36:	e002      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004d38:	bf00      	nop
 8004d3a:	e000      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d10c      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8004d46:	4b89      	ldr	r3, [pc, #548]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004d48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004d50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d56:	4a85      	ldr	r2, [pc, #532]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004d5e:	e003      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d60:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d64:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004d68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d70:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004d74:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004d7e:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004d82:	460b      	mov	r3, r1
 8004d84:	4313      	orrs	r3, r2
 8004d86:	d055      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004d88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d90:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004d94:	d031      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004d96:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004d9a:	d82a      	bhi.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004d9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004da0:	d02d      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004da2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004da6:	d824      	bhi.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004da8:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004dac:	d029      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8004dae:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004db2:	d81e      	bhi.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004db8:	d011      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8004dba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004dbe:	d818      	bhi.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d020      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dc8:	d113      	bne.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004dca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dce:	3308      	adds	r3, #8
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f004 fb31 	bl	8009438 <RCCEx_PLL2_Config>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004ddc:	e014      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004dde:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004de2:	3330      	adds	r3, #48	@ 0x30
 8004de4:	4618      	mov	r0, r3
 8004de6:	f004 fbbf 	bl	8009568 <RCCEx_PLL3_Config>
 8004dea:	4603      	mov	r3, r0
 8004dec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004df0:	e00a      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004df8:	e006      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004dfa:	bf00      	nop
 8004dfc:	e004      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004dfe:	bf00      	nop
 8004e00:	e002      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004e02:	bf00      	nop
 8004e04:	e000      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004e06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e08:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10d      	bne.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8004e10:	4b56      	ldr	r3, [pc, #344]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004e12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e16:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8004e1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e22:	4a52      	ldr	r2, [pc, #328]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004e24:	430b      	orrs	r3, r1
 8004e26:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004e2a:	e003      	b.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e2c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e30:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8004e34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004e40:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004e44:	2300      	movs	r3, #0
 8004e46:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004e4a:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4313      	orrs	r3, r2
 8004e52:	d044      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004e54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e5c:	2b05      	cmp	r3, #5
 8004e5e:	d823      	bhi.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004e60:	a201      	add	r2, pc, #4	@ (adr r2, 8004e68 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e66:	bf00      	nop
 8004e68:	08004eb1 	.word	0x08004eb1
 8004e6c:	08004e81 	.word	0x08004e81
 8004e70:	08004e95 	.word	0x08004e95
 8004e74:	08004eb1 	.word	0x08004eb1
 8004e78:	08004eb1 	.word	0x08004eb1
 8004e7c:	08004eb1 	.word	0x08004eb1
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e84:	3308      	adds	r3, #8
 8004e86:	4618      	mov	r0, r3
 8004e88:	f004 fad6 	bl	8009438 <RCCEx_PLL2_Config>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004e92:	e00e      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e98:	3330      	adds	r3, #48	@ 0x30
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f004 fb64 	bl	8009568 <RCCEx_PLL3_Config>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004ea6:	e004      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004eae:	e000      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eb2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10d      	bne.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8004eba:	4b2c      	ldr	r3, [pc, #176]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004ebc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004ec0:	f023 0107 	bic.w	r1, r3, #7
 8004ec4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ecc:	4a27      	ldr	r2, [pc, #156]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004ece:	430b      	orrs	r3, r1
 8004ed0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004ed4:	e003      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004eda:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8004ede:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004eea:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004eee:	2300      	movs	r3, #0
 8004ef0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004ef4:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004ef8:	460b      	mov	r3, r1
 8004efa:	4313      	orrs	r3, r2
 8004efc:	d04f      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8004efe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f06:	2b50      	cmp	r3, #80	@ 0x50
 8004f08:	d029      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004f0a:	2b50      	cmp	r3, #80	@ 0x50
 8004f0c:	d823      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004f0e:	2b40      	cmp	r3, #64	@ 0x40
 8004f10:	d027      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004f12:	2b40      	cmp	r3, #64	@ 0x40
 8004f14:	d81f      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004f16:	2b30      	cmp	r3, #48	@ 0x30
 8004f18:	d025      	beq.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8004f1a:	2b30      	cmp	r3, #48	@ 0x30
 8004f1c:	d81b      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004f1e:	2b20      	cmp	r3, #32
 8004f20:	d00f      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d817      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d022      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004f2a:	2b10      	cmp	r3, #16
 8004f2c:	d113      	bne.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f32:	3308      	adds	r3, #8
 8004f34:	4618      	mov	r0, r3
 8004f36:	f004 fa7f 	bl	8009438 <RCCEx_PLL2_Config>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004f40:	e017      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f46:	3330      	adds	r3, #48	@ 0x30
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f004 fb0d 	bl	8009568 <RCCEx_PLL3_Config>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004f54:	e00d      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f5c:	e009      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004f5e:	bf00      	nop
 8004f60:	e007      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004f62:	bf00      	nop
 8004f64:	e005      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004f66:	bf00      	nop
 8004f68:	e003      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8004f6a:	bf00      	nop
 8004f6c:	44020c00 	.word	0x44020c00
        break;
 8004f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f72:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10d      	bne.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8004f7a:	4baf      	ldr	r3, [pc, #700]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f7c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004f80:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004f84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f8c:	4aaa      	ldr	r2, [pc, #680]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f8e:	430b      	orrs	r3, r1
 8004f90:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004f94:	e003      	b.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f9a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004faa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004fae:	2300      	movs	r3, #0
 8004fb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004fb4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004fb8:	460b      	mov	r3, r1
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	d055      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004fbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fc6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004fca:	d031      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8004fcc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004fd0:	d82a      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004fd2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004fd6:	d02d      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004fd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004fdc:	d824      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004fde:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004fe2:	d029      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004fe4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004fe8:	d81e      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004fea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fee:	d011      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004ff0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ff4:	d818      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d020      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8004ffa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ffe:	d113      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005000:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005004:	3308      	adds	r3, #8
 8005006:	4618      	mov	r0, r3
 8005008:	f004 fa16 	bl	8009438 <RCCEx_PLL2_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8005012:	e014      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005014:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005018:	3330      	adds	r3, #48	@ 0x30
 800501a:	4618      	mov	r0, r3
 800501c:	f004 faa4 	bl	8009568 <RCCEx_PLL3_Config>
 8005020:	4603      	mov	r3, r0
 8005022:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8005026:	e00a      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800502e:	e006      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005030:	bf00      	nop
 8005032:	e004      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005034:	bf00      	nop
 8005036:	e002      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005038:	bf00      	nop
 800503a:	e000      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800503c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800503e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10d      	bne.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005046:	4b7c      	ldr	r3, [pc, #496]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800504c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005050:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005058:	4a77      	ldr	r2, [pc, #476]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800505a:	430b      	orrs	r3, r1
 800505c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005060:	e003      	b.n	800506a <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005062:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005066:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800506a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800506e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005072:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005076:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800507a:	2300      	movs	r3, #0
 800507c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005080:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005084:	460b      	mov	r3, r1
 8005086:	4313      	orrs	r3, r2
 8005088:	d03d      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800508a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800508e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005092:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005096:	d01b      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8005098:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800509c:	d814      	bhi.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800509e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050a2:	d017      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80050a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050a8:	d80e      	bhi.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d014      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80050ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050b2:	d109      	bne.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050b8:	3330      	adds	r3, #48	@ 0x30
 80050ba:	4618      	mov	r0, r3
 80050bc:	f004 fa54 	bl	8009568 <RCCEx_PLL3_Config>
 80050c0:	4603      	mov	r3, r0
 80050c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80050c6:	e008      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050ce:	e004      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80050d0:	bf00      	nop
 80050d2:	e002      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80050d4:	bf00      	nop
 80050d6:	e000      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80050d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10d      	bne.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80050e2:	4b55      	ldr	r3, [pc, #340]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80050e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050e8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80050ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f4:	4a50      	ldr	r2, [pc, #320]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80050f6:	430b      	orrs	r3, r1
 80050f8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80050fc:	e003      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005102:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005106:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800510a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005112:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005116:	2300      	movs	r3, #0
 8005118:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800511c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005120:	460b      	mov	r3, r1
 8005122:	4313      	orrs	r3, r2
 8005124:	d03d      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8005126:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800512a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800512e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005132:	d01b      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8005134:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005138:	d814      	bhi.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800513a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800513e:	d017      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8005140:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005144:	d80e      	bhi.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8005146:	2b00      	cmp	r3, #0
 8005148:	d014      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800514a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800514e:	d109      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005150:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005154:	3330      	adds	r3, #48	@ 0x30
 8005156:	4618      	mov	r0, r3
 8005158:	f004 fa06 	bl	8009568 <RCCEx_PLL3_Config>
 800515c:	4603      	mov	r3, r0
 800515e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8005162:	e008      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800516a:	e004      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800516c:	bf00      	nop
 800516e:	e002      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005170:	bf00      	nop
 8005172:	e000      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005176:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10d      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800517e:	4b2e      	ldr	r3, [pc, #184]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005180:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005184:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005188:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800518c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005190:	4a29      	ldr	r2, [pc, #164]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005192:	430b      	orrs	r3, r1
 8005194:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005198:	e003      	b.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800519a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800519e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051aa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80051ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051b2:	2300      	movs	r3, #0
 80051b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80051b8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051bc:	460b      	mov	r3, r1
 80051be:	4313      	orrs	r3, r2
 80051c0:	d040      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80051c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051ce:	d01b      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80051d0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051d4:	d814      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80051d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051da:	d017      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80051dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051e0:	d80e      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d014      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80051e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ea:	d109      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80051ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051f0:	3330      	adds	r3, #48	@ 0x30
 80051f2:	4618      	mov	r0, r3
 80051f4:	f004 f9b8 	bl	8009568 <RCCEx_PLL3_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80051fe:	e008      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005206:	e004      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8005208:	bf00      	nop
 800520a:	e002      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800520c:	bf00      	nop
 800520e:	e000      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8005210:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005212:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005216:	2b00      	cmp	r3, #0
 8005218:	d110      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800521a:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800521c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005220:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005224:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005228:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800522c:	4a02      	ldr	r2, [pc, #8]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800522e:	430b      	orrs	r3, r1
 8005230:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005234:	e006      	b.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8005236:	bf00      	nop
 8005238:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800523c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005240:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005244:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524c:	2100      	movs	r1, #0
 800524e:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8005252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005256:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800525a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800525e:	460b      	mov	r3, r1
 8005260:	4313      	orrs	r3, r2
 8005262:	d03d      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8005264:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005268:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800526c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005270:	d01b      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005272:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005276:	d814      	bhi.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005278:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800527c:	d017      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800527e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005282:	d80e      	bhi.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005284:	2b00      	cmp	r3, #0
 8005286:	d014      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8005288:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800528c:	d109      	bne.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800528e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005292:	3330      	adds	r3, #48	@ 0x30
 8005294:	4618      	mov	r0, r3
 8005296:	f004 f967 	bl	8009568 <RCCEx_PLL3_Config>
 800529a:	4603      	mov	r3, r0
 800529c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80052a0:	e008      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80052a8:	e004      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80052aa:	bf00      	nop
 80052ac:	e002      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80052ae:	bf00      	nop
 80052b0:	e000      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80052b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10d      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80052bc:	4bbe      	ldr	r3, [pc, #760]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80052be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052c2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80052c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052ce:	4aba      	ldr	r2, [pc, #744]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80052d0:	430b      	orrs	r3, r1
 80052d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80052d6:	e003      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80052e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80052ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052f0:	2300      	movs	r3, #0
 80052f2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052f6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80052fa:	460b      	mov	r3, r1
 80052fc:	4313      	orrs	r3, r2
 80052fe:	d035      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8005300:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005304:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005308:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800530c:	d015      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800530e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005312:	d80e      	bhi.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005314:	2b00      	cmp	r3, #0
 8005316:	d012      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8005318:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800531c:	d109      	bne.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800531e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005322:	3330      	adds	r3, #48	@ 0x30
 8005324:	4618      	mov	r0, r3
 8005326:	f004 f91f 	bl	8009568 <RCCEx_PLL3_Config>
 800532a:	4603      	mov	r3, r0
 800532c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8005330:	e006      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005338:	e002      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800533a:	bf00      	nop
 800533c:	e000      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800533e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005340:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10d      	bne.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005348:	4b9b      	ldr	r3, [pc, #620]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800534a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800534e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005352:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005356:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800535a:	4a97      	ldr	r2, [pc, #604]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800535c:	430b      	orrs	r3, r1
 800535e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005362:	e003      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005364:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005368:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800536c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005374:	2100      	movs	r1, #0
 8005376:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800537a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800537e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005382:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005386:	460b      	mov	r3, r1
 8005388:	4313      	orrs	r3, r2
 800538a:	d00e      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800538c:	4b8a      	ldr	r3, [pc, #552]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800538e:	69db      	ldr	r3, [r3, #28]
 8005390:	4a89      	ldr	r2, [pc, #548]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005392:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005396:	61d3      	str	r3, [r2, #28]
 8005398:	4b87      	ldr	r3, [pc, #540]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800539a:	69d9      	ldr	r1, [r3, #28]
 800539c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053a0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80053a4:	4a84      	ldr	r2, [pc, #528]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80053a6:	430b      	orrs	r3, r1
 80053a8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80053aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80053b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053ba:	2300      	movs	r3, #0
 80053bc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80053c0:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80053c4:	460b      	mov	r3, r1
 80053c6:	4313      	orrs	r3, r2
 80053c8:	d055      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80053ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053d2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80053d6:	d031      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80053d8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80053dc:	d82a      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80053de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e2:	d02d      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80053e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e8:	d824      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80053ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053ee:	d029      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80053f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053f4:	d81e      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80053f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053fa:	d011      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80053fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005400:	d818      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005402:	2b00      	cmp	r3, #0
 8005404:	d020      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8005406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800540a:	d113      	bne.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800540c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005410:	3308      	adds	r3, #8
 8005412:	4618      	mov	r0, r3
 8005414:	f004 f810 	bl	8009438 <RCCEx_PLL2_Config>
 8005418:	4603      	mov	r3, r0
 800541a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800541e:	e014      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005420:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005424:	3330      	adds	r3, #48	@ 0x30
 8005426:	4618      	mov	r0, r3
 8005428:	f004 f89e 	bl	8009568 <RCCEx_PLL3_Config>
 800542c:	4603      	mov	r3, r0
 800542e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005432:	e00a      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800543a:	e006      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800543c:	bf00      	nop
 800543e:	e004      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005440:	bf00      	nop
 8005442:	e002      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005444:	bf00      	nop
 8005446:	e000      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005448:	bf00      	nop
    }

    if (ret == HAL_OK)
 800544a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10d      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005452:	4b59      	ldr	r3, [pc, #356]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005454:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005458:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800545c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005460:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005464:	4a54      	ldr	r2, [pc, #336]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005466:	430b      	orrs	r3, r1
 8005468:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800546c:	e003      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005472:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005476:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800547a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005482:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005486:	2300      	movs	r3, #0
 8005488:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800548c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005490:	460b      	mov	r3, r1
 8005492:	4313      	orrs	r3, r2
 8005494:	d055      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005496:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800549a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800549e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80054a2:	d031      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80054a4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80054a8:	d82a      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80054aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054ae:	d02d      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80054b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054b4:	d824      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80054b6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054ba:	d029      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80054bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054c0:	d81e      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80054c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054c6:	d011      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80054c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054cc:	d818      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d020      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80054d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054d6:	d113      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054dc:	3308      	adds	r3, #8
 80054de:	4618      	mov	r0, r3
 80054e0:	f003 ffaa 	bl	8009438 <RCCEx_PLL2_Config>
 80054e4:	4603      	mov	r3, r0
 80054e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80054ea:	e014      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054f0:	3330      	adds	r3, #48	@ 0x30
 80054f2:	4618      	mov	r0, r3
 80054f4:	f004 f838 	bl	8009568 <RCCEx_PLL3_Config>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80054fe:	e00a      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005506:	e006      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005508:	bf00      	nop
 800550a:	e004      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800550c:	bf00      	nop
 800550e:	e002      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005510:	bf00      	nop
 8005512:	e000      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005516:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10d      	bne.n	800553a <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800551e:	4b26      	ldr	r3, [pc, #152]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005520:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005524:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005528:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800552c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005530:	4a21      	ldr	r2, [pc, #132]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005532:	430b      	orrs	r3, r1
 8005534:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005538:	e003      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800553e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8005542:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554a:	2100      	movs	r1, #0
 800554c:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8005550:	f003 0320 	and.w	r3, r3, #32
 8005554:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005558:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800555c:	460b      	mov	r3, r1
 800555e:	4313      	orrs	r3, r2
 8005560:	d057      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8005562:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005566:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800556a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800556e:	d033      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8005570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005574:	d82c      	bhi.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005576:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800557a:	d02f      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0xff4>
 800557c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005580:	d826      	bhi.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005582:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005586:	d02b      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005588:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800558c:	d820      	bhi.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800558e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005592:	d013      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005598:	d81a      	bhi.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800559a:	2b00      	cmp	r3, #0
 800559c:	d022      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800559e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055a2:	d115      	bne.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055a8:	3308      	adds	r3, #8
 80055aa:	4618      	mov	r0, r3
 80055ac:	f003 ff44 	bl	8009438 <RCCEx_PLL2_Config>
 80055b0:	4603      	mov	r3, r0
 80055b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80055b6:	e016      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80055b8:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80055bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055c0:	3330      	adds	r3, #48	@ 0x30
 80055c2:	4618      	mov	r0, r3
 80055c4:	f003 ffd0 	bl	8009568 <RCCEx_PLL3_Config>
 80055c8:	4603      	mov	r3, r0
 80055ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80055ce:	e00a      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055d6:	e006      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80055d8:	bf00      	nop
 80055da:	e004      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80055dc:	bf00      	nop
 80055de:	e002      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80055e0:	bf00      	nop
 80055e2:	e000      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80055e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d10d      	bne.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80055ee:	4bbb      	ldr	r3, [pc, #748]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80055f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80055f4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80055f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005600:	4ab6      	ldr	r2, [pc, #728]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005602:	430b      	orrs	r3, r1
 8005604:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005608:	e003      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800560e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8005612:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561a:	2100      	movs	r1, #0
 800561c:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8005620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005624:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005628:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800562c:	460b      	mov	r3, r1
 800562e:	4313      	orrs	r3, r2
 8005630:	d055      	beq.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8005632:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005636:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800563a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800563e:	d031      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8005640:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005644:	d82a      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005646:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800564a:	d02d      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 800564c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005650:	d824      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005652:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005656:	d029      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005658:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800565c:	d81e      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800565e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005662:	d011      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005664:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005668:	d818      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800566a:	2b00      	cmp	r3, #0
 800566c:	d020      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800566e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005672:	d113      	bne.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005674:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005678:	3308      	adds	r3, #8
 800567a:	4618      	mov	r0, r3
 800567c:	f003 fedc 	bl	8009438 <RCCEx_PLL2_Config>
 8005680:	4603      	mov	r3, r0
 8005682:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005686:	e014      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005688:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800568c:	3330      	adds	r3, #48	@ 0x30
 800568e:	4618      	mov	r0, r3
 8005690:	f003 ff6a 	bl	8009568 <RCCEx_PLL3_Config>
 8005694:	4603      	mov	r3, r0
 8005696:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800569a:	e00a      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056a2:	e006      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80056a4:	bf00      	nop
 80056a6:	e004      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80056a8:	bf00      	nop
 80056aa:	e002      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80056ac:	bf00      	nop
 80056ae:	e000      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80056b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10d      	bne.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80056ba:	4b88      	ldr	r3, [pc, #544]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80056bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80056c0:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80056c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80056cc:	4a83      	ldr	r2, [pc, #524]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80056ce:	430b      	orrs	r3, r1
 80056d0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80056d4:	e003      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056da:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80056de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e6:	2100      	movs	r1, #0
 80056e8:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80056ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056f4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80056f8:	460b      	mov	r3, r1
 80056fa:	4313      	orrs	r3, r2
 80056fc:	d055      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80056fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005702:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005706:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800570a:	d031      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800570c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005710:	d82a      	bhi.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005712:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005716:	d02d      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8005718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800571c:	d824      	bhi.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800571e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005722:	d029      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8005724:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005728:	d81e      	bhi.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800572a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800572e:	d011      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8005730:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005734:	d818      	bhi.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005736:	2b00      	cmp	r3, #0
 8005738:	d020      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800573a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800573e:	d113      	bne.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005740:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005744:	3308      	adds	r3, #8
 8005746:	4618      	mov	r0, r3
 8005748:	f003 fe76 	bl	8009438 <RCCEx_PLL2_Config>
 800574c:	4603      	mov	r3, r0
 800574e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005752:	e014      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005754:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005758:	3330      	adds	r3, #48	@ 0x30
 800575a:	4618      	mov	r0, r3
 800575c:	f003 ff04 	bl	8009568 <RCCEx_PLL3_Config>
 8005760:	4603      	mov	r3, r0
 8005762:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005766:	e00a      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800576e:	e006      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005770:	bf00      	nop
 8005772:	e004      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005774:	bf00      	nop
 8005776:	e002      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005778:	bf00      	nop
 800577a:	e000      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800577c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800577e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10d      	bne.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005786:	4b55      	ldr	r3, [pc, #340]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005788:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800578c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005790:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005794:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005798:	4a50      	ldr	r2, [pc, #320]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800579a:	430b      	orrs	r3, r1
 800579c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80057a0:	e003      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80057aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b2:	2100      	movs	r1, #0
 80057b4:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80057b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80057c0:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80057c4:	460b      	mov	r3, r1
 80057c6:	4313      	orrs	r3, r2
 80057c8:	d055      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80057ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057ce:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80057d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057d6:	d031      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80057d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057dc:	d82a      	bhi.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80057de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e2:	d02d      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80057e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e8:	d824      	bhi.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80057ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057ee:	d029      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80057f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057f4:	d81e      	bhi.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80057f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057fa:	d011      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80057fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005800:	d818      	bhi.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005802:	2b00      	cmp	r3, #0
 8005804:	d020      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8005806:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800580a:	d113      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800580c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005810:	3308      	adds	r3, #8
 8005812:	4618      	mov	r0, r3
 8005814:	f003 fe10 	bl	8009438 <RCCEx_PLL2_Config>
 8005818:	4603      	mov	r3, r0
 800581a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800581e:	e014      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005820:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005824:	3330      	adds	r3, #48	@ 0x30
 8005826:	4618      	mov	r0, r3
 8005828:	f003 fe9e 	bl	8009568 <RCCEx_PLL3_Config>
 800582c:	4603      	mov	r3, r0
 800582e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005832:	e00a      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800583a:	e006      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800583c:	bf00      	nop
 800583e:	e004      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005840:	bf00      	nop
 8005842:	e002      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005844:	bf00      	nop
 8005846:	e000      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800584a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10d      	bne.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8005852:	4b22      	ldr	r3, [pc, #136]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005854:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005858:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800585c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005860:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005864:	4a1d      	ldr	r2, [pc, #116]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005866:	430b      	orrs	r3, r1
 8005868:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800586c:	e003      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800586e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005872:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005876:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800587a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005882:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005886:	2300      	movs	r3, #0
 8005888:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800588c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005890:	460b      	mov	r3, r1
 8005892:	4313      	orrs	r3, r2
 8005894:	d055      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005896:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800589a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800589e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80058a2:	d035      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 80058a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80058a8:	d82e      	bhi.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80058aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80058ae:	d031      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 80058b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80058b4:	d828      	bhi.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80058b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058ba:	d01b      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80058bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058c0:	d822      	bhi.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80058c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058ca:	d009      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80058cc:	e01c      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058ce:	4b03      	ldr	r3, [pc, #12]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80058d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d2:	4a02      	ldr	r2, [pc, #8]	@ (80058dc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80058d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058d8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80058da:	e01c      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80058dc:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058e4:	3308      	adds	r3, #8
 80058e6:	4618      	mov	r0, r3
 80058e8:	f003 fda6 	bl	8009438 <RCCEx_PLL2_Config>
 80058ec:	4603      	mov	r3, r0
 80058ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80058f2:	e010      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058f8:	3330      	adds	r3, #48	@ 0x30
 80058fa:	4618      	mov	r0, r3
 80058fc:	f003 fe34 	bl	8009568 <RCCEx_PLL3_Config>
 8005900:	4603      	mov	r3, r0
 8005902:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005906:	e006      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800590e:	e002      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005910:	bf00      	nop
 8005912:	e000      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005914:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005916:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10d      	bne.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800591e:	4bc3      	ldr	r3, [pc, #780]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005920:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005924:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005928:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800592c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005930:	4abe      	ldr	r2, [pc, #760]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005932:	430b      	orrs	r3, r1
 8005934:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005938:	e003      	b.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800593e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8005942:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594a:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800594e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005952:	2300      	movs	r3, #0
 8005954:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005958:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800595c:	460b      	mov	r3, r1
 800595e:	4313      	orrs	r3, r2
 8005960:	d051      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005962:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005966:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800596a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800596e:	d033      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005970:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005974:	d82c      	bhi.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005976:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800597a:	d02d      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800597c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005980:	d826      	bhi.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005982:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005986:	d019      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005988:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800598c:	d820      	bhi.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800598e:	2b00      	cmp	r3, #0
 8005990:	d003      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8005992:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005996:	d007      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005998:	e01a      	b.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800599a:	4ba4      	ldr	r3, [pc, #656]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800599c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800599e:	4aa3      	ldr	r2, [pc, #652]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80059a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059a4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80059a6:	e018      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80059a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059ac:	3308      	adds	r3, #8
 80059ae:	4618      	mov	r0, r3
 80059b0:	f003 fd42 	bl	8009438 <RCCEx_PLL2_Config>
 80059b4:	4603      	mov	r3, r0
 80059b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80059ba:	e00e      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80059bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059c0:	3330      	adds	r3, #48	@ 0x30
 80059c2:	4618      	mov	r0, r3
 80059c4:	f003 fdd0 	bl	8009568 <RCCEx_PLL3_Config>
 80059c8:	4603      	mov	r3, r0
 80059ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80059ce:	e004      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80059d6:	e000      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80059d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10d      	bne.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80059e2:	4b92      	ldr	r3, [pc, #584]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80059e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80059e8:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80059ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80059f4:	4a8d      	ldr	r2, [pc, #564]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80059f6:	430b      	orrs	r3, r1
 80059f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80059fc:	e003      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a02:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005a06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005a12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a14:	2300      	movs	r3, #0
 8005a16:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a18:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005a1c:	460b      	mov	r3, r1
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	d032      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005a22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a2a:	2b05      	cmp	r3, #5
 8005a2c:	d80f      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8005a2e:	2b03      	cmp	r3, #3
 8005a30:	d211      	bcs.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d911      	bls.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d109      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a3e:	3308      	adds	r3, #8
 8005a40:	4618      	mov	r0, r3
 8005a42:	f003 fcf9 	bl	8009438 <RCCEx_PLL2_Config>
 8005a46:	4603      	mov	r3, r0
 8005a48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a4c:	e006      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a54:	e002      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005a56:	bf00      	nop
 8005a58:	e000      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005a5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10d      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005a64:	4b71      	ldr	r3, [pc, #452]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a6a:	f023 0107 	bic.w	r1, r3, #7
 8005a6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a72:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a76:	4a6d      	ldr	r2, [pc, #436]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a78:	430b      	orrs	r3, r1
 8005a7a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005a7e:	e003      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a84:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a90:	2100      	movs	r1, #0
 8005a92:	6739      	str	r1, [r7, #112]	@ 0x70
 8005a94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a98:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a9a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	d024      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005aa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aa8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d005      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8005ab0:	2b08      	cmp	r3, #8
 8005ab2:	d005      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005aba:	e002      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005abc:	bf00      	nop
 8005abe:	e000      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ac2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10d      	bne.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005aca:	4b58      	ldr	r3, [pc, #352]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005acc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ad0:	f023 0108 	bic.w	r1, r3, #8
 8005ad4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ad8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005adc:	4a53      	ldr	r2, [pc, #332]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005ae4:	e003      	b.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005aea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005aee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005afa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005afc:	2300      	movs	r3, #0
 8005afe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b00:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005b04:	460b      	mov	r3, r1
 8005b06:	4313      	orrs	r3, r2
 8005b08:	f000 80b9 	beq.w	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005b0c:	4b48      	ldr	r3, [pc, #288]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b10:	4a47      	ldr	r2, [pc, #284]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005b12:	f043 0301 	orr.w	r3, r3, #1
 8005b16:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b18:	f7fc fab8 	bl	800208c <HAL_GetTick>
 8005b1c:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005b20:	e00b      	b.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b22:	f7fc fab3 	bl	800208c <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d903      	bls.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b38:	e005      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005b3a:	4b3d      	ldr	r3, [pc, #244]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0ed      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8005b46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f040 8093 	bne.w	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b50:	4b36      	ldr	r3, [pc, #216]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005b52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b5a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005b5e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d023      	beq.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005b66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b6a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8005b6e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d01b      	beq.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b76:	4b2d      	ldr	r3, [pc, #180]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005b78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b80:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b84:	4b29      	ldr	r3, [pc, #164]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005b86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b8a:	4a28      	ldr	r2, [pc, #160]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b94:	4b25      	ldr	r3, [pc, #148]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005b96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b9a:	4a24      	ldr	r2, [pc, #144]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005b9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ba0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ba4:	4a21      	ldr	r2, [pc, #132]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005ba6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005baa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005bae:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d019      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bba:	f7fc fa67 	bl	800208c <HAL_GetTick>
 8005bbe:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bc2:	e00d      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bc4:	f7fc fa62 	bl	800208c <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005bce:	1ad2      	subs	r2, r2, r3
 8005bd0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d903      	bls.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8005bde:	e006      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005be0:	4b12      	ldr	r3, [pc, #72]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005be2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005be6:	f003 0302 	and.w	r3, r3, #2
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d0ea      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8005bee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d13a      	bne.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005bf6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bfa:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c06:	d115      	bne.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8005c08:	4b08      	ldr	r3, [pc, #32]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005c10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c14:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005c18:	091b      	lsrs	r3, r3, #4
 8005c1a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005c1e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005c22:	4a02      	ldr	r2, [pc, #8]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005c24:	430b      	orrs	r3, r1
 8005c26:	61d3      	str	r3, [r2, #28]
 8005c28:	e00a      	b.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8005c2a:	bf00      	nop
 8005c2c:	44020c00 	.word	0x44020c00
 8005c30:	44020800 	.word	0x44020800
 8005c34:	4b9f      	ldr	r3, [pc, #636]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	4a9e      	ldr	r2, [pc, #632]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c3a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005c3e:	61d3      	str	r3, [r2, #28]
 8005c40:	4b9c      	ldr	r3, [pc, #624]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c46:	4a9b      	ldr	r2, [pc, #620]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c4c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c50:	4b98      	ldr	r3, [pc, #608]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c52:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005c56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c5a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005c5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c62:	4a94      	ldr	r2, [pc, #592]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c64:	430b      	orrs	r3, r1
 8005c66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c6a:	e008      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005c6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c70:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005c74:	e003      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c76:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c7a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005c7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005c8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c90:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005c94:	460b      	mov	r3, r1
 8005c96:	4313      	orrs	r3, r2
 8005c98:	d035      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005c9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c9e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005ca2:	2b30      	cmp	r3, #48	@ 0x30
 8005ca4:	d014      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005ca6:	2b30      	cmp	r3, #48	@ 0x30
 8005ca8:	d80e      	bhi.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005caa:	2b20      	cmp	r3, #32
 8005cac:	d012      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8005cae:	2b20      	cmp	r3, #32
 8005cb0:	d80a      	bhi.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d010      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005cb6:	2b10      	cmp	r3, #16
 8005cb8:	d106      	bne.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cba:	4b7e      	ldr	r3, [pc, #504]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbe:	4a7d      	ldr	r2, [pc, #500]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cc4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005cc6:	e008      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005cce:	e004      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005cd0:	bf00      	nop
 8005cd2:	e002      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005cd4:	bf00      	nop
 8005cd6:	e000      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cda:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10d      	bne.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005ce2:	4b74      	ldr	r3, [pc, #464]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ce4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ce8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005cec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cf0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005cf4:	4a6f      	ldr	r2, [pc, #444]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005cf6:	430b      	orrs	r3, r1
 8005cf8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005cfc:	e003      	b.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cfe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d02:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005d06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0e:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005d12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d14:	2300      	movs	r3, #0
 8005d16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d18:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	d033      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8005d22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d26:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d002      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8005d2e:	2b40      	cmp	r3, #64	@ 0x40
 8005d30:	d007      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8005d32:	e010      	b.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d34:	4b5f      	ldr	r3, [pc, #380]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d38:	4a5e      	ldr	r2, [pc, #376]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d3e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005d40:	e00d      	b.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d46:	3308      	adds	r3, #8
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f003 fb75 	bl	8009438 <RCCEx_PLL2_Config>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005d54:	e003      	b.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d10d      	bne.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005d66:	4b53      	ldr	r3, [pc, #332]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d6c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005d70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d74:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005d78:	4a4e      	ldr	r2, [pc, #312]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d7a:	430b      	orrs	r3, r1
 8005d7c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005d80:	e003      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d86:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005d8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d92:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005d96:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d98:	2300      	movs	r3, #0
 8005d9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d9c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005da0:	460b      	mov	r3, r1
 8005da2:	4313      	orrs	r3, r2
 8005da4:	d033      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005da6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005daa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d002      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8005db2:	2b80      	cmp	r3, #128	@ 0x80
 8005db4:	d007      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005db6:	e010      	b.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005db8:	4b3e      	ldr	r3, [pc, #248]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dbc:	4a3d      	ldr	r2, [pc, #244]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005dbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dc2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005dc4:	e00d      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005dc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dca:	3308      	adds	r3, #8
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f003 fb33 	bl	8009438 <RCCEx_PLL2_Config>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005dd8:	e003      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005de0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005de2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10d      	bne.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8005dea:	4b32      	ldr	r3, [pc, #200]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005dec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005df0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005df4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005df8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005dfc:	4a2d      	ldr	r2, [pc, #180]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005dfe:	430b      	orrs	r3, r1
 8005e00:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005e04:	e003      	b.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e06:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e0a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005e0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e16:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e20:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005e24:	460b      	mov	r3, r1
 8005e26:	4313      	orrs	r3, r2
 8005e28:	d04a      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005e2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d827      	bhi.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8005e36:	a201      	add	r2, pc, #4	@ (adr r2, 8005e3c <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8005e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3c:	08005e51 	.word	0x08005e51
 8005e40:	08005e5f 	.word	0x08005e5f
 8005e44:	08005e73 	.word	0x08005e73
 8005e48:	08005e8f 	.word	0x08005e8f
 8005e4c:	08005e8f 	.word	0x08005e8f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e50:	4b18      	ldr	r3, [pc, #96]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e54:	4a17      	ldr	r2, [pc, #92]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005e56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e5a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005e5c:	e018      	b.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e62:	3308      	adds	r3, #8
 8005e64:	4618      	mov	r0, r3
 8005e66:	f003 fae7 	bl	8009438 <RCCEx_PLL2_Config>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005e70:	e00e      	b.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e76:	3330      	adds	r3, #48	@ 0x30
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f003 fb75 	bl	8009568 <RCCEx_PLL3_Config>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005e84:	e004      	b.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e8c:	e000      	b.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8005e8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d10f      	bne.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005e98:	4b06      	ldr	r3, [pc, #24]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e9e:	f023 0107 	bic.w	r1, r3, #7
 8005ea2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005eaa:	4a02      	ldr	r2, [pc, #8]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005eac:	430b      	orrs	r3, r1
 8005eae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005eb2:	e005      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005eb4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ebc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005ec0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005ecc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ece:	2300      	movs	r3, #0
 8005ed0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ed2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	f000 8081 	beq.w	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005ede:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ee2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	d85f      	bhi.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8005eea:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8005eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef0:	08005f75 	.word	0x08005f75
 8005ef4:	08005fab 	.word	0x08005fab
 8005ef8:	08005fab 	.word	0x08005fab
 8005efc:	08005fab 	.word	0x08005fab
 8005f00:	08005fab 	.word	0x08005fab
 8005f04:	08005fab 	.word	0x08005fab
 8005f08:	08005fab 	.word	0x08005fab
 8005f0c:	08005fab 	.word	0x08005fab
 8005f10:	08005f83 	.word	0x08005f83
 8005f14:	08005fab 	.word	0x08005fab
 8005f18:	08005fab 	.word	0x08005fab
 8005f1c:	08005fab 	.word	0x08005fab
 8005f20:	08005fab 	.word	0x08005fab
 8005f24:	08005fab 	.word	0x08005fab
 8005f28:	08005fab 	.word	0x08005fab
 8005f2c:	08005fab 	.word	0x08005fab
 8005f30:	08005f97 	.word	0x08005f97
 8005f34:	08005fab 	.word	0x08005fab
 8005f38:	08005fab 	.word	0x08005fab
 8005f3c:	08005fab 	.word	0x08005fab
 8005f40:	08005fab 	.word	0x08005fab
 8005f44:	08005fab 	.word	0x08005fab
 8005f48:	08005fab 	.word	0x08005fab
 8005f4c:	08005fab 	.word	0x08005fab
 8005f50:	08005fb3 	.word	0x08005fb3
 8005f54:	08005fab 	.word	0x08005fab
 8005f58:	08005fab 	.word	0x08005fab
 8005f5c:	08005fab 	.word	0x08005fab
 8005f60:	08005fab 	.word	0x08005fab
 8005f64:	08005fab 	.word	0x08005fab
 8005f68:	08005fab 	.word	0x08005fab
 8005f6c:	08005fab 	.word	0x08005fab
 8005f70:	08005fb3 	.word	0x08005fb3
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f74:	4bab      	ldr	r3, [pc, #684]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f78:	4aaa      	ldr	r2, [pc, #680]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f7e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005f80:	e018      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f86:	3308      	adds	r3, #8
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f003 fa55 	bl	8009438 <RCCEx_PLL2_Config>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005f94:	e00e      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f9a:	3330      	adds	r3, #48	@ 0x30
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f003 fae3 	bl	8009568 <RCCEx_PLL3_Config>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005fa8:	e004      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005fb0:	e000      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005fb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fb4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10d      	bne.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005fbc:	4b99      	ldr	r3, [pc, #612]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fc2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005fc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005fce:	4a95      	ldr	r2, [pc, #596]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005fd0:	430b      	orrs	r3, r1
 8005fd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005fd6:	e003      	b.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fd8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fdc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005fe0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005fec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fee:	2300      	movs	r3, #0
 8005ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ff2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	d04e      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005ffc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006000:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006004:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006008:	d02e      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800600a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800600e:	d827      	bhi.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8006010:	2bc0      	cmp	r3, #192	@ 0xc0
 8006012:	d02b      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8006014:	2bc0      	cmp	r3, #192	@ 0xc0
 8006016:	d823      	bhi.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8006018:	2b80      	cmp	r3, #128	@ 0x80
 800601a:	d017      	beq.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 800601c:	2b80      	cmp	r3, #128	@ 0x80
 800601e:	d81f      	bhi.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8006020:	2b00      	cmp	r3, #0
 8006022:	d002      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8006024:	2b40      	cmp	r3, #64	@ 0x40
 8006026:	d007      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8006028:	e01a      	b.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800602a:	4b7e      	ldr	r3, [pc, #504]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800602c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602e:	4a7d      	ldr	r2, [pc, #500]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006030:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006034:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006036:	e01a      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006038:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800603c:	3308      	adds	r3, #8
 800603e:	4618      	mov	r0, r3
 8006040:	f003 f9fa 	bl	8009438 <RCCEx_PLL2_Config>
 8006044:	4603      	mov	r3, r0
 8006046:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800604a:	e010      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800604c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006050:	3330      	adds	r3, #48	@ 0x30
 8006052:	4618      	mov	r0, r3
 8006054:	f003 fa88 	bl	8009568 <RCCEx_PLL3_Config>
 8006058:	4603      	mov	r3, r0
 800605a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800605e:	e006      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006066:	e002      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006068:	bf00      	nop
 800606a:	e000      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800606c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800606e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10d      	bne.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006076:	4b6b      	ldr	r3, [pc, #428]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800607c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006080:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006084:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006088:	4a66      	ldr	r2, [pc, #408]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800608a:	430b      	orrs	r3, r1
 800608c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006090:	e003      	b.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006092:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006096:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800609a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800609e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80060a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80060a8:	2300      	movs	r3, #0
 80060aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ac:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80060b0:	460b      	mov	r3, r1
 80060b2:	4313      	orrs	r3, r2
 80060b4:	d055      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80060b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060ba:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80060be:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80060c2:	d031      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80060c4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80060c8:	d82a      	bhi.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80060ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060ce:	d02d      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80060d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060d4:	d824      	bhi.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80060d6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80060da:	d029      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 80060dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80060e0:	d81e      	bhi.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80060e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060e6:	d011      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80060e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060ec:	d818      	bhi.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d020      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80060f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060f6:	d113      	bne.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060fc:	3308      	adds	r3, #8
 80060fe:	4618      	mov	r0, r3
 8006100:	f003 f99a 	bl	8009438 <RCCEx_PLL2_Config>
 8006104:	4603      	mov	r3, r0
 8006106:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800610a:	e014      	b.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800610c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006110:	3330      	adds	r3, #48	@ 0x30
 8006112:	4618      	mov	r0, r3
 8006114:	f003 fa28 	bl	8009568 <RCCEx_PLL3_Config>
 8006118:	4603      	mov	r3, r0
 800611a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800611e:	e00a      	b.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006126:	e006      	b.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006128:	bf00      	nop
 800612a:	e004      	b.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800612c:	bf00      	nop
 800612e:	e002      	b.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006130:	bf00      	nop
 8006132:	e000      	b.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006134:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006136:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10d      	bne.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800613e:	4b39      	ldr	r3, [pc, #228]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006144:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006148:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800614c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8006150:	4a34      	ldr	r2, [pc, #208]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006152:	430b      	orrs	r3, r1
 8006154:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006158:	e003      	b.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800615a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800615e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8006162:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800616e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006170:	2300      	movs	r3, #0
 8006172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006174:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006178:	460b      	mov	r3, r1
 800617a:	4313      	orrs	r3, r2
 800617c:	d058      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800617e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006182:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006186:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800618a:	d031      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 800618c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006190:	d82a      	bhi.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006192:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006196:	d02d      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8006198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800619c:	d824      	bhi.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800619e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061a2:	d029      	beq.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 80061a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061a8:	d81e      	bhi.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80061aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061ae:	d011      	beq.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 80061b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061b4:	d818      	bhi.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d020      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 80061ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061be:	d113      	bne.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80061c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061c4:	3308      	adds	r3, #8
 80061c6:	4618      	mov	r0, r3
 80061c8:	f003 f936 	bl	8009438 <RCCEx_PLL2_Config>
 80061cc:	4603      	mov	r3, r0
 80061ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80061d2:	e014      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80061d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061d8:	3330      	adds	r3, #48	@ 0x30
 80061da:	4618      	mov	r0, r3
 80061dc:	f003 f9c4 	bl	8009568 <RCCEx_PLL3_Config>
 80061e0:	4603      	mov	r3, r0
 80061e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80061e6:	e00a      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80061ee:	e006      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80061f0:	bf00      	nop
 80061f2:	e004      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80061f4:	bf00      	nop
 80061f6:	e002      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80061f8:	bf00      	nop
 80061fa:	e000      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80061fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006202:	2b00      	cmp	r3, #0
 8006204:	d110      	bne.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8006206:	4b07      	ldr	r3, [pc, #28]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800620c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006210:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006214:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006218:	4902      	ldr	r1, [pc, #8]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800621a:	4313      	orrs	r3, r2
 800621c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006220:	e006      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8006222:	bf00      	nop
 8006224:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006228:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800622c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006230:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006238:	2100      	movs	r1, #0
 800623a:	6239      	str	r1, [r7, #32]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	627b      	str	r3, [r7, #36]	@ 0x24
 8006242:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006246:	460b      	mov	r3, r1
 8006248:	4313      	orrs	r3, r2
 800624a:	d055      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800624c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006250:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006254:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006258:	d031      	beq.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800625a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800625e:	d82a      	bhi.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006260:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006264:	d02d      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8006266:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800626a:	d824      	bhi.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800626c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006270:	d029      	beq.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8006272:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006276:	d81e      	bhi.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800627c:	d011      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800627e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006282:	d818      	bhi.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006284:	2b00      	cmp	r3, #0
 8006286:	d020      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8006288:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800628c:	d113      	bne.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800628e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006292:	3308      	adds	r3, #8
 8006294:	4618      	mov	r0, r3
 8006296:	f003 f8cf 	bl	8009438 <RCCEx_PLL2_Config>
 800629a:	4603      	mov	r3, r0
 800629c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80062a0:	e014      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80062a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062a6:	3330      	adds	r3, #48	@ 0x30
 80062a8:	4618      	mov	r0, r3
 80062aa:	f003 f95d 	bl	8009568 <RCCEx_PLL3_Config>
 80062ae:	4603      	mov	r3, r0
 80062b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80062b4:	e00a      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062bc:	e006      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80062be:	bf00      	nop
 80062c0:	e004      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80062c2:	bf00      	nop
 80062c4:	e002      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80062c6:	bf00      	nop
 80062c8:	e000      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80062ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062cc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10d      	bne.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80062d4:	4b88      	ldr	r3, [pc, #544]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80062d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062da:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80062de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062e6:	4984      	ldr	r1, [pc, #528]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80062ee:	e003      	b.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062f0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062f4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80062f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006300:	2100      	movs	r1, #0
 8006302:	61b9      	str	r1, [r7, #24]
 8006304:	f003 0302 	and.w	r3, r3, #2
 8006308:	61fb      	str	r3, [r7, #28]
 800630a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800630e:	460b      	mov	r3, r1
 8006310:	4313      	orrs	r3, r2
 8006312:	d03d      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8006314:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006318:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800631c:	2b03      	cmp	r3, #3
 800631e:	d81c      	bhi.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8006320:	a201      	add	r2, pc, #4	@ (adr r2, 8006328 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8006322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006326:	bf00      	nop
 8006328:	08006363 	.word	0x08006363
 800632c:	08006339 	.word	0x08006339
 8006330:	08006347 	.word	0x08006347
 8006334:	08006363 	.word	0x08006363
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006338:	4b6f      	ldr	r3, [pc, #444]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800633a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800633c:	4a6e      	ldr	r2, [pc, #440]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800633e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006342:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006344:	e00e      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006346:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800634a:	3308      	adds	r3, #8
 800634c:	4618      	mov	r0, r3
 800634e:	f003 f873 	bl	8009438 <RCCEx_PLL2_Config>
 8006352:	4603      	mov	r3, r0
 8006354:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006358:	e004      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006360:	e000      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8006362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006364:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006368:	2b00      	cmp	r3, #0
 800636a:	d10d      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800636c:	4b62      	ldr	r3, [pc, #392]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800636e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006372:	f023 0203 	bic.w	r2, r3, #3
 8006376:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800637a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800637e:	495e      	ldr	r1, [pc, #376]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006380:	4313      	orrs	r3, r2
 8006382:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006386:	e003      	b.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006388:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800638c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006390:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006398:	2100      	movs	r1, #0
 800639a:	6139      	str	r1, [r7, #16]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	617b      	str	r3, [r7, #20]
 80063a2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80063a6:	460b      	mov	r3, r1
 80063a8:	4313      	orrs	r3, r2
 80063aa:	d03a      	beq.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80063ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80063b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063b8:	d00e      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80063ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063be:	d815      	bhi.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d017      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80063c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c8:	d110      	bne.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063ca:	4b4b      	ldr	r3, [pc, #300]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80063cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ce:	4a4a      	ldr	r2, [pc, #296]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80063d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063d4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80063d6:	e00e      	b.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063dc:	3308      	adds	r3, #8
 80063de:	4618      	mov	r0, r3
 80063e0:	f003 f82a 	bl	8009438 <RCCEx_PLL2_Config>
 80063e4:	4603      	mov	r3, r0
 80063e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80063ea:	e004      	b.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80063f2:	e000      	b.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80063f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d10d      	bne.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80063fe:	4b3e      	ldr	r3, [pc, #248]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006400:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006408:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800640c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006410:	4939      	ldr	r1, [pc, #228]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006412:	4313      	orrs	r3, r2
 8006414:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006418:	e003      	b.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800641a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800641e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006422:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642a:	2100      	movs	r1, #0
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	60fb      	str	r3, [r7, #12]
 8006434:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006438:	460b      	mov	r3, r1
 800643a:	4313      	orrs	r3, r2
 800643c:	d038      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800643e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006442:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006446:	2b30      	cmp	r3, #48	@ 0x30
 8006448:	d01b      	beq.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800644a:	2b30      	cmp	r3, #48	@ 0x30
 800644c:	d815      	bhi.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800644e:	2b10      	cmp	r3, #16
 8006450:	d002      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8006452:	2b20      	cmp	r3, #32
 8006454:	d007      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006456:	e010      	b.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006458:	4b27      	ldr	r3, [pc, #156]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800645a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645c:	4a26      	ldr	r2, [pc, #152]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800645e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006462:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006464:	e00e      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006466:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800646a:	3330      	adds	r3, #48	@ 0x30
 800646c:	4618      	mov	r0, r3
 800646e:	f003 f87b 	bl	8009568 <RCCEx_PLL3_Config>
 8006472:	4603      	mov	r3, r0
 8006474:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006478:	e004      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006480:	e000      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8006482:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006484:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006488:	2b00      	cmp	r3, #0
 800648a:	d10d      	bne.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800648c:	4b1a      	ldr	r3, [pc, #104]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800648e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006492:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006496:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800649a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800649e:	4916      	ldr	r1, [pc, #88]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80064a6:	e003      	b.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064ac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80064b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b8:	2100      	movs	r1, #0
 80064ba:	6039      	str	r1, [r7, #0]
 80064bc:	f003 0308 	and.w	r3, r3, #8
 80064c0:	607b      	str	r3, [r7, #4]
 80064c2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80064c6:	460b      	mov	r3, r1
 80064c8:	4313      	orrs	r3, r2
 80064ca:	d00c      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80064cc:	4b0a      	ldr	r3, [pc, #40]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80064ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80064d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80064d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064da:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80064de:	4906      	ldr	r1, [pc, #24]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80064e0:	4313      	orrs	r3, r2
 80064e2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80064e6:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80064f0:	46bd      	mov	sp, r7
 80064f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064f6:	bf00      	nop
 80064f8:	44020c00 	.word	0x44020c00

080064fc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b08b      	sub	sp, #44	@ 0x2c
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006504:	4bae      	ldr	r3, [pc, #696]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800650c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800650e:	4bac      	ldr	r3, [pc, #688]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006518:	4ba9      	ldr	r3, [pc, #676]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800651a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651c:	0a1b      	lsrs	r3, r3, #8
 800651e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006522:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006524:	4ba6      	ldr	r3, [pc, #664]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006528:	091b      	lsrs	r3, r3, #4
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006530:	4ba3      	ldr	r3, [pc, #652]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006534:	08db      	lsrs	r3, r3, #3
 8006536:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	fb02 f303 	mul.w	r3, r2, r3
 8006540:	ee07 3a90 	vmov	s15, r3
 8006544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006548:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 8126 	beq.w	80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	2b03      	cmp	r3, #3
 8006558:	d053      	beq.n	8006602 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	2b03      	cmp	r3, #3
 800655e:	d86f      	bhi.n	8006640 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d003      	beq.n	800656e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	2b02      	cmp	r3, #2
 800656a:	d02b      	beq.n	80065c4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800656c:	e068      	b.n	8006640 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800656e:	4b94      	ldr	r3, [pc, #592]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	08db      	lsrs	r3, r3, #3
 8006574:	f003 0303 	and.w	r3, r3, #3
 8006578:	4a92      	ldr	r2, [pc, #584]	@ (80067c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800657a:	fa22 f303 	lsr.w	r3, r2, r3
 800657e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	ee07 3a90 	vmov	s15, r3
 8006586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	ee07 3a90 	vmov	s15, r3
 8006590:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006594:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	ee07 3a90 	vmov	s15, r3
 800659e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80065a6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80067c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80065aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80065c2:	e068      	b.n	8006696 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	ee07 3a90 	vmov	s15, r3
 80065ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ce:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80067cc <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80065d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065d6:	6a3b      	ldr	r3, [r7, #32]
 80065d8:	ee07 3a90 	vmov	s15, r3
 80065dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065e0:	ed97 6a04 	vldr	s12, [r7, #16]
 80065e4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80067c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80065e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006600:	e049      	b.n	8006696 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	ee07 3a90 	vmov	s15, r3
 8006608:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800660c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80067d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8006610:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006614:	6a3b      	ldr	r3, [r7, #32]
 8006616:	ee07 3a90 	vmov	s15, r3
 800661a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800661e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006622:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80067c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800662a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800662e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800663a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800663e:	e02a      	b.n	8006696 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006640:	4b5f      	ldr	r3, [pc, #380]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	08db      	lsrs	r3, r3, #3
 8006646:	f003 0303 	and.w	r3, r3, #3
 800664a:	4a5e      	ldr	r2, [pc, #376]	@ (80067c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800664c:	fa22 f303 	lsr.w	r3, r2, r3
 8006650:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	ee07 3a90 	vmov	s15, r3
 8006658:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	ee07 3a90 	vmov	s15, r3
 8006662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	ee07 3a90 	vmov	s15, r3
 8006670:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006674:	ed97 6a04 	vldr	s12, [r7, #16]
 8006678:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80067c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800667c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006680:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006684:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006688:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800668c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006690:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006694:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006696:	4b4a      	ldr	r3, [pc, #296]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800669e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066a2:	d121      	bne.n	80066e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80066a4:	4b46      	ldr	r3, [pc, #280]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80066a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d017      	beq.n	80066e0 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80066b0:	4b43      	ldr	r3, [pc, #268]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80066b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066b4:	0a5b      	lsrs	r3, r3, #9
 80066b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066ba:	ee07 3a90 	vmov	s15, r3
 80066be:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80066c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066c6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80066ca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80066ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066d6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	601a      	str	r2, [r3, #0]
 80066de:	e006      	b.n	80066ee <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	e002      	b.n	80066ee <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066ee:	4b34      	ldr	r3, [pc, #208]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066fa:	d121      	bne.n	8006740 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80066fc:	4b30      	ldr	r3, [pc, #192]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80066fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d017      	beq.n	8006738 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006708:	4b2d      	ldr	r3, [pc, #180]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800670a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800670c:	0c1b      	lsrs	r3, r3, #16
 800670e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006712:	ee07 3a90 	vmov	s15, r3
 8006716:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800671a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800671e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006722:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800672a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800672e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	605a      	str	r2, [r3, #4]
 8006736:	e006      	b.n	8006746 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	605a      	str	r2, [r3, #4]
 800673e:	e002      	b.n	8006746 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006746:	4b1e      	ldr	r3, [pc, #120]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800674e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006752:	d121      	bne.n	8006798 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006754:	4b1a      	ldr	r3, [pc, #104]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006758:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d017      	beq.n	8006790 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006760:	4b17      	ldr	r3, [pc, #92]	@ (80067c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006764:	0e1b      	lsrs	r3, r3, #24
 8006766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800676a:	ee07 3a90 	vmov	s15, r3
 800676e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8006772:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006776:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800677a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800677e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006786:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800678e:	e010      	b.n	80067b2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	609a      	str	r2, [r3, #8]
}
 8006796:	e00c      	b.n	80067b2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	609a      	str	r2, [r3, #8]
}
 800679e:	e008      	b.n	80067b2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	609a      	str	r2, [r3, #8]
}
 80067b2:	bf00      	nop
 80067b4:	372c      	adds	r7, #44	@ 0x2c
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	44020c00 	.word	0x44020c00
 80067c4:	03d09000 	.word	0x03d09000
 80067c8:	46000000 	.word	0x46000000
 80067cc:	4a742400 	.word	0x4a742400
 80067d0:	4bbebc20 	.word	0x4bbebc20

080067d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b08b      	sub	sp, #44	@ 0x2c
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80067dc:	4bae      	ldr	r3, [pc, #696]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e4:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80067e6:	4bac      	ldr	r3, [pc, #688]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ea:	f003 0303 	and.w	r3, r3, #3
 80067ee:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80067f0:	4ba9      	ldr	r3, [pc, #676]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f4:	0a1b      	lsrs	r3, r3, #8
 80067f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067fa:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80067fc:	4ba6      	ldr	r3, [pc, #664]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006800:	091b      	lsrs	r3, r3, #4
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006808:	4ba3      	ldr	r3, [pc, #652]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800680a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680c:	08db      	lsrs	r3, r3, #3
 800680e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	fb02 f303 	mul.w	r3, r2, r3
 8006818:	ee07 3a90 	vmov	s15, r3
 800681c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006820:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 8126 	beq.w	8006a78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	2b03      	cmp	r3, #3
 8006830:	d053      	beq.n	80068da <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	2b03      	cmp	r3, #3
 8006836:	d86f      	bhi.n	8006918 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	2b01      	cmp	r3, #1
 800683c:	d003      	beq.n	8006846 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	2b02      	cmp	r3, #2
 8006842:	d02b      	beq.n	800689c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006844:	e068      	b.n	8006918 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006846:	4b94      	ldr	r3, [pc, #592]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	08db      	lsrs	r3, r3, #3
 800684c:	f003 0303 	and.w	r3, r3, #3
 8006850:	4a92      	ldr	r2, [pc, #584]	@ (8006a9c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006852:	fa22 f303 	lsr.w	r3, r2, r3
 8006856:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	ee07 3a90 	vmov	s15, r3
 800685e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	ee07 3a90 	vmov	s15, r3
 8006868:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800686c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006870:	6a3b      	ldr	r3, [r7, #32]
 8006872:	ee07 3a90 	vmov	s15, r3
 8006876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800687a:	ed97 6a04 	vldr	s12, [r7, #16]
 800687e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800688a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800688e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006896:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800689a:	e068      	b.n	800696e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	ee07 3a90 	vmov	s15, r3
 80068a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068a6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80068aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068ae:	6a3b      	ldr	r3, [r7, #32]
 80068b0:	ee07 3a90 	vmov	s15, r3
 80068b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068b8:	ed97 6a04 	vldr	s12, [r7, #16]
 80068bc:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80068c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068d4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80068d8:	e049      	b.n	800696e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	ee07 3a90 	vmov	s15, r3
 80068e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068e4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80068e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068ec:	6a3b      	ldr	r3, [r7, #32]
 80068ee:	ee07 3a90 	vmov	s15, r3
 80068f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068f6:	ed97 6a04 	vldr	s12, [r7, #16]
 80068fa:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80068fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800690a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800690e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006912:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006916:	e02a      	b.n	800696e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006918:	4b5f      	ldr	r3, [pc, #380]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	08db      	lsrs	r3, r3, #3
 800691e:	f003 0303 	and.w	r3, r3, #3
 8006922:	4a5e      	ldr	r2, [pc, #376]	@ (8006a9c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006924:	fa22 f303 	lsr.w	r3, r2, r3
 8006928:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	ee07 3a90 	vmov	s15, r3
 8006930:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	ee07 3a90 	vmov	s15, r3
 800693a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800693e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	ee07 3a90 	vmov	s15, r3
 8006948:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800694c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006950:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006954:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006958:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800695c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006960:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006968:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800696c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800696e:	4b4a      	ldr	r3, [pc, #296]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800697a:	d121      	bne.n	80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800697c:	4b46      	ldr	r3, [pc, #280]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800697e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006984:	2b00      	cmp	r3, #0
 8006986:	d017      	beq.n	80069b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006988:	4b43      	ldr	r3, [pc, #268]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800698a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800698c:	0a5b      	lsrs	r3, r3, #9
 800698e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006992:	ee07 3a90 	vmov	s15, r3
 8006996:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800699a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800699e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80069a2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069ae:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e006      	b.n	80069c6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	601a      	str	r2, [r3, #0]
 80069be:	e002      	b.n	80069c6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80069c6:	4b34      	ldr	r3, [pc, #208]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069d2:	d121      	bne.n	8006a18 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80069d4:	4b30      	ldr	r3, [pc, #192]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80069d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d017      	beq.n	8006a10 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80069e0:	4b2d      	ldr	r3, [pc, #180]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80069e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e4:	0c1b      	lsrs	r3, r3, #16
 80069e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069ea:	ee07 3a90 	vmov	s15, r3
 80069ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80069f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069f6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80069fa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a06:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	605a      	str	r2, [r3, #4]
 8006a0e:	e006      	b.n	8006a1e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	605a      	str	r2, [r3, #4]
 8006a16:	e002      	b.n	8006a1e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a2a:	d121      	bne.n	8006a70 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8006a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d017      	beq.n	8006a68 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006a38:	4b17      	ldr	r3, [pc, #92]	@ (8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a3c:	0e1b      	lsrs	r3, r3, #24
 8006a3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a42:	ee07 3a90 	vmov	s15, r3
 8006a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8006a4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a4e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006a52:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a5e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006a66:	e010      	b.n	8006a8a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	609a      	str	r2, [r3, #8]
}
 8006a6e:	e00c      	b.n	8006a8a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	609a      	str	r2, [r3, #8]
}
 8006a76:	e008      	b.n	8006a8a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	609a      	str	r2, [r3, #8]
}
 8006a8a:	bf00      	nop
 8006a8c:	372c      	adds	r7, #44	@ 0x2c
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	44020c00 	.word	0x44020c00
 8006a9c:	03d09000 	.word	0x03d09000
 8006aa0:	46000000 	.word	0x46000000
 8006aa4:	4a742400 	.word	0x4a742400
 8006aa8:	4bbebc20 	.word	0x4bbebc20

08006aac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b08b      	sub	sp, #44	@ 0x2c
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006ab4:	4bae      	ldr	r3, [pc, #696]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006abc:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006abe:	4bac      	ldr	r3, [pc, #688]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ac2:	f003 0303 	and.w	r3, r3, #3
 8006ac6:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006ac8:	4ba9      	ldr	r3, [pc, #676]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006acc:	0a1b      	lsrs	r3, r3, #8
 8006ace:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ad2:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006ad4:	4ba6      	ldr	r3, [pc, #664]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad8:	091b      	lsrs	r3, r3, #4
 8006ada:	f003 0301 	and.w	r3, r3, #1
 8006ade:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006ae0:	4ba3      	ldr	r3, [pc, #652]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ae4:	08db      	lsrs	r3, r3, #3
 8006ae6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	fb02 f303 	mul.w	r3, r2, r3
 8006af0:	ee07 3a90 	vmov	s15, r3
 8006af4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006af8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	f000 8126 	beq.w	8006d50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	2b03      	cmp	r3, #3
 8006b08:	d053      	beq.n	8006bb2 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	2b03      	cmp	r3, #3
 8006b0e:	d86f      	bhi.n	8006bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d003      	beq.n	8006b1e <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d02b      	beq.n	8006b74 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006b1c:	e068      	b.n	8006bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b1e:	4b94      	ldr	r3, [pc, #592]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	08db      	lsrs	r3, r3, #3
 8006b24:	f003 0303 	and.w	r3, r3, #3
 8006b28:	4a92      	ldr	r2, [pc, #584]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b2e:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	ee07 3a90 	vmov	s15, r3
 8006b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	ee07 3a90 	vmov	s15, r3
 8006b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	ee07 3a90 	vmov	s15, r3
 8006b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b52:	ed97 6a04 	vldr	s12, [r7, #16]
 8006b56:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b6e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006b72:	e068      	b.n	8006c46 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	ee07 3a90 	vmov	s15, r3
 8006b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8006b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	ee07 3a90 	vmov	s15, r3
 8006b8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b90:	ed97 6a04 	vldr	s12, [r7, #16]
 8006b94:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006b98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ba0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ba4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006bb0:	e049      	b.n	8006c46 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	ee07 3a90 	vmov	s15, r3
 8006bb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bbc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006d80 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006bc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	ee07 3a90 	vmov	s15, r3
 8006bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bce:	ed97 6a04 	vldr	s12, [r7, #16]
 8006bd2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006bee:	e02a      	b.n	8006c46 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006bf0:	4b5f      	ldr	r3, [pc, #380]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	08db      	lsrs	r3, r3, #3
 8006bf6:	f003 0303 	and.w	r3, r3, #3
 8006bfa:	4a5e      	ldr	r2, [pc, #376]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8006c00:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	ee07 3a90 	vmov	s15, r3
 8006c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	ee07 3a90 	vmov	s15, r3
 8006c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c1a:	6a3b      	ldr	r3, [r7, #32]
 8006c1c:	ee07 3a90 	vmov	s15, r3
 8006c20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c24:	ed97 6a04 	vldr	s12, [r7, #16]
 8006c28:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006c2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c40:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006c44:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c46:	4b4a      	ldr	r3, [pc, #296]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c52:	d121      	bne.n	8006c98 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006c54:	4b46      	ldr	r3, [pc, #280]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d017      	beq.n	8006c90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c60:	4b43      	ldr	r3, [pc, #268]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c64:	0a5b      	lsrs	r3, r3, #9
 8006c66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c6a:	ee07 3a90 	vmov	s15, r3
 8006c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8006c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c76:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006c7a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c86:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	601a      	str	r2, [r3, #0]
 8006c8e:	e006      	b.n	8006c9e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	e002      	b.n	8006c9e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c9e:	4b34      	ldr	r3, [pc, #208]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ca6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006caa:	d121      	bne.n	8006cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006cac:	4b30      	ldr	r3, [pc, #192]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d017      	beq.n	8006ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cbc:	0c1b      	lsrs	r3, r3, #16
 8006cbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cc2:	ee07 3a90 	vmov	s15, r3
 8006cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006cca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006cd2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006cd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cde:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	605a      	str	r2, [r3, #4]
 8006ce6:	e006      	b.n	8006cf6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	605a      	str	r2, [r3, #4]
 8006cee:	e002      	b.n	8006cf6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d02:	d121      	bne.n	8006d48 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006d04:	4b1a      	ldr	r3, [pc, #104]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d017      	beq.n	8006d40 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006d10:	4b17      	ldr	r3, [pc, #92]	@ (8006d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006d12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d14:	0e1b      	lsrs	r3, r3, #24
 8006d16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d1a:	ee07 3a90 	vmov	s15, r3
 8006d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8006d22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d26:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006d2a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006d2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d36:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006d3e:	e010      	b.n	8006d62 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	609a      	str	r2, [r3, #8]
}
 8006d46:	e00c      	b.n	8006d62 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	609a      	str	r2, [r3, #8]
}
 8006d4e:	e008      	b.n	8006d62 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	609a      	str	r2, [r3, #8]
}
 8006d62:	bf00      	nop
 8006d64:	372c      	adds	r7, #44	@ 0x2c
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	44020c00 	.word	0x44020c00
 8006d74:	03d09000 	.word	0x03d09000
 8006d78:	46000000 	.word	0x46000000
 8006d7c:	4a742400 	.word	0x4a742400
 8006d80:	4bbebc20 	.word	0x4bbebc20

08006d84 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006d84:	b590      	push	{r4, r7, lr}
 8006d86:	b08f      	sub	sp, #60	@ 0x3c
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006d8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d92:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006d96:	4321      	orrs	r1, r4
 8006d98:	d150      	bne.n	8006e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006d9a:	4b26      	ldr	r3, [pc, #152]	@ (8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006da0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006da4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006da6:	4b23      	ldr	r3, [pc, #140]	@ (8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dac:	f003 0302 	and.w	r3, r3, #2
 8006db0:	2b02      	cmp	r3, #2
 8006db2:	d108      	bne.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dba:	d104      	bne.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006dbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dc2:	f002 bb2a 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006dc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dd4:	d108      	bne.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ddc:	d104      	bne.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8006dde:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de4:	f002 bb19 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006de8:	4b12      	ldr	r3, [pc, #72]	@ (8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006df0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006df4:	d119      	bne.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dfc:	d115      	bne.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006e06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e0a:	d30a      	bcc.n	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8006e0c:	4b09      	ldr	r3, [pc, #36]	@ (8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006e0e:	69db      	ldr	r3, [r3, #28]
 8006e10:	0a1b      	lsrs	r3, r3, #8
 8006e12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e16:	4a08      	ldr	r2, [pc, #32]	@ (8006e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006e1e:	f002 bafc 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8006e22:	2300      	movs	r3, #0
 8006e24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006e26:	f002 baf8 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e2e:	f002 baf4 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006e32:	bf00      	nop
 8006e34:	44020c00 	.word	0x44020c00
 8006e38:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006e3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e40:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8006e44:	ea50 0104 	orrs.w	r1, r0, r4
 8006e48:	f001 8275 	beq.w	8008336 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8006e4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e50:	2801      	cmp	r0, #1
 8006e52:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006e56:	f082 82dd 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e5e:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006e62:	ea50 0104 	orrs.w	r1, r0, r4
 8006e66:	f001 816c 	beq.w	8008142 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8006e6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e6e:	2801      	cmp	r0, #1
 8006e70:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006e74:	f082 82ce 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e7c:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006e80:	ea50 0104 	orrs.w	r1, r0, r4
 8006e84:	f001 8602 	beq.w	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006e88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e8c:	2801      	cmp	r0, #1
 8006e8e:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006e92:	f082 82bf 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e9a:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8006e9e:	ea50 0104 	orrs.w	r1, r0, r4
 8006ea2:	f001 854c 	beq.w	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006ea6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eaa:	2801      	cmp	r0, #1
 8006eac:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006eb0:	f082 82b0 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006eb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eb8:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8006ebc:	ea50 0104 	orrs.w	r1, r0, r4
 8006ec0:	f001 849e 	beq.w	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006ec4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ec8:	2801      	cmp	r0, #1
 8006eca:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8006ece:	f082 82a1 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ed2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ed6:	f1a1 0420 	sub.w	r4, r1, #32
 8006eda:	ea50 0104 	orrs.w	r1, r0, r4
 8006ede:	f001 83e8 	beq.w	80086b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8006ee2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ee6:	2801      	cmp	r0, #1
 8006ee8:	f171 0120 	sbcs.w	r1, r1, #32
 8006eec:	f082 8292 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ef0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ef4:	f1a1 0410 	sub.w	r4, r1, #16
 8006ef8:	ea50 0104 	orrs.w	r1, r0, r4
 8006efc:	f002 8256 	beq.w	80093ac <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006f00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f04:	2801      	cmp	r0, #1
 8006f06:	f171 0110 	sbcs.w	r1, r1, #16
 8006f0a:	f082 8283 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f12:	f1a1 0408 	sub.w	r4, r1, #8
 8006f16:	ea50 0104 	orrs.w	r1, r0, r4
 8006f1a:	f002 81cc 	beq.w	80092b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8006f1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f22:	2801      	cmp	r0, #1
 8006f24:	f171 0108 	sbcs.w	r1, r1, #8
 8006f28:	f082 8274 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f30:	1f0c      	subs	r4, r1, #4
 8006f32:	ea50 0104 	orrs.w	r1, r0, r4
 8006f36:	f001 8648 	beq.w	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8006f3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f3e:	2801      	cmp	r0, #1
 8006f40:	f171 0104 	sbcs.w	r1, r1, #4
 8006f44:	f082 8266 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f4c:	1e8c      	subs	r4, r1, #2
 8006f4e:	ea50 0104 	orrs.w	r1, r0, r4
 8006f52:	f002 8143 	beq.w	80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006f56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f5a:	2801      	cmp	r0, #1
 8006f5c:	f171 0102 	sbcs.w	r1, r1, #2
 8006f60:	f082 8258 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f68:	1e4c      	subs	r4, r1, #1
 8006f6a:	ea50 0104 	orrs.w	r1, r0, r4
 8006f6e:	f002 80ce 	beq.w	800910e <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006f72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f76:	2801      	cmp	r0, #1
 8006f78:	f171 0101 	sbcs.w	r1, r1, #1
 8006f7c:	f082 824a 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f84:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006f88:	4321      	orrs	r1, r4
 8006f8a:	f002 8059 	beq.w	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8006f8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f92:	4cd9      	ldr	r4, [pc, #868]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006f94:	42a0      	cmp	r0, r4
 8006f96:	f171 0100 	sbcs.w	r1, r1, #0
 8006f9a:	f082 823b 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fa2:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006fa6:	4321      	orrs	r1, r4
 8006fa8:	f001 87d9 	beq.w	8008f5e <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8006fac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fb0:	4cd2      	ldr	r4, [pc, #840]	@ (80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006fb2:	42a0      	cmp	r0, r4
 8006fb4:	f171 0100 	sbcs.w	r1, r1, #0
 8006fb8:	f082 822c 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fc0:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006fc4:	4321      	orrs	r1, r4
 8006fc6:	f001 8751 	beq.w	8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8006fca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fce:	4ccc      	ldr	r4, [pc, #816]	@ (8007300 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006fd0:	42a0      	cmp	r0, r4
 8006fd2:	f171 0100 	sbcs.w	r1, r1, #0
 8006fd6:	f082 821d 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fde:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006fe2:	4321      	orrs	r1, r4
 8006fe4:	f001 869a 	beq.w	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8006fe8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fec:	4cc5      	ldr	r4, [pc, #788]	@ (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006fee:	42a0      	cmp	r0, r4
 8006ff0:	f171 0100 	sbcs.w	r1, r1, #0
 8006ff4:	f082 820e 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ff8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ffc:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8007000:	4321      	orrs	r1, r4
 8007002:	f001 8612 	beq.w	8008c2a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8007006:	e9d7 0100 	ldrd	r0, r1, [r7]
 800700a:	4cbf      	ldr	r4, [pc, #764]	@ (8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800700c:	42a0      	cmp	r0, r4
 800700e:	f171 0100 	sbcs.w	r1, r1, #0
 8007012:	f082 81ff 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007016:	e9d7 0100 	ldrd	r0, r1, [r7]
 800701a:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800701e:	4321      	orrs	r1, r4
 8007020:	f002 817e 	beq.w	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8007024:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007028:	4cb8      	ldr	r4, [pc, #736]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800702a:	42a0      	cmp	r0, r4
 800702c:	f171 0100 	sbcs.w	r1, r1, #0
 8007030:	f082 81f0 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007034:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007038:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 800703c:	4321      	orrs	r1, r4
 800703e:	f000 829e 	beq.w	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8007042:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007046:	4cb2      	ldr	r4, [pc, #712]	@ (8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007048:	42a0      	cmp	r0, r4
 800704a:	f171 0100 	sbcs.w	r1, r1, #0
 800704e:	f082 81e1 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007052:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007056:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800705a:	4321      	orrs	r1, r4
 800705c:	f000 826d 	beq.w	800753a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8007060:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007064:	4cab      	ldr	r4, [pc, #684]	@ (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007066:	42a0      	cmp	r0, r4
 8007068:	f171 0100 	sbcs.w	r1, r1, #0
 800706c:	f082 81d2 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007070:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007074:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8007078:	4321      	orrs	r1, r4
 800707a:	f001 800d 	beq.w	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800707e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007082:	4ca5      	ldr	r4, [pc, #660]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007084:	42a0      	cmp	r0, r4
 8007086:	f171 0100 	sbcs.w	r1, r1, #0
 800708a:	f082 81c3 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800708e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007092:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8007096:	4321      	orrs	r1, r4
 8007098:	f000 81d0 	beq.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 800709c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070a0:	4c9e      	ldr	r4, [pc, #632]	@ (800731c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80070a2:	42a0      	cmp	r0, r4
 80070a4:	f171 0100 	sbcs.w	r1, r1, #0
 80070a8:	f082 81b4 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80070ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070b0:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 80070b4:	4321      	orrs	r1, r4
 80070b6:	f000 8142 	beq.w	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 80070ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070be:	4c98      	ldr	r4, [pc, #608]	@ (8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80070c0:	42a0      	cmp	r0, r4
 80070c2:	f171 0100 	sbcs.w	r1, r1, #0
 80070c6:	f082 81a5 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80070ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070ce:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80070d2:	4321      	orrs	r1, r4
 80070d4:	f001 824e 	beq.w	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 80070d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070dc:	4c91      	ldr	r4, [pc, #580]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80070de:	42a0      	cmp	r0, r4
 80070e0:	f171 0100 	sbcs.w	r1, r1, #0
 80070e4:	f082 8196 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80070e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070ec:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80070f0:	4321      	orrs	r1, r4
 80070f2:	f001 8197 	beq.w	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 80070f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070fa:	4c8b      	ldr	r4, [pc, #556]	@ (8007328 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80070fc:	42a0      	cmp	r0, r4
 80070fe:	f171 0100 	sbcs.w	r1, r1, #0
 8007102:	f082 8187 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007106:	e9d7 0100 	ldrd	r0, r1, [r7]
 800710a:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800710e:	4321      	orrs	r1, r4
 8007110:	f001 8154 	beq.w	80083bc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8007114:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007118:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800711c:	f171 0100 	sbcs.w	r1, r1, #0
 8007120:	f082 8178 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007124:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007128:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800712c:	4321      	orrs	r1, r4
 800712e:	f001 80b7 	beq.w	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8007132:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007136:	f248 0401 	movw	r4, #32769	@ 0x8001
 800713a:	42a0      	cmp	r0, r4
 800713c:	f171 0100 	sbcs.w	r1, r1, #0
 8007140:	f082 8168 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007144:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007148:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800714c:	4321      	orrs	r1, r4
 800714e:	f001 8064 	beq.w	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8007152:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007156:	f244 0401 	movw	r4, #16385	@ 0x4001
 800715a:	42a0      	cmp	r0, r4
 800715c:	f171 0100 	sbcs.w	r1, r1, #0
 8007160:	f082 8158 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007164:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007168:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 800716c:	4321      	orrs	r1, r4
 800716e:	f001 8011 	beq.w	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8007172:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007176:	f242 0401 	movw	r4, #8193	@ 0x2001
 800717a:	42a0      	cmp	r0, r4
 800717c:	f171 0100 	sbcs.w	r1, r1, #0
 8007180:	f082 8148 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007184:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007188:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 800718c:	4321      	orrs	r1, r4
 800718e:	f000 871e 	beq.w	8007fce <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8007192:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007196:	f241 0401 	movw	r4, #4097	@ 0x1001
 800719a:	42a0      	cmp	r0, r4
 800719c:	f171 0100 	sbcs.w	r1, r1, #0
 80071a0:	f082 8138 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80071a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071a8:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80071ac:	4321      	orrs	r1, r4
 80071ae:	f000 86a8 	beq.w	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 80071b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071b6:	f640 0401 	movw	r4, #2049	@ 0x801
 80071ba:	42a0      	cmp	r0, r4
 80071bc:	f171 0100 	sbcs.w	r1, r1, #0
 80071c0:	f082 8128 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80071c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071c8:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 80071cc:	4321      	orrs	r1, r4
 80071ce:	f000 8632 	beq.w	8007e36 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 80071d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071d6:	f240 4401 	movw	r4, #1025	@ 0x401
 80071da:	42a0      	cmp	r0, r4
 80071dc:	f171 0100 	sbcs.w	r1, r1, #0
 80071e0:	f082 8118 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80071e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071e8:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80071ec:	4321      	orrs	r1, r4
 80071ee:	f000 85b0 	beq.w	8007d52 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 80071f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071f6:	f240 2401 	movw	r4, #513	@ 0x201
 80071fa:	42a0      	cmp	r0, r4
 80071fc:	f171 0100 	sbcs.w	r1, r1, #0
 8007200:	f082 8108 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007204:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007208:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800720c:	4321      	orrs	r1, r4
 800720e:	f000 8535 	beq.w	8007c7c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8007212:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007216:	f240 1401 	movw	r4, #257	@ 0x101
 800721a:	42a0      	cmp	r0, r4
 800721c:	f171 0100 	sbcs.w	r1, r1, #0
 8007220:	f082 80f8 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007224:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007228:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800722c:	4321      	orrs	r1, r4
 800722e:	f000 84ba 	beq.w	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8007232:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007236:	2881      	cmp	r0, #129	@ 0x81
 8007238:	f171 0100 	sbcs.w	r1, r1, #0
 800723c:	f082 80ea 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007240:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007244:	2821      	cmp	r0, #33	@ 0x21
 8007246:	f171 0100 	sbcs.w	r1, r1, #0
 800724a:	d26f      	bcs.n	800732c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800724c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007250:	4301      	orrs	r1, r0
 8007252:	f002 80df 	beq.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007256:	e9d7 0100 	ldrd	r0, r1, [r7]
 800725a:	1e42      	subs	r2, r0, #1
 800725c:	f141 33ff 	adc.w	r3, r1, #4294967295
 8007260:	2a20      	cmp	r2, #32
 8007262:	f173 0100 	sbcs.w	r1, r3, #0
 8007266:	f082 80d5 	bcs.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800726a:	2a1f      	cmp	r2, #31
 800726c:	f202 80d2 	bhi.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007270:	a101      	add	r1, pc, #4	@ (adr r1, 8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8007272:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007276:	bf00      	nop
 8007278:	080075d9 	.word	0x080075d9
 800727c:	080076a5 	.word	0x080076a5
 8007280:	08009415 	.word	0x08009415
 8007284:	08007765 	.word	0x08007765
 8007288:	08009415 	.word	0x08009415
 800728c:	08009415 	.word	0x08009415
 8007290:	08009415 	.word	0x08009415
 8007294:	08007835 	.word	0x08007835
 8007298:	08009415 	.word	0x08009415
 800729c:	08009415 	.word	0x08009415
 80072a0:	08009415 	.word	0x08009415
 80072a4:	08009415 	.word	0x08009415
 80072a8:	08009415 	.word	0x08009415
 80072ac:	08009415 	.word	0x08009415
 80072b0:	08009415 	.word	0x08009415
 80072b4:	08007917 	.word	0x08007917
 80072b8:	08009415 	.word	0x08009415
 80072bc:	08009415 	.word	0x08009415
 80072c0:	08009415 	.word	0x08009415
 80072c4:	08009415 	.word	0x08009415
 80072c8:	08009415 	.word	0x08009415
 80072cc:	08009415 	.word	0x08009415
 80072d0:	08009415 	.word	0x08009415
 80072d4:	08009415 	.word	0x08009415
 80072d8:	08009415 	.word	0x08009415
 80072dc:	08009415 	.word	0x08009415
 80072e0:	08009415 	.word	0x08009415
 80072e4:	08009415 	.word	0x08009415
 80072e8:	08009415 	.word	0x08009415
 80072ec:	08009415 	.word	0x08009415
 80072f0:	08009415 	.word	0x08009415
 80072f4:	080079ed 	.word	0x080079ed
 80072f8:	80000001 	.word	0x80000001
 80072fc:	40000001 	.word	0x40000001
 8007300:	20000001 	.word	0x20000001
 8007304:	10000001 	.word	0x10000001
 8007308:	08000001 	.word	0x08000001
 800730c:	04000001 	.word	0x04000001
 8007310:	00800001 	.word	0x00800001
 8007314:	00400001 	.word	0x00400001
 8007318:	00200001 	.word	0x00200001
 800731c:	00100001 	.word	0x00100001
 8007320:	00080001 	.word	0x00080001
 8007324:	00040001 	.word	0x00040001
 8007328:	00020001 	.word	0x00020001
 800732c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007330:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007334:	430b      	orrs	r3, r1
 8007336:	f000 83c4 	beq.w	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800733a:	f002 b86b 	b.w	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800733e:	4ba1      	ldr	r3, [pc, #644]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007340:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007344:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007348:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800734a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007350:	d036      	beq.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8007352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007354:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007358:	d86b      	bhi.n	8007432 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007360:	d02b      	beq.n	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8007362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007364:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007368:	d863      	bhi.n	8007432 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007370:	d01b      	beq.n	80073aa <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8007372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007378:	d85b      	bhi.n	8007432 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800737a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737c:	2b00      	cmp	r3, #0
 800737e:	d004      	beq.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8007380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007382:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007386:	d008      	beq.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007388:	e053      	b.n	8007432 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800738a:	f107 0320 	add.w	r3, r7, #32
 800738e:	4618      	mov	r0, r3
 8007390:	f7ff f8b4 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007396:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007398:	e04e      	b.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800739a:	f107 0314 	add.w	r3, r7, #20
 800739e:	4618      	mov	r0, r3
 80073a0:	f7ff fa18 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80073a8:	e046      	b.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073aa:	f107 0308 	add.w	r3, r7, #8
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7ff fb7c 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80073b8:	e03e      	b.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80073ba:	4b83      	ldr	r3, [pc, #524]	@ (80075c8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80073bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80073be:	e03b      	b.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80073c0:	4b80      	ldr	r3, [pc, #512]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80073c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80073c6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80073ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80073cc:	4b7d      	ldr	r3, [pc, #500]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 0302 	and.w	r3, r3, #2
 80073d4:	2b02      	cmp	r3, #2
 80073d6:	d10c      	bne.n	80073f2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80073d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d109      	bne.n	80073f2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80073de:	4b79      	ldr	r3, [pc, #484]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	08db      	lsrs	r3, r3, #3
 80073e4:	f003 0303 	and.w	r3, r3, #3
 80073e8:	4a78      	ldr	r2, [pc, #480]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80073ea:	fa22 f303 	lsr.w	r3, r2, r3
 80073ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f0:	e01e      	b.n	8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073f2:	4b74      	ldr	r3, [pc, #464]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073fe:	d106      	bne.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007406:	d102      	bne.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007408:	4b71      	ldr	r3, [pc, #452]	@ (80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800740a:	637b      	str	r3, [r7, #52]	@ 0x34
 800740c:	e010      	b.n	8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800740e:	4b6d      	ldr	r3, [pc, #436]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007416:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800741a:	d106      	bne.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 800741c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800741e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007422:	d102      	bne.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007424:	4b6b      	ldr	r3, [pc, #428]	@ (80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007426:	637b      	str	r3, [r7, #52]	@ 0x34
 8007428:	e002      	b.n	8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800742a:	2300      	movs	r3, #0
 800742c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800742e:	e003      	b.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8007430:	e002      	b.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8007432:	2300      	movs	r3, #0
 8007434:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007436:	bf00      	nop
          }
        }
        break;
 8007438:	f001 bfef 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800743c:	4b61      	ldr	r3, [pc, #388]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800743e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007442:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8007446:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800744e:	d036      	beq.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8007450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007452:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007456:	d86b      	bhi.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800745e:	d02b      	beq.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8007460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007462:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007466:	d863      	bhi.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800746e:	d01b      	beq.n	80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007472:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007476:	d85b      	bhi.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747a:	2b00      	cmp	r3, #0
 800747c:	d004      	beq.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007484:	d008      	beq.n	8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007486:	e053      	b.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007488:	f107 0320 	add.w	r3, r7, #32
 800748c:	4618      	mov	r0, r3
 800748e:	f7ff f835 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007494:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007496:	e04e      	b.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007498:	f107 0314 	add.w	r3, r7, #20
 800749c:	4618      	mov	r0, r3
 800749e:	f7ff f999 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80074a6:	e046      	b.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074a8:	f107 0308 	add.w	r3, r7, #8
 80074ac:	4618      	mov	r0, r3
 80074ae:	f7ff fafd 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80074b6:	e03e      	b.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80074b8:	4b43      	ldr	r3, [pc, #268]	@ (80075c8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80074ba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80074bc:	e03b      	b.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80074be:	4b41      	ldr	r3, [pc, #260]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80074c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80074c4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80074c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074ca:	4b3e      	ldr	r3, [pc, #248]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 0302 	and.w	r3, r3, #2
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d10c      	bne.n	80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d109      	bne.n	80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074dc:	4b39      	ldr	r3, [pc, #228]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	08db      	lsrs	r3, r3, #3
 80074e2:	f003 0303 	and.w	r3, r3, #3
 80074e6:	4a39      	ldr	r2, [pc, #228]	@ (80075cc <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80074e8:	fa22 f303 	lsr.w	r3, r2, r3
 80074ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ee:	e01e      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074f0:	4b34      	ldr	r3, [pc, #208]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074fc:	d106      	bne.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80074fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007504:	d102      	bne.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007506:	4b32      	ldr	r3, [pc, #200]	@ (80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007508:	637b      	str	r3, [r7, #52]	@ 0x34
 800750a:	e010      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800750c:	4b2d      	ldr	r3, [pc, #180]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007514:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007518:	d106      	bne.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800751a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007520:	d102      	bne.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007522:	4b2c      	ldr	r3, [pc, #176]	@ (80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007524:	637b      	str	r3, [r7, #52]	@ 0x34
 8007526:	e002      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007528:	2300      	movs	r3, #0
 800752a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800752c:	e003      	b.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800752e:	e002      	b.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8007530:	2300      	movs	r3, #0
 8007532:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007534:	bf00      	nop
          }
        }
        break;
 8007536:	f001 bf70 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800753a:	4b22      	ldr	r3, [pc, #136]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800753c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007544:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8007546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007548:	2b00      	cmp	r3, #0
 800754a:	d108      	bne.n	800755e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800754c:	f107 0320 	add.w	r3, r7, #32
 8007550:	4618      	mov	r0, r3
 8007552:	f7fe ffd3 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007558:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800755a:	f001 bf5e 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800755e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007560:	2b40      	cmp	r3, #64	@ 0x40
 8007562:	d108      	bne.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007564:	f107 0314 	add.w	r3, r7, #20
 8007568:	4618      	mov	r0, r3
 800756a:	f7ff f933 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007572:	f001 bf52 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007576:	2300      	movs	r3, #0
 8007578:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800757a:	f001 bf4e 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800757e:	4b11      	ldr	r3, [pc, #68]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007580:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007588:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800758a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758c:	2b00      	cmp	r3, #0
 800758e:	d108      	bne.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007590:	f107 0320 	add.w	r3, r7, #32
 8007594:	4618      	mov	r0, r3
 8007596:	f7fe ffb1 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800759a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800759e:	f001 bf3c 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80075a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a4:	2b80      	cmp	r3, #128	@ 0x80
 80075a6:	d108      	bne.n	80075ba <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075a8:	f107 0314 	add.w	r3, r7, #20
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7ff f911 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075b6:	f001 bf30 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075be:	f001 bf2c 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075c2:	bf00      	nop
 80075c4:	44020c00 	.word	0x44020c00
 80075c8:	00bb8000 	.word	0x00bb8000
 80075cc:	03d09000 	.word	0x03d09000
 80075d0:	003d0900 	.word	0x003d0900
 80075d4:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80075d8:	4b9d      	ldr	r3, [pc, #628]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80075de:	f003 0307 	and.w	r3, r3, #7
 80075e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80075e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d104      	bne.n	80075f4 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80075ea:	f7fc ffd1 	bl	8004590 <HAL_RCC_GetPCLK2Freq>
 80075ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80075f0:	f001 bf13 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80075f4:	4b96      	ldr	r3, [pc, #600]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007600:	d10a      	bne.n	8007618 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8007602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007604:	2b01      	cmp	r3, #1
 8007606:	d107      	bne.n	8007618 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007608:	f107 0314 	add.w	r3, r7, #20
 800760c:	4618      	mov	r0, r3
 800760e:	f7ff f8e1 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	637b      	str	r3, [r7, #52]	@ 0x34
 8007616:	e043      	b.n	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8007618:	4b8d      	ldr	r3, [pc, #564]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007620:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007624:	d10a      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8007626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007628:	2b02      	cmp	r3, #2
 800762a:	d107      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800762c:	f107 0308 	add.w	r3, r7, #8
 8007630:	4618      	mov	r0, r3
 8007632:	f7ff fa3b 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	637b      	str	r3, [r7, #52]	@ 0x34
 800763a:	e031      	b.n	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800763c:	4b84      	ldr	r3, [pc, #528]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0302 	and.w	r3, r3, #2
 8007644:	2b02      	cmp	r3, #2
 8007646:	d10c      	bne.n	8007662 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764a:	2b03      	cmp	r3, #3
 800764c:	d109      	bne.n	8007662 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800764e:	4b80      	ldr	r3, [pc, #512]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	08db      	lsrs	r3, r3, #3
 8007654:	f003 0303 	and.w	r3, r3, #3
 8007658:	4a7e      	ldr	r2, [pc, #504]	@ (8007854 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800765a:	fa22 f303 	lsr.w	r3, r2, r3
 800765e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007660:	e01e      	b.n	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8007662:	4b7b      	ldr	r3, [pc, #492]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800766a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800766e:	d105      	bne.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8007670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007672:	2b04      	cmp	r3, #4
 8007674:	d102      	bne.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007676:	4b78      	ldr	r3, [pc, #480]	@ (8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007678:	637b      	str	r3, [r7, #52]	@ 0x34
 800767a:	e011      	b.n	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800767c:	4b74      	ldr	r3, [pc, #464]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800767e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b02      	cmp	r3, #2
 8007688:	d106      	bne.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800768a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768c:	2b05      	cmp	r3, #5
 800768e:	d103      	bne.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8007690:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007694:	637b      	str	r3, [r7, #52]	@ 0x34
 8007696:	e003      	b.n	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007698:	2300      	movs	r3, #0
 800769a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800769c:	f001 bebd 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80076a0:	f001 bebb 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80076a4:	4b6a      	ldr	r3, [pc, #424]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80076a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80076aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80076ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80076b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d104      	bne.n	80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80076b6:	f7fc ff55 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 80076ba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80076bc:	f001 bead 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80076c0:	4b63      	ldr	r3, [pc, #396]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076cc:	d10a      	bne.n	80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80076ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d0:	2b08      	cmp	r3, #8
 80076d2:	d107      	bne.n	80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076d4:	f107 0314 	add.w	r3, r7, #20
 80076d8:	4618      	mov	r0, r3
 80076da:	f7ff f87b 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076e2:	e03d      	b.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80076e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e6:	2b10      	cmp	r3, #16
 80076e8:	d108      	bne.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076ea:	f107 0308 	add.w	r3, r7, #8
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7ff f9dc 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076f8:	f001 be8f 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80076fc:	4b54      	ldr	r3, [pc, #336]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0302 	and.w	r3, r3, #2
 8007704:	2b02      	cmp	r3, #2
 8007706:	d10c      	bne.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770a:	2b18      	cmp	r3, #24
 800770c:	d109      	bne.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800770e:	4b50      	ldr	r3, [pc, #320]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	08db      	lsrs	r3, r3, #3
 8007714:	f003 0303 	and.w	r3, r3, #3
 8007718:	4a4e      	ldr	r2, [pc, #312]	@ (8007854 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800771a:	fa22 f303 	lsr.w	r3, r2, r3
 800771e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007720:	e01e      	b.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8007722:	4b4b      	ldr	r3, [pc, #300]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800772a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800772e:	d105      	bne.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007732:	2b20      	cmp	r3, #32
 8007734:	d102      	bne.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007736:	4b48      	ldr	r3, [pc, #288]	@ (8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007738:	637b      	str	r3, [r7, #52]	@ 0x34
 800773a:	e011      	b.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800773c:	4b44      	ldr	r3, [pc, #272]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800773e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007742:	f003 0302 	and.w	r3, r3, #2
 8007746:	2b02      	cmp	r3, #2
 8007748:	d106      	bne.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800774a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774c:	2b28      	cmp	r3, #40	@ 0x28
 800774e:	d103      	bne.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8007750:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007754:	637b      	str	r3, [r7, #52]	@ 0x34
 8007756:	e003      	b.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007758:	2300      	movs	r3, #0
 800775a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800775c:	f001 be5d 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007760:	f001 be5b 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007764:	4b3a      	ldr	r3, [pc, #232]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007766:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800776a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800776e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007772:	2b00      	cmp	r3, #0
 8007774:	d104      	bne.n	8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007776:	f7fc fef5 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 800777a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800777c:	f001 be4d 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007780:	4b33      	ldr	r3, [pc, #204]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007788:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800778c:	d10a      	bne.n	80077a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800778e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007790:	2b40      	cmp	r3, #64	@ 0x40
 8007792:	d107      	bne.n	80077a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007794:	f107 0314 	add.w	r3, r7, #20
 8007798:	4618      	mov	r0, r3
 800779a:	f7ff f81b 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a2:	e045      	b.n	8007830 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 80077a4:	4b2a      	ldr	r3, [pc, #168]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077b0:	d10a      	bne.n	80077c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 80077b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b4:	2b80      	cmp	r3, #128	@ 0x80
 80077b6:	d107      	bne.n	80077c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077b8:	f107 0308 	add.w	r3, r7, #8
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff f975 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077c6:	e033      	b.n	8007830 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80077c8:	4b21      	ldr	r3, [pc, #132]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0302 	and.w	r3, r3, #2
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d10c      	bne.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80077d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80077d8:	d109      	bne.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80077da:	4b1d      	ldr	r3, [pc, #116]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	08db      	lsrs	r3, r3, #3
 80077e0:	f003 0303 	and.w	r3, r3, #3
 80077e4:	4a1b      	ldr	r2, [pc, #108]	@ (8007854 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80077e6:	fa22 f303 	lsr.w	r3, r2, r3
 80077ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80077ec:	e020      	b.n	8007830 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80077ee:	4b18      	ldr	r3, [pc, #96]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077fa:	d106      	bne.n	800780a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80077fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007802:	d102      	bne.n	800780a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8007804:	4b14      	ldr	r3, [pc, #80]	@ (8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007806:	637b      	str	r3, [r7, #52]	@ 0x34
 8007808:	e012      	b.n	8007830 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800780a:	4b11      	ldr	r3, [pc, #68]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800780c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007810:	f003 0302 	and.w	r3, r3, #2
 8007814:	2b02      	cmp	r3, #2
 8007816:	d107      	bne.n	8007828 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8007818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800781e:	d103      	bne.n	8007828 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8007820:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007824:	637b      	str	r3, [r7, #52]	@ 0x34
 8007826:	e003      	b.n	8007830 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8007828:	2300      	movs	r3, #0
 800782a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800782c:	f001 bdf5 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007830:	f001 bdf3 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007834:	4b06      	ldr	r3, [pc, #24]	@ (8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007836:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800783a:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800783e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007842:	2b00      	cmp	r3, #0
 8007844:	d10a      	bne.n	800785c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007846:	f7fc fe8d 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 800784a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800784c:	f001 bde5 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007850:	44020c00 	.word	0x44020c00
 8007854:	03d09000 	.word	0x03d09000
 8007858:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800785c:	4ba0      	ldr	r3, [pc, #640]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007864:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007868:	d10b      	bne.n	8007882 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007870:	d107      	bne.n	8007882 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007872:	f107 0314 	add.w	r3, r7, #20
 8007876:	4618      	mov	r0, r3
 8007878:	f7fe ffac 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800787c:	69bb      	ldr	r3, [r7, #24]
 800787e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007880:	e047      	b.n	8007912 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8007882:	4b97      	ldr	r3, [pc, #604]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800788a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800788e:	d10b      	bne.n	80078a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8007890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007896:	d107      	bne.n	80078a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007898:	f107 0308 	add.w	r3, r7, #8
 800789c:	4618      	mov	r0, r3
 800789e:	f7ff f905 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80078a6:	e034      	b.n	8007912 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80078a8:	4b8d      	ldr	r3, [pc, #564]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0302 	and.w	r3, r3, #2
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d10d      	bne.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80078b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80078ba:	d109      	bne.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80078bc:	4b88      	ldr	r3, [pc, #544]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	08db      	lsrs	r3, r3, #3
 80078c2:	f003 0303 	and.w	r3, r3, #3
 80078c6:	4a87      	ldr	r2, [pc, #540]	@ (8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80078c8:	fa22 f303 	lsr.w	r3, r2, r3
 80078cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ce:	e020      	b.n	8007912 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80078d0:	4b83      	ldr	r3, [pc, #524]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078dc:	d106      	bne.n	80078ec <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80078de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078e4:	d102      	bne.n	80078ec <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 80078e6:	4b80      	ldr	r3, [pc, #512]	@ (8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80078e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ea:	e012      	b.n	8007912 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80078ec:	4b7c      	ldr	r3, [pc, #496]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80078ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078f2:	f003 0302 	and.w	r3, r3, #2
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	d107      	bne.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80078fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078fc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007900:	d103      	bne.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8007902:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007906:	637b      	str	r3, [r7, #52]	@ 0x34
 8007908:	e003      	b.n	8007912 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800790a:	2300      	movs	r3, #0
 800790c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800790e:	f001 bd84 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007912:	f001 bd82 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007916:	4b72      	ldr	r3, [pc, #456]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007918:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800791c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007920:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007924:	2b00      	cmp	r3, #0
 8007926:	d104      	bne.n	8007932 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007928:	f7fc fe1c 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 800792c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800792e:	f001 bd74 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8007932:	4b6b      	ldr	r3, [pc, #428]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800793a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800793e:	d10b      	bne.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8007940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007946:	d107      	bne.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007948:	f107 0314 	add.w	r3, r7, #20
 800794c:	4618      	mov	r0, r3
 800794e:	f7fe ff41 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	637b      	str	r3, [r7, #52]	@ 0x34
 8007956:	e047      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007958:	4b61      	ldr	r3, [pc, #388]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007964:	d10b      	bne.n	800797e <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800796c:	d107      	bne.n	800797e <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800796e:	f107 0308 	add.w	r3, r7, #8
 8007972:	4618      	mov	r0, r3
 8007974:	f7ff f89a 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	637b      	str	r3, [r7, #52]	@ 0x34
 800797c:	e034      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800797e:	4b58      	ldr	r3, [pc, #352]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	2b02      	cmp	r3, #2
 8007988:	d10d      	bne.n	80079a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800798a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007990:	d109      	bne.n	80079a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007992:	4b53      	ldr	r3, [pc, #332]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	08db      	lsrs	r3, r3, #3
 8007998:	f003 0303 	and.w	r3, r3, #3
 800799c:	4a51      	ldr	r2, [pc, #324]	@ (8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800799e:	fa22 f303 	lsr.w	r3, r2, r3
 80079a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079a4:	e020      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80079a6:	4b4e      	ldr	r3, [pc, #312]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079b2:	d106      	bne.n	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80079b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80079ba:	d102      	bne.n	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 80079bc:	4b4a      	ldr	r3, [pc, #296]	@ (8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80079be:	637b      	str	r3, [r7, #52]	@ 0x34
 80079c0:	e012      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80079c2:	4b47      	ldr	r3, [pc, #284]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80079c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079c8:	f003 0302 	and.w	r3, r3, #2
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	d107      	bne.n	80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 80079d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80079d6:	d103      	bne.n	80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80079d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80079de:	e003      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 80079e0:	2300      	movs	r3, #0
 80079e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079e4:	f001 bd19 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80079e8:	f001 bd17 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80079ec:	4b3c      	ldr	r3, [pc, #240]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80079ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80079f2:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80079f6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80079f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d104      	bne.n	8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80079fe:	f7fc fdb1 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8007a02:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a04:	f001 bd09 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8007a08:	4b35      	ldr	r3, [pc, #212]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a14:	d10b      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8007a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a1c:	d107      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a1e:	f107 0314 	add.w	r3, r7, #20
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7fe fed6 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a2c:	e047      	b.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8007a2e:	4b2c      	ldr	r3, [pc, #176]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a3a:	d10b      	bne.n	8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8007a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a42:	d107      	bne.n	8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a44:	f107 0308 	add.w	r3, r7, #8
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7ff f82f 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a52:	e034      	b.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007a54:	4b22      	ldr	r3, [pc, #136]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f003 0302 	and.w	r3, r3, #2
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	d10d      	bne.n	8007a7c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8007a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a62:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007a66:	d109      	bne.n	8007a7c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a68:	4b1d      	ldr	r3, [pc, #116]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	08db      	lsrs	r3, r3, #3
 8007a6e:	f003 0303 	and.w	r3, r3, #3
 8007a72:	4a1c      	ldr	r2, [pc, #112]	@ (8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007a74:	fa22 f303 	lsr.w	r3, r2, r3
 8007a78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a7a:	e020      	b.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8007a7c:	4b18      	ldr	r3, [pc, #96]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a88:	d106      	bne.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a90:	d102      	bne.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8007a92:	4b15      	ldr	r3, [pc, #84]	@ (8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007a94:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a96:	e012      	b.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007a98:	4b11      	ldr	r3, [pc, #68]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007a9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a9e:	f003 0302 	and.w	r3, r3, #2
 8007aa2:	2b02      	cmp	r3, #2
 8007aa4:	d107      	bne.n	8007ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007aac:	d103      	bne.n	8007ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8007aae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ab4:	e003      	b.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aba:	f001 bcae 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007abe:	f001 bcac 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8007ac2:	4b07      	ldr	r3, [pc, #28]	@ (8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007ac4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ac8:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007acc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8007ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d10b      	bne.n	8007aec <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ad4:	f7fc fd46 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8007ad8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8007ada:	f001 bc9e 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ade:	bf00      	nop
 8007ae0:	44020c00 	.word	0x44020c00
 8007ae4:	03d09000 	.word	0x03d09000
 8007ae8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8007aec:	4ba0      	ldr	r3, [pc, #640]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007af4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007af8:	d10b      	bne.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8007afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b00:	d107      	bne.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b02:	f107 0314 	add.w	r3, r7, #20
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7fe fe64 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b10:	e047      	b.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8007b12:	4b97      	ldr	r3, [pc, #604]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b1e:	d10b      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8007b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b22:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007b26:	d107      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b28:	f107 0308 	add.w	r3, r7, #8
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7fe ffbd 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b36:	e034      	b.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8007b38:	4b8d      	ldr	r3, [pc, #564]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0302 	and.w	r3, r3, #2
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d10d      	bne.n	8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8007b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b46:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007b4a:	d109      	bne.n	8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b4c:	4b88      	ldr	r3, [pc, #544]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	08db      	lsrs	r3, r3, #3
 8007b52:	f003 0303 	and.w	r3, r3, #3
 8007b56:	4a87      	ldr	r2, [pc, #540]	@ (8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007b58:	fa22 f303 	lsr.w	r3, r2, r3
 8007b5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b5e:	e020      	b.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8007b60:	4b83      	ldr	r3, [pc, #524]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b6c:	d106      	bne.n	8007b7c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b74:	d102      	bne.n	8007b7c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007b76:	4b80      	ldr	r3, [pc, #512]	@ (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b7a:	e012      	b.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8007b7c:	4b7c      	ldr	r3, [pc, #496]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b82:	f003 0302 	and.w	r3, r3, #2
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d107      	bne.n	8007b9a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007b90:	d103      	bne.n	8007b9a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8007b92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b98:	e003      	b.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b9e:	f001 bc3c 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ba2:	f001 bc3a 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007ba6:	4b72      	ldr	r3, [pc, #456]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ba8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007bac:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007bb0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8007bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d104      	bne.n	8007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007bb8:	f7fc fcd4 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8007bbc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8007bbe:	f001 bc2c 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8007bc2:	4b6b      	ldr	r3, [pc, #428]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bce:	d10b      	bne.n	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007bd6:	d107      	bne.n	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bd8:	f107 0314 	add.w	r3, r7, #20
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fe fdf9 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007be6:	e047      	b.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8007be8:	4b61      	ldr	r3, [pc, #388]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bf4:	d10b      	bne.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8007bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007bfc:	d107      	bne.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bfe:	f107 0308 	add.w	r3, r7, #8
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7fe ff52 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c0c:	e034      	b.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8007c0e:	4b58      	ldr	r3, [pc, #352]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 0302 	and.w	r3, r3, #2
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	d10d      	bne.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007c20:	d109      	bne.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c22:	4b53      	ldr	r3, [pc, #332]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	08db      	lsrs	r3, r3, #3
 8007c28:	f003 0303 	and.w	r3, r3, #3
 8007c2c:	4a51      	ldr	r2, [pc, #324]	@ (8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c34:	e020      	b.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8007c36:	4b4e      	ldr	r3, [pc, #312]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c42:	d106      	bne.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8007c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c4a:	d102      	bne.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8007c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c50:	e012      	b.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8007c52:	4b47      	ldr	r3, [pc, #284]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c58:	f003 0302 	and.w	r3, r3, #2
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d107      	bne.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8007c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c62:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007c66:	d103      	bne.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007c68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c6e:	e003      	b.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8007c70:	2300      	movs	r3, #0
 8007c72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c74:	f001 bbd1 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c78:	f001 bbcf 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8007c7c:	4b3c      	ldr	r3, [pc, #240]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c7e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007c82:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007c86:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d104      	bne.n	8007c98 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c8e:	f7fc fc69 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8007c92:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c94:	f001 bbc1 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007c98:	4b35      	ldr	r3, [pc, #212]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ca0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ca4:	d10b      	bne.n	8007cbe <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cac:	d107      	bne.n	8007cbe <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cae:	f107 0314 	add.w	r3, r7, #20
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f7fe fd8e 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cbc:	e047      	b.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8007cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cca:	d10b      	bne.n	8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cd2:	d107      	bne.n	8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007cd4:	f107 0308 	add.w	r3, r7, #8
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7fe fee7 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ce2:	e034      	b.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8007ce4:	4b22      	ldr	r3, [pc, #136]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f003 0302 	and.w	r3, r3, #2
 8007cec:	2b02      	cmp	r3, #2
 8007cee:	d10d      	bne.n	8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8007cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007cf6:	d109      	bne.n	8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	08db      	lsrs	r3, r3, #3
 8007cfe:	f003 0303 	and.w	r3, r3, #3
 8007d02:	4a1c      	ldr	r2, [pc, #112]	@ (8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007d04:	fa22 f303 	lsr.w	r3, r2, r3
 8007d08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d0a:	e020      	b.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8007d0c:	4b18      	ldr	r3, [pc, #96]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d18:	d106      	bne.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d20:	d102      	bne.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8007d22:	4b15      	ldr	r3, [pc, #84]	@ (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d26:	e012      	b.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8007d28:	4b11      	ldr	r3, [pc, #68]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007d2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d2e:	f003 0302 	and.w	r3, r3, #2
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	d107      	bne.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8007d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d38:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007d3c:	d103      	bne.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8007d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d44:	e003      	b.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8007d46:	2300      	movs	r3, #0
 8007d48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d4a:	f001 bb66 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d4e:	f001 bb64 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8007d52:	4b07      	ldr	r3, [pc, #28]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007d54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007d58:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8007d5c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8007d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d10b      	bne.n	8007d7c <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d64:	f7fc fbfe 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8007d68:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d6a:	f001 bb56 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d6e:	bf00      	nop
 8007d70:	44020c00 	.word	0x44020c00
 8007d74:	03d09000 	.word	0x03d09000
 8007d78:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8007d7c:	4ba1      	ldr	r3, [pc, #644]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d88:	d10b      	bne.n	8007da2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d90:	d107      	bne.n	8007da2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d92:	f107 0314 	add.w	r3, r7, #20
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7fe fd1c 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d9c:	69bb      	ldr	r3, [r7, #24]
 8007d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007da0:	e047      	b.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8007da2:	4b98      	ldr	r3, [pc, #608]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007daa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007dae:	d10b      	bne.n	8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8007db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007db6:	d107      	bne.n	8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007db8:	f107 0308 	add.w	r3, r7, #8
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f7fe fe75 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc6:	e034      	b.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007dc8:	4b8e      	ldr	r3, [pc, #568]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 0302 	and.w	r3, r3, #2
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	d10d      	bne.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007dda:	d109      	bne.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ddc:	4b89      	ldr	r3, [pc, #548]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	08db      	lsrs	r3, r3, #3
 8007de2:	f003 0303 	and.w	r3, r3, #3
 8007de6:	4a88      	ldr	r2, [pc, #544]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007de8:	fa22 f303 	lsr.w	r3, r2, r3
 8007dec:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dee:	e020      	b.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8007df0:	4b84      	ldr	r3, [pc, #528]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007df8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dfc:	d106      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8007dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e04:	d102      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8007e06:	4b81      	ldr	r3, [pc, #516]	@ (800800c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007e08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e0a:	e012      	b.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8007e0c:	4b7d      	ldr	r3, [pc, #500]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e12:	f003 0302 	and.w	r3, r3, #2
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d107      	bne.n	8007e2a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007e20:	d103      	bne.n	8007e2a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8007e22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e28:	e003      	b.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e2e:	f001 baf4 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e32:	f001 baf2 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8007e36:	4b73      	ldr	r3, [pc, #460]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e38:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007e3c:	f003 0307 	and.w	r3, r3, #7
 8007e40:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8007e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d104      	bne.n	8007e52 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e48:	f7fc fb8c 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8007e4c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8007e4e:	f001 bae4 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8007e52:	4b6c      	ldr	r3, [pc, #432]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e5e:	d10a      	bne.n	8007e76 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d107      	bne.n	8007e76 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e66:	f107 0314 	add.w	r3, r7, #20
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fe fcb2 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e70:	69bb      	ldr	r3, [r7, #24]
 8007e72:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e74:	e043      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007e76:	4b63      	ldr	r3, [pc, #396]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e82:	d10a      	bne.n	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d107      	bne.n	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e8a:	f107 0308 	add.w	r3, r7, #8
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f7fe fe0c 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e98:	e031      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8007e9a:	4b5a      	ldr	r3, [pc, #360]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 0302 	and.w	r3, r3, #2
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d10c      	bne.n	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea8:	2b03      	cmp	r3, #3
 8007eaa:	d109      	bne.n	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007eac:	4b55      	ldr	r3, [pc, #340]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	08db      	lsrs	r3, r3, #3
 8007eb2:	f003 0303 	and.w	r3, r3, #3
 8007eb6:	4a54      	ldr	r2, [pc, #336]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8007ebc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ebe:	e01e      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007ec0:	4b50      	ldr	r3, [pc, #320]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ecc:	d105      	bne.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8007ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed0:	2b04      	cmp	r3, #4
 8007ed2:	d102      	bne.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007ed4:	4b4d      	ldr	r3, [pc, #308]	@ (800800c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007ed6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed8:	e011      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8007eda:	4b4a      	ldr	r3, [pc, #296]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007edc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ee0:	f003 0302 	and.w	r3, r3, #2
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	d106      	bne.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8007ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eea:	2b05      	cmp	r3, #5
 8007eec:	d103      	bne.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8007eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ef4:	e003      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007efa:	f001 ba8e 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007efe:	f001 ba8c 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8007f02:	4b40      	ldr	r3, [pc, #256]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007f04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007f08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007f0c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d104      	bne.n	8007f1e <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f14:	f7fc fb26 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8007f18:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f1a:	f001 ba7e 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8007f1e:	4b39      	ldr	r3, [pc, #228]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f2a:	d10a      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2e:	2b10      	cmp	r3, #16
 8007f30:	d107      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f32:	f107 0314 	add.w	r3, r7, #20
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7fe fc4c 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f40:	e043      	b.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007f42:	4b30      	ldr	r3, [pc, #192]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f4e:	d10a      	bne.n	8007f66 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f52:	2b20      	cmp	r3, #32
 8007f54:	d107      	bne.n	8007f66 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f56:	f107 0308 	add.w	r3, r7, #8
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f7fe fda6 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f64:	e031      	b.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007f66:	4b27      	ldr	r3, [pc, #156]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 0302 	and.w	r3, r3, #2
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	d10c      	bne.n	8007f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f74:	2b30      	cmp	r3, #48	@ 0x30
 8007f76:	d109      	bne.n	8007f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f78:	4b22      	ldr	r3, [pc, #136]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	08db      	lsrs	r3, r3, #3
 8007f7e:	f003 0303 	and.w	r3, r3, #3
 8007f82:	4a21      	ldr	r2, [pc, #132]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007f84:	fa22 f303 	lsr.w	r3, r2, r3
 8007f88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f8a:	e01e      	b.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8007f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f98:	d105      	bne.n	8007fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8007f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9c:	2b40      	cmp	r3, #64	@ 0x40
 8007f9e:	d102      	bne.n	8007fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800800c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007fa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fa4:	e011      	b.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007fa6:	4b17      	ldr	r3, [pc, #92]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007fa8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fac:	f003 0302 	and.w	r3, r3, #2
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	d106      	bne.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb6:	2b50      	cmp	r3, #80	@ 0x50
 8007fb8:	d103      	bne.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8007fba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fc0:	e003      	b.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fc6:	f001 ba28 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007fca:	f001 ba26 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007fce:	4b0d      	ldr	r3, [pc, #52]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007fd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007fd4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007fd8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d104      	bne.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007fe0:	f7fc faec 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 8007fe4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007fe6:	f001 ba18 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ff0:	d10e      	bne.n	8008010 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ff2:	f107 0314 	add.w	r3, r7, #20
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f7fe fbec 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008000:	f001 ba0b 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008004:	44020c00 	.word	0x44020c00
 8008008:	03d09000 	.word	0x03d09000
 800800c:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8008010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008012:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008016:	d108      	bne.n	800802a <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008018:	f107 0308 	add.w	r3, r7, #8
 800801c:	4618      	mov	r0, r3
 800801e:	f7fe fd45 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008026:	f001 b9f8 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800802a:	4ba4      	ldr	r3, [pc, #656]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f003 0302 	and.w	r3, r3, #2
 8008032:	2b02      	cmp	r3, #2
 8008034:	d10d      	bne.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8008036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008038:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800803c:	d109      	bne.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800803e:	4b9f      	ldr	r3, [pc, #636]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	08db      	lsrs	r3, r3, #3
 8008044:	f003 0303 	and.w	r3, r3, #3
 8008048:	4a9d      	ldr	r2, [pc, #628]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800804a:	fa22 f303 	lsr.w	r3, r2, r3
 800804e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008050:	e020      	b.n	8008094 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8008052:	4b9a      	ldr	r3, [pc, #616]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800805a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800805e:	d106      	bne.n	800806e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8008060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008062:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008066:	d102      	bne.n	800806e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8008068:	4b96      	ldr	r3, [pc, #600]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800806a:	637b      	str	r3, [r7, #52]	@ 0x34
 800806c:	e012      	b.n	8008094 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800806e:	4b93      	ldr	r3, [pc, #588]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008070:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008074:	f003 0302 	and.w	r3, r3, #2
 8008078:	2b02      	cmp	r3, #2
 800807a:	d107      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 800807c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008082:	d103      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8008084:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008088:	637b      	str	r3, [r7, #52]	@ 0x34
 800808a:	e003      	b.n	8008094 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 800808c:	2300      	movs	r3, #0
 800808e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008090:	f001 b9c3 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008094:	f001 b9c1 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008098:	4b88      	ldr	r3, [pc, #544]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800809a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800809e:	f003 0307 	and.w	r3, r3, #7
 80080a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80080a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d104      	bne.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80080aa:	f7fc fa3f 	bl	800452c <HAL_RCC_GetHCLKFreq>
 80080ae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80080b0:	f001 b9b3 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80080b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d104      	bne.n	80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 80080ba:	f7fc f90b 	bl	80042d4 <HAL_RCC_GetSysClockFreq>
 80080be:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80080c0:	f001 b9ab 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80080c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d108      	bne.n	80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080ca:	f107 0314 	add.w	r3, r7, #20
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7fe fb80 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080d8:	f001 b99f 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80080dc:	4b77      	ldr	r3, [pc, #476]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080e8:	d105      	bne.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80080ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ec:	2b03      	cmp	r3, #3
 80080ee:	d102      	bne.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 80080f0:	4b75      	ldr	r3, [pc, #468]	@ (80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 80080f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080f4:	e023      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80080f6:	4b71      	ldr	r3, [pc, #452]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 0302 	and.w	r3, r3, #2
 80080fe:	2b02      	cmp	r3, #2
 8008100:	d10c      	bne.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8008102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008104:	2b04      	cmp	r3, #4
 8008106:	d109      	bne.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008108:	4b6c      	ldr	r3, [pc, #432]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	08db      	lsrs	r3, r3, #3
 800810e:	f003 0303 	and.w	r3, r3, #3
 8008112:	4a6b      	ldr	r2, [pc, #428]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008114:	fa22 f303 	lsr.w	r3, r2, r3
 8008118:	637b      	str	r3, [r7, #52]	@ 0x34
 800811a:	e010      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800811c:	4b67      	ldr	r3, [pc, #412]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008128:	d105      	bne.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800812a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812c:	2b05      	cmp	r3, #5
 800812e:	d102      	bne.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8008130:	4b64      	ldr	r3, [pc, #400]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008132:	637b      	str	r3, [r7, #52]	@ 0x34
 8008134:	e003      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8008136:	2300      	movs	r3, #0
 8008138:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800813a:	f001 b96e 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800813e:	f001 b96c 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8008142:	4b5e      	ldr	r3, [pc, #376]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008144:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008148:	f003 0308 	and.w	r3, r3, #8
 800814c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800814e:	4b5b      	ldr	r3, [pc, #364]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008150:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008154:	f003 0302 	and.w	r3, r3, #2
 8008158:	2b02      	cmp	r3, #2
 800815a:	d106      	bne.n	800816a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 800815c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815e:	2b00      	cmp	r3, #0
 8008160:	d103      	bne.n	800816a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8008162:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008166:	637b      	str	r3, [r7, #52]	@ 0x34
 8008168:	e012      	b.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800816a:	4b54      	ldr	r3, [pc, #336]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800816c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008170:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008174:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008178:	d106      	bne.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800817a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817c:	2b08      	cmp	r3, #8
 800817e:	d103      	bne.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8008180:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008184:	637b      	str	r3, [r7, #52]	@ 0x34
 8008186:	e003      	b.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8008188:	2300      	movs	r3, #0
 800818a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800818c:	f001 b945 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008190:	f001 b943 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008194:	4b49      	ldr	r3, [pc, #292]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008196:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800819a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800819e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80081a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d104      	bne.n	80081b0 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80081a6:	f7fc f9dd 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 80081aa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80081ac:	f001 b935 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 80081b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081b6:	d108      	bne.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081b8:	f107 0308 	add.w	r3, r7, #8
 80081bc:	4618      	mov	r0, r3
 80081be:	f7fe fc75 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081c6:	f001 b928 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80081ca:	4b3c      	ldr	r3, [pc, #240]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 0302 	and.w	r3, r3, #2
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	d10d      	bne.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 80081d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081dc:	d109      	bne.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081de:	4b37      	ldr	r3, [pc, #220]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	08db      	lsrs	r3, r3, #3
 80081e4:	f003 0303 	and.w	r3, r3, #3
 80081e8:	4a35      	ldr	r2, [pc, #212]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80081ea:	fa22 f303 	lsr.w	r3, r2, r3
 80081ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f0:	e011      	b.n	8008216 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80081f2:	4b32      	ldr	r3, [pc, #200]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081fe:	d106      	bne.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8008200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008202:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008206:	d102      	bne.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8008208:	4b2e      	ldr	r3, [pc, #184]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800820a:	637b      	str	r3, [r7, #52]	@ 0x34
 800820c:	e003      	b.n	8008216 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800820e:	2300      	movs	r3, #0
 8008210:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008212:	f001 b902 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008216:	f001 b900 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800821a:	4b28      	ldr	r3, [pc, #160]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800821c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008220:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008224:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8008226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008228:	2b00      	cmp	r3, #0
 800822a:	d104      	bne.n	8008236 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800822c:	f7fc f99a 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8008230:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8008232:	f001 b8f2 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800823c:	d108      	bne.n	8008250 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800823e:	f107 0308 	add.w	r3, r7, #8
 8008242:	4618      	mov	r0, r3
 8008244:	f7fe fc32 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800824c:	f001 b8e5 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8008250:	4b1a      	ldr	r3, [pc, #104]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 0302 	and.w	r3, r3, #2
 8008258:	2b02      	cmp	r3, #2
 800825a:	d10d      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 800825c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008262:	d109      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008264:	4b15      	ldr	r3, [pc, #84]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	08db      	lsrs	r3, r3, #3
 800826a:	f003 0303 	and.w	r3, r3, #3
 800826e:	4a14      	ldr	r2, [pc, #80]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008270:	fa22 f303 	lsr.w	r3, r2, r3
 8008274:	637b      	str	r3, [r7, #52]	@ 0x34
 8008276:	e011      	b.n	800829c <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8008278:	4b10      	ldr	r3, [pc, #64]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008280:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008284:	d106      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8008286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008288:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800828c:	d102      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800828e:	4b0d      	ldr	r3, [pc, #52]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008290:	637b      	str	r3, [r7, #52]	@ 0x34
 8008292:	e003      	b.n	800829c <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8008294:	2300      	movs	r3, #0
 8008296:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008298:	f001 b8bf 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800829c:	f001 b8bd 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80082a0:	4b06      	ldr	r3, [pc, #24]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80082a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80082a6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80082aa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 80082ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10c      	bne.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80082b2:	f7fc f983 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 80082b6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 80082b8:	f001 b8af 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80082bc:	44020c00 	.word	0x44020c00
 80082c0:	03d09000 	.word	0x03d09000
 80082c4:	003d0900 	.word	0x003d0900
 80082c8:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 80082cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082d2:	d108      	bne.n	80082e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082d4:	f107 0308 	add.w	r3, r7, #8
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fe fbe7 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082e2:	f001 b89a 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80082e6:	4b9f      	ldr	r3, [pc, #636]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f003 0302 	and.w	r3, r3, #2
 80082ee:	2b02      	cmp	r3, #2
 80082f0:	d10d      	bne.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80082f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082f8:	d109      	bne.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80082fa:	4b9a      	ldr	r3, [pc, #616]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	08db      	lsrs	r3, r3, #3
 8008300:	f003 0303 	and.w	r3, r3, #3
 8008304:	4a98      	ldr	r2, [pc, #608]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008306:	fa22 f303 	lsr.w	r3, r2, r3
 800830a:	637b      	str	r3, [r7, #52]	@ 0x34
 800830c:	e011      	b.n	8008332 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800830e:	4b95      	ldr	r3, [pc, #596]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008316:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800831a:	d106      	bne.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800831c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008322:	d102      	bne.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8008324:	4b91      	ldr	r3, [pc, #580]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008326:	637b      	str	r3, [r7, #52]	@ 0x34
 8008328:	e003      	b.n	8008332 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800832a:	2300      	movs	r3, #0
 800832c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800832e:	f001 b874 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008332:	f001 b872 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008336:	4b8b      	ldr	r3, [pc, #556]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008338:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800833c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008340:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8008342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008344:	2b00      	cmp	r3, #0
 8008346:	d104      	bne.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008348:	f7fc f938 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 800834c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800834e:	f001 b864 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8008352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008354:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008358:	d108      	bne.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800835a:	f107 0308 	add.w	r3, r7, #8
 800835e:	4618      	mov	r0, r3
 8008360:	f7fe fba4 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008368:	f001 b857 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800836c:	4b7d      	ldr	r3, [pc, #500]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f003 0302 	and.w	r3, r3, #2
 8008374:	2b02      	cmp	r3, #2
 8008376:	d10d      	bne.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800837a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800837e:	d109      	bne.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008380:	4b78      	ldr	r3, [pc, #480]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	08db      	lsrs	r3, r3, #3
 8008386:	f003 0303 	and.w	r3, r3, #3
 800838a:	4a77      	ldr	r2, [pc, #476]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800838c:	fa22 f303 	lsr.w	r3, r2, r3
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
 8008392:	e011      	b.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8008394:	4b73      	ldr	r3, [pc, #460]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800839c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083a0:	d106      	bne.n	80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 80083a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80083a8:	d102      	bne.n	80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 80083aa:	4b70      	ldr	r3, [pc, #448]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80083ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80083ae:	e003      	b.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 80083b0:	2300      	movs	r3, #0
 80083b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083b4:	f001 b831 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80083b8:	f001 b82f 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80083bc:	4b69      	ldr	r3, [pc, #420]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80083be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80083c2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80083c6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80083c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d104      	bne.n	80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80083ce:	f7fc f8c9 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 80083d2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80083d4:	f001 b821 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80083d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083de:	d108      	bne.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083e0:	f107 0308 	add.w	r3, r7, #8
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7fe fb61 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083ee:	f001 b814 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80083f2:	4b5c      	ldr	r3, [pc, #368]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f003 0302 	and.w	r3, r3, #2
 80083fa:	2b02      	cmp	r3, #2
 80083fc:	d10e      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80083fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008400:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008404:	d10a      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008406:	4b57      	ldr	r3, [pc, #348]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	08db      	lsrs	r3, r3, #3
 800840c:	f003 0303 	and.w	r3, r3, #3
 8008410:	4a55      	ldr	r2, [pc, #340]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008412:	fa22 f303 	lsr.w	r3, r2, r3
 8008416:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008418:	f000 bfff 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800841c:	2300      	movs	r3, #0
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008420:	f000 bffb 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008424:	4b4f      	ldr	r3, [pc, #316]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008426:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800842a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800842e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008432:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008436:	d056      	beq.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8008438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800843a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800843e:	f200 808b 	bhi.w	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008444:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008448:	d03e      	beq.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800844a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008450:	f200 8082 	bhi.w	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008456:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800845a:	d027      	beq.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800845c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008462:	d879      	bhi.n	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008466:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800846a:	d017      	beq.n	800849c <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800846c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008472:	d871      	bhi.n	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008476:	2b00      	cmp	r3, #0
 8008478:	d004      	beq.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800847a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008480:	d004      	beq.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8008482:	e069      	b.n	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008484:	f7fc f89a 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 8008488:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800848a:	e068      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800848c:	f107 0314 	add.w	r3, r7, #20
 8008490:	4618      	mov	r0, r3
 8008492:	f7fe f99f 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800849a:	e060      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800849c:	f107 0308 	add.w	r3, r7, #8
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7fe fb03 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084aa:	e058      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80084ac:	4b2d      	ldr	r3, [pc, #180]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80084ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084b2:	f003 0302 	and.w	r3, r3, #2
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d103      	bne.n	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 80084ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084be:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80084c0:	e04d      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80084c2:	2300      	movs	r3, #0
 80084c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084c6:	e04a      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80084c8:	4b26      	ldr	r3, [pc, #152]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80084ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084d6:	d103      	bne.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80084d8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80084dc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80084de:	e03e      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80084e0:	2300      	movs	r3, #0
 80084e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084e4:	e03b      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084e6:	4b1f      	ldr	r3, [pc, #124]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80084e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084ec:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80084f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084f2:	4b1c      	ldr	r3, [pc, #112]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f003 0302 	and.w	r3, r3, #2
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d10c      	bne.n	8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80084fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008500:	2b00      	cmp	r3, #0
 8008502:	d109      	bne.n	8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008504:	4b17      	ldr	r3, [pc, #92]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	08db      	lsrs	r3, r3, #3
 800850a:	f003 0303 	and.w	r3, r3, #3
 800850e:	4a16      	ldr	r2, [pc, #88]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008510:	fa22 f303 	lsr.w	r3, r2, r3
 8008514:	637b      	str	r3, [r7, #52]	@ 0x34
 8008516:	e01e      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008518:	4b12      	ldr	r3, [pc, #72]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008520:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008524:	d106      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8008526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800852c:	d102      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800852e:	4b0f      	ldr	r3, [pc, #60]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008530:	637b      	str	r3, [r7, #52]	@ 0x34
 8008532:	e010      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008534:	4b0b      	ldr	r3, [pc, #44]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800853c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008540:	d106      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8008542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008544:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008548:	d102      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800854a:	4b09      	ldr	r3, [pc, #36]	@ (8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800854c:	637b      	str	r3, [r7, #52]	@ 0x34
 800854e:	e002      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008550:	2300      	movs	r3, #0
 8008552:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008554:	e003      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008556:	e002      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008558:	2300      	movs	r3, #0
 800855a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800855c:	bf00      	nop
          }
        }
        break;
 800855e:	f000 bf5c 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008562:	bf00      	nop
 8008564:	44020c00 	.word	0x44020c00
 8008568:	03d09000 	.word	0x03d09000
 800856c:	003d0900 	.word	0x003d0900
 8008570:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008574:	4b9e      	ldr	r3, [pc, #632]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008576:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800857a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800857e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008582:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008586:	d056      	beq.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800858e:	f200 808b 	bhi.w	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008594:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008598:	d03e      	beq.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800859a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085a0:	f200 8082 	bhi.w	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80085a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80085aa:	d027      	beq.n	80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80085b2:	d879      	bhi.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80085b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ba:	d017      	beq.n	80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 80085bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085c2:	d871      	bhi.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80085c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d004      	beq.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 80085ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085d0:	d004      	beq.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 80085d2:	e069      	b.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80085d4:	f7fb ffc6 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 80085d8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80085da:	e068      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085dc:	f107 0314 	add.w	r3, r7, #20
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7fe f8f7 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085ea:	e060      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085ec:	f107 0308 	add.w	r3, r7, #8
 80085f0:	4618      	mov	r0, r3
 80085f2:	f7fe fa5b 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085fa:	e058      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80085fc:	4b7c      	ldr	r3, [pc, #496]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80085fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008602:	f003 0302 	and.w	r3, r3, #2
 8008606:	2b02      	cmp	r3, #2
 8008608:	d103      	bne.n	8008612 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800860a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800860e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008610:	e04d      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008612:	2300      	movs	r3, #0
 8008614:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008616:	e04a      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008618:	4b75      	ldr	r3, [pc, #468]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800861a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800861e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008622:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008626:	d103      	bne.n	8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8008628:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800862c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800862e:	e03e      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008630:	2300      	movs	r3, #0
 8008632:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008634:	e03b      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008636:	4b6e      	ldr	r3, [pc, #440]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008638:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800863c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008640:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008642:	4b6b      	ldr	r3, [pc, #428]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f003 0302 	and.w	r3, r3, #2
 800864a:	2b02      	cmp	r3, #2
 800864c:	d10c      	bne.n	8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800864e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008650:	2b00      	cmp	r3, #0
 8008652:	d109      	bne.n	8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008654:	4b66      	ldr	r3, [pc, #408]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	08db      	lsrs	r3, r3, #3
 800865a:	f003 0303 	and.w	r3, r3, #3
 800865e:	4a65      	ldr	r2, [pc, #404]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008660:	fa22 f303 	lsr.w	r3, r2, r3
 8008664:	637b      	str	r3, [r7, #52]	@ 0x34
 8008666:	e01e      	b.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008668:	4b61      	ldr	r3, [pc, #388]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008674:	d106      	bne.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800867c:	d102      	bne.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800867e:	4b5e      	ldr	r3, [pc, #376]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008680:	637b      	str	r3, [r7, #52]	@ 0x34
 8008682:	e010      	b.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008684:	4b5a      	ldr	r3, [pc, #360]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800868c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008690:	d106      	bne.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8008692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008694:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008698:	d102      	bne.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800869a:	4b58      	ldr	r3, [pc, #352]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800869c:	637b      	str	r3, [r7, #52]	@ 0x34
 800869e:	e002      	b.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80086a0:	2300      	movs	r3, #0
 80086a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80086a4:	e003      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 80086a6:	e002      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 80086a8:	2300      	movs	r3, #0
 80086aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086ac:	bf00      	nop
          }
        }
        break;
 80086ae:	f000 beb4 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80086b2:	4b4f      	ldr	r3, [pc, #316]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80086b4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086b8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80086bc:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80086be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80086c4:	d056      	beq.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 80086c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80086cc:	f200 808b 	bhi.w	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80086d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80086d6:	d03e      	beq.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80086de:	f200 8082 	bhi.w	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80086e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80086e8:	d027      	beq.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80086ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80086f0:	d879      	bhi.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80086f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086f8:	d017      	beq.n	800872a <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80086fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008700:	d871      	bhi.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	2b00      	cmp	r3, #0
 8008706:	d004      	beq.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8008708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800870e:	d004      	beq.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8008710:	e069      	b.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008712:	f7fb ff53 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 8008716:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008718:	e068      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800871a:	f107 0314 	add.w	r3, r7, #20
 800871e:	4618      	mov	r0, r3
 8008720:	f7fe f858 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008728:	e060      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800872a:	f107 0308 	add.w	r3, r7, #8
 800872e:	4618      	mov	r0, r3
 8008730:	f7fe f9bc 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008738:	e058      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800873a:	4b2d      	ldr	r3, [pc, #180]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800873c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008740:	f003 0302 	and.w	r3, r3, #2
 8008744:	2b02      	cmp	r3, #2
 8008746:	d103      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008748:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800874c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800874e:	e04d      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008750:	2300      	movs	r3, #0
 8008752:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008754:	e04a      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008756:	4b26      	ldr	r3, [pc, #152]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800875c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008760:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008764:	d103      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008766:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800876a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800876c:	e03e      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800876e:	2300      	movs	r3, #0
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008772:	e03b      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008774:	4b1e      	ldr	r3, [pc, #120]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008776:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800877a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800877e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008780:	4b1b      	ldr	r3, [pc, #108]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f003 0302 	and.w	r3, r3, #2
 8008788:	2b02      	cmp	r3, #2
 800878a:	d10c      	bne.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 800878c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878e:	2b00      	cmp	r3, #0
 8008790:	d109      	bne.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008792:	4b17      	ldr	r3, [pc, #92]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	08db      	lsrs	r3, r3, #3
 8008798:	f003 0303 	and.w	r3, r3, #3
 800879c:	4a15      	ldr	r2, [pc, #84]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800879e:	fa22 f303 	lsr.w	r3, r2, r3
 80087a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087a4:	e01e      	b.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087a6:	4b12      	ldr	r3, [pc, #72]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087b2:	d106      	bne.n	80087c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 80087b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ba:	d102      	bne.n	80087c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80087bc:	4b0e      	ldr	r3, [pc, #56]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80087be:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c0:	e010      	b.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80087c2:	4b0b      	ldr	r3, [pc, #44]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087ce:	d106      	bne.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 80087d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087d6:	d102      	bne.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80087d8:	4b08      	ldr	r3, [pc, #32]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80087da:	637b      	str	r3, [r7, #52]	@ 0x34
 80087dc:	e002      	b.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80087de:	2300      	movs	r3, #0
 80087e0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80087e2:	e003      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 80087e4:	e002      	b.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 80087e6:	2300      	movs	r3, #0
 80087e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087ea:	bf00      	nop
          }
        }
        break;
 80087ec:	f000 be15 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80087f0:	44020c00 	.word	0x44020c00
 80087f4:	03d09000 	.word	0x03d09000
 80087f8:	003d0900 	.word	0x003d0900
 80087fc:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8008800:	4b9e      	ldr	r3, [pc, #632]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008802:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008806:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800880a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800880c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008812:	d056      	beq.n	80088c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8008814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008816:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800881a:	f200 808b 	bhi.w	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800881e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008820:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008824:	d03e      	beq.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8008826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008828:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800882c:	f200 8082 	bhi.w	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008836:	d027      	beq.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800883e:	d879      	bhi.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008842:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008846:	d017      	beq.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800884e:	d871      	bhi.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	2b00      	cmp	r3, #0
 8008854:	d004      	beq.n	8008860 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008858:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800885c:	d004      	beq.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800885e:	e069      	b.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008860:	f7fb feac 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 8008864:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008866:	e068      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008868:	f107 0314 	add.w	r3, r7, #20
 800886c:	4618      	mov	r0, r3
 800886e:	f7fd ffb1 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008876:	e060      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008878:	f107 0308 	add.w	r3, r7, #8
 800887c:	4618      	mov	r0, r3
 800887e:	f7fe f915 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008886:	e058      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008888:	4b7c      	ldr	r3, [pc, #496]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800888a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800888e:	f003 0302 	and.w	r3, r3, #2
 8008892:	2b02      	cmp	r3, #2
 8008894:	d103      	bne.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800889a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800889c:	e04d      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800889e:	2300      	movs	r3, #0
 80088a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088a2:	e04a      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80088a4:	4b75      	ldr	r3, [pc, #468]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088b2:	d103      	bne.n	80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 80088b4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80088b8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80088ba:	e03e      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80088bc:	2300      	movs	r3, #0
 80088be:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088c0:	e03b      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088c2:	4b6e      	ldr	r3, [pc, #440]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088c8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80088cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80088ce:	4b6b      	ldr	r3, [pc, #428]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 0302 	and.w	r3, r3, #2
 80088d6:	2b02      	cmp	r3, #2
 80088d8:	d10c      	bne.n	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 80088da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d109      	bne.n	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088e0:	4b66      	ldr	r3, [pc, #408]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	08db      	lsrs	r3, r3, #3
 80088e6:	f003 0303 	and.w	r3, r3, #3
 80088ea:	4a65      	ldr	r2, [pc, #404]	@ (8008a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80088ec:	fa22 f303 	lsr.w	r3, r2, r3
 80088f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80088f2:	e01e      	b.n	8008932 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088f4:	4b61      	ldr	r3, [pc, #388]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008900:	d106      	bne.n	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8008902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008908:	d102      	bne.n	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800890a:	4b5e      	ldr	r3, [pc, #376]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800890c:	637b      	str	r3, [r7, #52]	@ 0x34
 800890e:	e010      	b.n	8008932 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008910:	4b5a      	ldr	r3, [pc, #360]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008918:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800891c:	d106      	bne.n	800892c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800891e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008920:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008924:	d102      	bne.n	800892c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008926:	4b58      	ldr	r3, [pc, #352]	@ (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008928:	637b      	str	r3, [r7, #52]	@ 0x34
 800892a:	e002      	b.n	8008932 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800892c:	2300      	movs	r3, #0
 800892e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008930:	e003      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8008932:	e002      	b.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8008934:	2300      	movs	r3, #0
 8008936:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008938:	bf00      	nop
          }
        }
        break;
 800893a:	f000 bd6e 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800893e:	4b4f      	ldr	r3, [pc, #316]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008940:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008944:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008948:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800894a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008950:	d056      	beq.n	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8008952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008954:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008958:	f200 808b 	bhi.w	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800895c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008962:	d03e      	beq.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800896a:	f200 8082 	bhi.w	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800896e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008970:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008974:	d027      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008978:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800897c:	d879      	bhi.n	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800897e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008980:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008984:	d017      	beq.n	80089b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008988:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800898c:	d871      	bhi.n	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800898e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008990:	2b00      	cmp	r3, #0
 8008992:	d004      	beq.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800899a:	d004      	beq.n	80089a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800899c:	e069      	b.n	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800899e:	f7fb fe0d 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 80089a2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80089a4:	e068      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089a6:	f107 0314 	add.w	r3, r7, #20
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7fd ff12 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089b4:	e060      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089b6:	f107 0308 	add.w	r3, r7, #8
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7fe f876 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089c4:	e058      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80089c6:	4b2d      	ldr	r3, [pc, #180]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80089c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089cc:	f003 0302 	and.w	r3, r3, #2
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	d103      	bne.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 80089d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089d8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80089da:	e04d      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80089dc:	2300      	movs	r3, #0
 80089de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089e0:	e04a      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80089e2:	4b26      	ldr	r3, [pc, #152]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80089e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089f0:	d103      	bne.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 80089f2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80089f6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80089f8:	e03e      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80089fa:	2300      	movs	r3, #0
 80089fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089fe:	e03b      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a00:	4b1e      	ldr	r3, [pc, #120]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008a02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a06:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 0302 	and.w	r3, r3, #2
 8008a14:	2b02      	cmp	r3, #2
 8008a16:	d10c      	bne.n	8008a32 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8008a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d109      	bne.n	8008a32 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a1e:	4b17      	ldr	r3, [pc, #92]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	08db      	lsrs	r3, r3, #3
 8008a24:	f003 0303 	and.w	r3, r3, #3
 8008a28:	4a15      	ldr	r2, [pc, #84]	@ (8008a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8008a2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a30:	e01e      	b.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a32:	4b12      	ldr	r3, [pc, #72]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a3e:	d106      	bne.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8008a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a46:	d102      	bne.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008a48:	4b0e      	ldr	r3, [pc, #56]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008a4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a4c:	e010      	b.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a5a:	d106      	bne.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8008a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a62:	d102      	bne.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008a64:	4b08      	ldr	r3, [pc, #32]	@ (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008a66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a68:	e002      	b.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008a6e:	e003      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8008a70:	e002      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8008a72:	2300      	movs	r3, #0
 8008a74:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a76:	bf00      	nop
          }
        }
        break;
 8008a78:	f000 bccf 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a7c:	44020c00 	.word	0x44020c00
 8008a80:	03d09000 	.word	0x03d09000
 8008a84:	003d0900 	.word	0x003d0900
 8008a88:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008a8c:	4b9e      	ldr	r3, [pc, #632]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a8e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008a92:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008a96:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a9e:	d056      	beq.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8008aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008aa6:	f200 808b 	bhi.w	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ab0:	d03e      	beq.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ab8:	f200 8082 	bhi.w	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008ac2:	d027      	beq.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008aca:	d879      	bhi.n	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ad2:	d017      	beq.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ada:	d871      	bhi.n	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d004      	beq.n	8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8008ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ae8:	d004      	beq.n	8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8008aea:	e069      	b.n	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008aec:	f7fb fd66 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 8008af0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008af2:	e068      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008af4:	f107 0314 	add.w	r3, r7, #20
 8008af8:	4618      	mov	r0, r3
 8008afa:	f7fd fe6b 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b02:	e060      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b04:	f107 0308 	add.w	r3, r7, #8
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7fd ffcf 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b12:	e058      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008b14:	4b7c      	ldr	r3, [pc, #496]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b1a:	f003 0302 	and.w	r3, r3, #2
 8008b1e:	2b02      	cmp	r3, #2
 8008b20:	d103      	bne.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8008b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b26:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008b28:	e04d      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b2e:	e04a      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008b30:	4b75      	ldr	r3, [pc, #468]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b3e:	d103      	bne.n	8008b48 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8008b40:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008b44:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008b46:	e03e      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b4c:	e03b      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b4e:	4b6e      	ldr	r3, [pc, #440]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b54:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008b58:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b5a:	4b6b      	ldr	r3, [pc, #428]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f003 0302 	and.w	r3, r3, #2
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	d10c      	bne.n	8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d109      	bne.n	8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b6c:	4b66      	ldr	r3, [pc, #408]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	08db      	lsrs	r3, r3, #3
 8008b72:	f003 0303 	and.w	r3, r3, #3
 8008b76:	4a65      	ldr	r2, [pc, #404]	@ (8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008b78:	fa22 f303 	lsr.w	r3, r2, r3
 8008b7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b7e:	e01e      	b.n	8008bbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b80:	4b61      	ldr	r3, [pc, #388]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b8c:	d106      	bne.n	8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8008b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b94:	d102      	bne.n	8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008b96:	4b5e      	ldr	r3, [pc, #376]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008b98:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b9a:	e010      	b.n	8008bbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b9c:	4b5a      	ldr	r3, [pc, #360]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ba4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ba8:	d106      	bne.n	8008bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bb0:	d102      	bne.n	8008bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008bb2:	4b58      	ldr	r3, [pc, #352]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bb6:	e002      	b.n	8008bbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008bbc:	e003      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8008bbe:	e002      	b.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bc4:	bf00      	nop
          }
        }
        break;
 8008bc6:	f000 bc28 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008bca:	4b4f      	ldr	r3, [pc, #316]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008bcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008bd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bd4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008bd6:	4b4c      	ldr	r3, [pc, #304]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008be2:	d106      	bne.n	8008bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8008be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d103      	bne.n	8008bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8008bea:	4b4a      	ldr	r3, [pc, #296]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008bec:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8008bee:	f000 bc14 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8008bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bf8:	d108      	bne.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008bfa:	f107 0320 	add.w	r3, r7, #32
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f7fd fc7c 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c08:	f000 bc07 	b.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8008c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c12:	d107      	bne.n	8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c14:	f107 0314 	add.w	r3, r7, #20
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f7fd fddb 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c22:	e3fa      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008c24:	2300      	movs	r3, #0
 8008c26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c28:	e3f7      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008c2a:	4b37      	ldr	r3, [pc, #220]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c30:	f003 0307 	and.w	r3, r3, #7
 8008c34:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c38:	2b04      	cmp	r3, #4
 8008c3a:	d861      	bhi.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8008c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8008c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c42:	bf00      	nop
 8008c44:	08008c59 	.word	0x08008c59
 8008c48:	08008c69 	.word	0x08008c69
 8008c4c:	08008c79 	.word	0x08008c79
 8008c50:	08008c89 	.word	0x08008c89
 8008c54:	08008c8f 	.word	0x08008c8f
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c58:	f107 0320 	add.w	r3, r7, #32
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7fd fc4d 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c66:	e04e      	b.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c68:	f107 0314 	add.w	r3, r7, #20
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7fd fdb1 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c76:	e046      	b.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c78:	f107 0308 	add.w	r3, r7, #8
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f7fd ff15 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c86:	e03e      	b.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008c88:	4b23      	ldr	r3, [pc, #140]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8008c8a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c8c:	e03b      	b.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008c90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c94:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008c98:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f003 0302 	and.w	r3, r3, #2
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	d10c      	bne.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d109      	bne.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008cac:	4b16      	ldr	r3, [pc, #88]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	08db      	lsrs	r3, r3, #3
 8008cb2:	f003 0303 	and.w	r3, r3, #3
 8008cb6:	4a15      	ldr	r2, [pc, #84]	@ (8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cbe:	e01e      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008cc0:	4b11      	ldr	r3, [pc, #68]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ccc:	d106      	bne.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8008cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd4:	d102      	bne.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008cd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cda:	e010      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ce4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ce8:	d106      	bne.n	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8008cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cf0:	d102      	bne.n	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008cf2:	4b08      	ldr	r3, [pc, #32]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008cf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cf6:	e002      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008cfc:	e003      	b.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8008cfe:	e002      	b.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d04:	bf00      	nop
          }
        }
        break;
 8008d06:	e388      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d08:	44020c00 	.word	0x44020c00
 8008d0c:	03d09000 	.word	0x03d09000
 8008d10:	003d0900 	.word	0x003d0900
 8008d14:	017d7840 	.word	0x017d7840
 8008d18:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008d1c:	4ba9      	ldr	r3, [pc, #676]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d26:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2a:	2b20      	cmp	r3, #32
 8008d2c:	f200 809a 	bhi.w	8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8008d30:	a201      	add	r2, pc, #4	@ (adr r2, 8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8008d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d36:	bf00      	nop
 8008d38:	08008dbd 	.word	0x08008dbd
 8008d3c:	08008e65 	.word	0x08008e65
 8008d40:	08008e65 	.word	0x08008e65
 8008d44:	08008e65 	.word	0x08008e65
 8008d48:	08008e65 	.word	0x08008e65
 8008d4c:	08008e65 	.word	0x08008e65
 8008d50:	08008e65 	.word	0x08008e65
 8008d54:	08008e65 	.word	0x08008e65
 8008d58:	08008dcd 	.word	0x08008dcd
 8008d5c:	08008e65 	.word	0x08008e65
 8008d60:	08008e65 	.word	0x08008e65
 8008d64:	08008e65 	.word	0x08008e65
 8008d68:	08008e65 	.word	0x08008e65
 8008d6c:	08008e65 	.word	0x08008e65
 8008d70:	08008e65 	.word	0x08008e65
 8008d74:	08008e65 	.word	0x08008e65
 8008d78:	08008ddd 	.word	0x08008ddd
 8008d7c:	08008e65 	.word	0x08008e65
 8008d80:	08008e65 	.word	0x08008e65
 8008d84:	08008e65 	.word	0x08008e65
 8008d88:	08008e65 	.word	0x08008e65
 8008d8c:	08008e65 	.word	0x08008e65
 8008d90:	08008e65 	.word	0x08008e65
 8008d94:	08008e65 	.word	0x08008e65
 8008d98:	08008ded 	.word	0x08008ded
 8008d9c:	08008e65 	.word	0x08008e65
 8008da0:	08008e65 	.word	0x08008e65
 8008da4:	08008e65 	.word	0x08008e65
 8008da8:	08008e65 	.word	0x08008e65
 8008dac:	08008e65 	.word	0x08008e65
 8008db0:	08008e65 	.word	0x08008e65
 8008db4:	08008e65 	.word	0x08008e65
 8008db8:	08008df3 	.word	0x08008df3
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008dbc:	f107 0320 	add.w	r3, r7, #32
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f7fd fb9b 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dca:	e04e      	b.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dcc:	f107 0314 	add.w	r3, r7, #20
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7fd fcff 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dda:	e046      	b.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ddc:	f107 0308 	add.w	r3, r7, #8
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7fd fe63 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dea:	e03e      	b.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008dec:	4b76      	ldr	r3, [pc, #472]	@ (8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008dee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008df0:	e03b      	b.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008df2:	4b74      	ldr	r3, [pc, #464]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008df4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008df8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008dfe:	4b71      	ldr	r3, [pc, #452]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 0302 	and.w	r3, r3, #2
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d10c      	bne.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8008e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d109      	bne.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e10:	4b6c      	ldr	r3, [pc, #432]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	08db      	lsrs	r3, r3, #3
 8008e16:	f003 0303 	and.w	r3, r3, #3
 8008e1a:	4a6c      	ldr	r2, [pc, #432]	@ (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e22:	e01e      	b.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008e24:	4b67      	ldr	r3, [pc, #412]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e30:	d106      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8008e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e38:	d102      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008e3a:	4b65      	ldr	r3, [pc, #404]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e3e:	e010      	b.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008e40:	4b60      	ldr	r3, [pc, #384]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e4c:	d106      	bne.n	8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8008e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e54:	d102      	bne.n	8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008e56:	4b5f      	ldr	r3, [pc, #380]	@ (8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008e58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e5a:	e002      	b.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008e60:	e003      	b.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008e62:	e002      	b.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008e64:	2300      	movs	r3, #0
 8008e66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e68:	bf00      	nop
          }
        }
        break;
 8008e6a:	e2d6      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008e6c:	4b55      	ldr	r3, [pc, #340]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e72:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008e76:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e7e:	d031      	beq.n	8008ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e86:	d866      	bhi.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e8c:	d027      	beq.n	8008ede <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8008e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e90:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e92:	d860      	bhi.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e96:	2b80      	cmp	r3, #128	@ 0x80
 8008e98:	d019      	beq.n	8008ece <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8008e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9c:	2b80      	cmp	r3, #128	@ 0x80
 8008e9e:	d85a      	bhi.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d003      	beq.n	8008eae <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea8:	2b40      	cmp	r3, #64	@ 0x40
 8008eaa:	d008      	beq.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8008eac:	e053      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008eae:	f107 0320 	add.w	r3, r7, #32
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fd fb22 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ebc:	e04e      	b.n	8008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ebe:	f107 0314 	add.w	r3, r7, #20
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7fd fc86 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ecc:	e046      	b.n	8008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ece:	f107 0308 	add.w	r3, r7, #8
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f7fd fdea 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008edc:	e03e      	b.n	8008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008ede:	4b3a      	ldr	r3, [pc, #232]	@ (8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008ee0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ee2:	e03b      	b.n	8008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008ee4:	4b37      	ldr	r3, [pc, #220]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ee6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008eea:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008eee:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ef0:	4b34      	ldr	r3, [pc, #208]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 0302 	and.w	r3, r3, #2
 8008ef8:	2b02      	cmp	r3, #2
 8008efa:	d10c      	bne.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8008efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d109      	bne.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f02:	4b30      	ldr	r3, [pc, #192]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	08db      	lsrs	r3, r3, #3
 8008f08:	f003 0303 	and.w	r3, r3, #3
 8008f0c:	4a2f      	ldr	r2, [pc, #188]	@ (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8008f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f14:	e01e      	b.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f16:	4b2b      	ldr	r3, [pc, #172]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f22:	d106      	bne.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8008f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f2a:	d102      	bne.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008f2c:	4b28      	ldr	r3, [pc, #160]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008f2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f30:	e010      	b.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f32:	4b24      	ldr	r3, [pc, #144]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f3e:	d106      	bne.n	8008f4e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f46:	d102      	bne.n	8008f4e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008f48:	4b22      	ldr	r3, [pc, #136]	@ (8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f4c:	e002      	b.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008f52:	e003      	b.n	8008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008f54:	e002      	b.n	8008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008f56:	2300      	movs	r3, #0
 8008f58:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f5a:	bf00      	nop
          }
        }
        break;
 8008f5c:	e25d      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008f5e:	4b19      	ldr	r3, [pc, #100]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f64:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008f68:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8008f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d103      	bne.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008f70:	f7fb fb0e 	bl	8004590 <HAL_RCC_GetPCLK2Freq>
 8008f74:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008f76:	e250      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008f78:	4b12      	ldr	r3, [pc, #72]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f84:	d10b      	bne.n	8008f9e <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f8c:	d107      	bne.n	8008f9e <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f8e:	f107 0314 	add.w	r3, r7, #20
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fd fc1e 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f9c:	e04f      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8008f9e:	4b09      	ldr	r3, [pc, #36]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008faa:	d115      	bne.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8008fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fb2:	d111      	bne.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fb4:	f107 0308 	add.w	r3, r7, #8
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f7fd fd77 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fc2:	e03c      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008fc4:	44020c00 	.word	0x44020c00
 8008fc8:	00bb8000 	.word	0x00bb8000
 8008fcc:	03d09000 	.word	0x03d09000
 8008fd0:	003d0900 	.word	0x003d0900
 8008fd4:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008fd8:	4b94      	ldr	r3, [pc, #592]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f003 0302 	and.w	r3, r3, #2
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	d10d      	bne.n	8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008fea:	d109      	bne.n	8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008fec:	4b8f      	ldr	r3, [pc, #572]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	08db      	lsrs	r3, r3, #3
 8008ff2:	f003 0303 	and.w	r3, r3, #3
 8008ff6:	4a8e      	ldr	r2, [pc, #568]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8008ffc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ffe:	e01e      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8009000:	4b8a      	ldr	r3, [pc, #552]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800900c:	d106      	bne.n	800901c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009014:	d102      	bne.n	800901c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8009016:	4b87      	ldr	r3, [pc, #540]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8009018:	637b      	str	r3, [r7, #52]	@ 0x34
 800901a:	e010      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800901c:	4b83      	ldr	r3, [pc, #524]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009024:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009028:	d106      	bne.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800902a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8009030:	d102      	bne.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8009032:	4b81      	ldr	r3, [pc, #516]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8009034:	637b      	str	r3, [r7, #52]	@ 0x34
 8009036:	e002      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8009038:	2300      	movs	r3, #0
 800903a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800903c:	e1ed      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800903e:	e1ec      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8009040:	4b7a      	ldr	r3, [pc, #488]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009046:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800904a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800904c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904e:	2b00      	cmp	r3, #0
 8009050:	d103      	bne.n	800905a <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009052:	f7fb fab3 	bl	80045bc <HAL_RCC_GetPCLK3Freq>
 8009056:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009058:	e1df      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800905a:	4b74      	ldr	r3, [pc, #464]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009062:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009066:	d10b      	bne.n	8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8009068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800906e:	d107      	bne.n	8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009070:	f107 0314 	add.w	r3, r7, #20
 8009074:	4618      	mov	r0, r3
 8009076:	f7fd fbad 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	637b      	str	r3, [r7, #52]	@ 0x34
 800907e:	e045      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8009080:	4b6a      	ldr	r3, [pc, #424]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009088:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800908c:	d10b      	bne.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800908e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009090:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009094:	d107      	bne.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009096:	f107 0308 	add.w	r3, r7, #8
 800909a:	4618      	mov	r0, r3
 800909c:	f7fd fd06 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80090a4:	e032      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 80090a6:	4b61      	ldr	r3, [pc, #388]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f003 0302 	and.w	r3, r3, #2
 80090ae:	2b02      	cmp	r3, #2
 80090b0:	d10d      	bne.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 80090b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090b8:	d109      	bne.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80090ba:	4b5c      	ldr	r3, [pc, #368]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	08db      	lsrs	r3, r3, #3
 80090c0:	f003 0303 	and.w	r3, r3, #3
 80090c4:	4a5a      	ldr	r2, [pc, #360]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80090c6:	fa22 f303 	lsr.w	r3, r2, r3
 80090ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80090cc:	e01e      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 80090ce:	4b57      	ldr	r3, [pc, #348]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090da:	d106      	bne.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 80090dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090e2:	d102      	bne.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 80090e4:	4b53      	ldr	r3, [pc, #332]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80090e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80090e8:	e010      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 80090ea:	4b50      	ldr	r3, [pc, #320]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090f6:	d106      	bne.n	8009106 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 80090f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80090fe:	d102      	bne.n	8009106 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8009100:	4b4d      	ldr	r3, [pc, #308]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8009102:	637b      	str	r3, [r7, #52]	@ 0x34
 8009104:	e002      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8009106:	2300      	movs	r3, #0
 8009108:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800910a:	e186      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800910c:	e185      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800910e:	4b47      	ldr	r3, [pc, #284]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009114:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8009118:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800911a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911c:	2b00      	cmp	r3, #0
 800911e:	d103      	bne.n	8009128 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009120:	f7fb fa36 	bl	8004590 <HAL_RCC_GetPCLK2Freq>
 8009124:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009126:	e178      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8009128:	4b40      	ldr	r3, [pc, #256]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009130:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009134:	d10b      	bne.n	800914e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8009136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800913c:	d107      	bne.n	800914e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800913e:	f107 0314 	add.w	r3, r7, #20
 8009142:	4618      	mov	r0, r3
 8009144:	f7fd fb46 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	637b      	str	r3, [r7, #52]	@ 0x34
 800914c:	e045      	b.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800914e:	4b37      	ldr	r3, [pc, #220]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009156:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800915a:	d10b      	bne.n	8009174 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800915c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009162:	d107      	bne.n	8009174 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009164:	f107 0308 	add.w	r3, r7, #8
 8009168:	4618      	mov	r0, r3
 800916a:	f7fd fc9f 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	637b      	str	r3, [r7, #52]	@ 0x34
 8009172:	e032      	b.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8009174:	4b2d      	ldr	r3, [pc, #180]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f003 0302 	and.w	r3, r3, #2
 800917c:	2b02      	cmp	r3, #2
 800917e:	d10d      	bne.n	800919c <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8009180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009182:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009186:	d109      	bne.n	800919c <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009188:	4b28      	ldr	r3, [pc, #160]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	08db      	lsrs	r3, r3, #3
 800918e:	f003 0303 	and.w	r3, r3, #3
 8009192:	4a27      	ldr	r2, [pc, #156]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8009194:	fa22 f303 	lsr.w	r3, r2, r3
 8009198:	637b      	str	r3, [r7, #52]	@ 0x34
 800919a:	e01e      	b.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800919c:	4b23      	ldr	r3, [pc, #140]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091a8:	d106      	bne.n	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 80091aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091b0:	d102      	bne.n	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 80091b2:	4b20      	ldr	r3, [pc, #128]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80091b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80091b6:	e010      	b.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 80091b8:	4b1c      	ldr	r3, [pc, #112]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091c4:	d106      	bne.n	80091d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 80091c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80091cc:	d102      	bne.n	80091d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 80091ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80091d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80091d2:	e002      	b.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 80091d4:	2300      	movs	r3, #0
 80091d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091d8:	e11f      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80091da:	e11e      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80091dc:	4b13      	ldr	r3, [pc, #76]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80091de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80091e2:	f003 0303 	and.w	r3, r3, #3
 80091e6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80091e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ea:	2b03      	cmp	r3, #3
 80091ec:	d85f      	bhi.n	80092ae <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 80091ee:	a201      	add	r2, pc, #4	@ (adr r2, 80091f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 80091f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f4:	08009205 	.word	0x08009205
 80091f8:	0800920d 	.word	0x0800920d
 80091fc:	0800921d 	.word	0x0800921d
 8009200:	0800923d 	.word	0x0800923d
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8009204:	f7fb f992 	bl	800452c <HAL_RCC_GetHCLKFreq>
 8009208:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800920a:	e053      	b.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800920c:	f107 0320 	add.w	r3, r7, #32
 8009210:	4618      	mov	r0, r3
 8009212:	f7fd f973 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009218:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800921a:	e04b      	b.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800921c:	f107 0314 	add.w	r3, r7, #20
 8009220:	4618      	mov	r0, r3
 8009222:	f7fd fad7 	bl	80067d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8009226:	69fb      	ldr	r3, [r7, #28]
 8009228:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800922a:	e043      	b.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800922c:	44020c00 	.word	0x44020c00
 8009230:	03d09000 	.word	0x03d09000
 8009234:	003d0900 	.word	0x003d0900
 8009238:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800923c:	4b79      	ldr	r3, [pc, #484]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800923e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009242:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009246:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009248:	4b76      	ldr	r3, [pc, #472]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f003 0302 	and.w	r3, r3, #2
 8009250:	2b02      	cmp	r3, #2
 8009252:	d10c      	bne.n	800926e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8009254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009256:	2b00      	cmp	r3, #0
 8009258:	d109      	bne.n	800926e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800925a:	4b72      	ldr	r3, [pc, #456]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	08db      	lsrs	r3, r3, #3
 8009260:	f003 0303 	and.w	r3, r3, #3
 8009264:	4a70      	ldr	r2, [pc, #448]	@ (8009428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8009266:	fa22 f303 	lsr.w	r3, r2, r3
 800926a:	637b      	str	r3, [r7, #52]	@ 0x34
 800926c:	e01e      	b.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800926e:	4b6d      	ldr	r3, [pc, #436]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009276:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800927a:	d106      	bne.n	800928a <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800927c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800927e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009282:	d102      	bne.n	800928a <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009284:	4b69      	ldr	r3, [pc, #420]	@ (800942c <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8009286:	637b      	str	r3, [r7, #52]	@ 0x34
 8009288:	e010      	b.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800928a:	4b66      	ldr	r3, [pc, #408]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009292:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009296:	d106      	bne.n	80092a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8009298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800929a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800929e:	d102      	bne.n	80092a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80092a0:	4b63      	ldr	r3, [pc, #396]	@ (8009430 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 80092a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80092a4:	e002      	b.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80092a6:	2300      	movs	r3, #0
 80092a8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80092aa:	e003      	b.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80092ac:	e002      	b.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 80092ae:	2300      	movs	r3, #0
 80092b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092b2:	bf00      	nop
          }
        }
        break;
 80092b4:	e0b1      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80092b6:	4b5b      	ldr	r3, [pc, #364]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80092b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80092bc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80092c0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80092c2:	4b58      	ldr	r3, [pc, #352]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80092c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092c8:	f003 0302 	and.w	r3, r3, #2
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	d106      	bne.n	80092de <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 80092d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d103      	bne.n	80092de <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 80092d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092da:	637b      	str	r3, [r7, #52]	@ 0x34
 80092dc:	e01f      	b.n	800931e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80092de:	4b51      	ldr	r3, [pc, #324]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80092e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092ec:	d106      	bne.n	80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80092ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f0:	2b40      	cmp	r3, #64	@ 0x40
 80092f2:	d103      	bne.n	80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 80092f4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80092f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80092fa:	e010      	b.n	800931e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80092fc:	4b49      	ldr	r3, [pc, #292]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009308:	d106      	bne.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800930a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930c:	2b80      	cmp	r3, #128	@ 0x80
 800930e:	d103      	bne.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8009310:	f248 0312 	movw	r3, #32786	@ 0x8012
 8009314:	637b      	str	r3, [r7, #52]	@ 0x34
 8009316:	e002      	b.n	800931e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8009318:	2300      	movs	r3, #0
 800931a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800931c:	e07d      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800931e:	e07c      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8009320:	4b40      	ldr	r3, [pc, #256]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009322:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009326:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800932a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800932c:	4b3d      	ldr	r3, [pc, #244]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009334:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009338:	d105      	bne.n	8009346 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800933a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933c:	2b00      	cmp	r3, #0
 800933e:	d102      	bne.n	8009346 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8009340:	4b3c      	ldr	r3, [pc, #240]	@ (8009434 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009342:	637b      	str	r3, [r7, #52]	@ 0x34
 8009344:	e031      	b.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009346:	4b37      	ldr	r3, [pc, #220]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800934e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009352:	d10a      	bne.n	800936a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8009354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009356:	2b10      	cmp	r3, #16
 8009358:	d107      	bne.n	800936a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800935a:	f107 0320 	add.w	r3, r7, #32
 800935e:	4618      	mov	r0, r3
 8009360:	f7fd f8cc 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009366:	637b      	str	r3, [r7, #52]	@ 0x34
 8009368:	e01f      	b.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800936a:	4b2e      	ldr	r3, [pc, #184]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800936c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009370:	f003 0302 	and.w	r3, r3, #2
 8009374:	2b02      	cmp	r3, #2
 8009376:	d106      	bne.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937a:	2b20      	cmp	r3, #32
 800937c:	d103      	bne.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800937e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009382:	637b      	str	r3, [r7, #52]	@ 0x34
 8009384:	e011      	b.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009386:	4b27      	ldr	r3, [pc, #156]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009388:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800938c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009390:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009394:	d106      	bne.n	80093a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8009396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009398:	2b30      	cmp	r3, #48	@ 0x30
 800939a:	d103      	bne.n	80093a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800939c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80093a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80093a2:	e002      	b.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80093a4:	2300      	movs	r3, #0
 80093a6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80093a8:	e037      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80093aa:	e036      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80093ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80093ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80093b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80093b6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80093b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ba:	2b10      	cmp	r3, #16
 80093bc:	d107      	bne.n	80093ce <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093be:	f107 0320 	add.w	r3, r7, #32
 80093c2:	4618      	mov	r0, r3
 80093c4:	f7fd f89a 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80093c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ca:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80093cc:	e025      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80093ce:	4b15      	ldr	r3, [pc, #84]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80093d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093da:	d10a      	bne.n	80093f2 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80093dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093de:	2b20      	cmp	r3, #32
 80093e0:	d107      	bne.n	80093f2 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093e2:	f107 0308 	add.w	r3, r7, #8
 80093e6:	4618      	mov	r0, r3
 80093e8:	f7fd fb60 	bl	8006aac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80093f0:	e00f      	b.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80093f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80093fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80093fe:	d105      	bne.n	800940c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 8009400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009402:	2b30      	cmp	r3, #48	@ 0x30
 8009404:	d102      	bne.n	800940c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8009406:	4b0b      	ldr	r3, [pc, #44]	@ (8009434 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009408:	637b      	str	r3, [r7, #52]	@ 0x34
 800940a:	e002      	b.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800940c:	2300      	movs	r3, #0
 800940e:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8009410:	e003      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009412:	e002      	b.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8009414:	2300      	movs	r3, #0
 8009416:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009418:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800941a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800941c:	4618      	mov	r0, r3
 800941e:	373c      	adds	r7, #60	@ 0x3c
 8009420:	46bd      	mov	sp, r7
 8009422:	bd90      	pop	{r4, r7, pc}
 8009424:	44020c00 	.word	0x44020c00
 8009428:	03d09000 	.word	0x03d09000
 800942c:	003d0900 	.word	0x003d0900
 8009430:	017d7840 	.word	0x017d7840
 8009434:	02dc6c00 	.word	0x02dc6c00

08009438 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b084      	sub	sp, #16
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8009440:	4b48      	ldr	r3, [pc, #288]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a47      	ldr	r2, [pc, #284]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009446:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800944a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800944c:	f7f8 fe1e 	bl	800208c <HAL_GetTick>
 8009450:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009452:	e008      	b.n	8009466 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009454:	f7f8 fe1a 	bl	800208c <HAL_GetTick>
 8009458:	4602      	mov	r2, r0
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	1ad3      	subs	r3, r2, r3
 800945e:	2b02      	cmp	r3, #2
 8009460:	d901      	bls.n	8009466 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009462:	2303      	movs	r3, #3
 8009464:	e07a      	b.n	800955c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009466:	4b3f      	ldr	r3, [pc, #252]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800946e:	2b00      	cmp	r3, #0
 8009470:	d1f0      	bne.n	8009454 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009472:	4b3c      	ldr	r3, [pc, #240]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009476:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800947a:	f023 0303 	bic.w	r3, r3, #3
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	6811      	ldr	r1, [r2, #0]
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	6852      	ldr	r2, [r2, #4]
 8009486:	0212      	lsls	r2, r2, #8
 8009488:	430a      	orrs	r2, r1
 800948a:	4936      	ldr	r1, [pc, #216]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 800948c:	4313      	orrs	r3, r2
 800948e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	3b01      	subs	r3, #1
 8009496:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	3b01      	subs	r3, #1
 80094a0:	025b      	lsls	r3, r3, #9
 80094a2:	b29b      	uxth	r3, r3
 80094a4:	431a      	orrs	r2, r3
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	3b01      	subs	r3, #1
 80094ac:	041b      	lsls	r3, r3, #16
 80094ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80094b2:	431a      	orrs	r2, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	695b      	ldr	r3, [r3, #20]
 80094b8:	3b01      	subs	r3, #1
 80094ba:	061b      	lsls	r3, r3, #24
 80094bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80094c0:	4928      	ldr	r1, [pc, #160]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094c2:	4313      	orrs	r3, r2
 80094c4:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80094c6:	4b27      	ldr	r3, [pc, #156]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ca:	f023 020c 	bic.w	r2, r3, #12
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	699b      	ldr	r3, [r3, #24]
 80094d2:	4924      	ldr	r1, [pc, #144]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094d4:	4313      	orrs	r3, r2
 80094d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80094d8:	4b22      	ldr	r3, [pc, #136]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094dc:	f023 0220 	bic.w	r2, r3, #32
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	69db      	ldr	r3, [r3, #28]
 80094e4:	491f      	ldr	r1, [pc, #124]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094e6:	4313      	orrs	r3, r2
 80094e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80094ea:	4b1e      	ldr	r3, [pc, #120]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f2:	491c      	ldr	r1, [pc, #112]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094f4:	4313      	orrs	r3, r2
 80094f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80094f8:	4b1a      	ldr	r3, [pc, #104]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094fc:	4a19      	ldr	r2, [pc, #100]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 80094fe:	f023 0310 	bic.w	r3, r3, #16
 8009502:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009504:	4b17      	ldr	r3, [pc, #92]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009508:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800950c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009510:	687a      	ldr	r2, [r7, #4]
 8009512:	6a12      	ldr	r2, [r2, #32]
 8009514:	00d2      	lsls	r2, r2, #3
 8009516:	4913      	ldr	r1, [pc, #76]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009518:	4313      	orrs	r3, r2
 800951a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800951c:	4b11      	ldr	r3, [pc, #68]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 800951e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009520:	4a10      	ldr	r2, [pc, #64]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009522:	f043 0310 	orr.w	r3, r3, #16
 8009526:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8009528:	4b0e      	ldr	r3, [pc, #56]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a0d      	ldr	r2, [pc, #52]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 800952e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009532:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009534:	f7f8 fdaa 	bl	800208c <HAL_GetTick>
 8009538:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800953a:	e008      	b.n	800954e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800953c:	f7f8 fda6 	bl	800208c <HAL_GetTick>
 8009540:	4602      	mov	r2, r0
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	1ad3      	subs	r3, r2, r3
 8009546:	2b02      	cmp	r3, #2
 8009548:	d901      	bls.n	800954e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800954a:	2303      	movs	r3, #3
 800954c:	e006      	b.n	800955c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800954e:	4b05      	ldr	r3, [pc, #20]	@ (8009564 <RCCEx_PLL2_Config+0x12c>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009556:	2b00      	cmp	r3, #0
 8009558:	d0f0      	beq.n	800953c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800955a:	2300      	movs	r3, #0

}
 800955c:	4618      	mov	r0, r3
 800955e:	3710      	adds	r7, #16
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	44020c00 	.word	0x44020c00

08009568 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009570:	4b48      	ldr	r3, [pc, #288]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a47      	ldr	r2, [pc, #284]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009576:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800957a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800957c:	f7f8 fd86 	bl	800208c <HAL_GetTick>
 8009580:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009582:	e008      	b.n	8009596 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009584:	f7f8 fd82 	bl	800208c <HAL_GetTick>
 8009588:	4602      	mov	r2, r0
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	1ad3      	subs	r3, r2, r3
 800958e:	2b02      	cmp	r3, #2
 8009590:	d901      	bls.n	8009596 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009592:	2303      	movs	r3, #3
 8009594:	e07a      	b.n	800968c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009596:	4b3f      	ldr	r3, [pc, #252]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1f0      	bne.n	8009584 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80095a2:	4b3c      	ldr	r3, [pc, #240]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 80095a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095a6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80095aa:	f023 0303 	bic.w	r3, r3, #3
 80095ae:	687a      	ldr	r2, [r7, #4]
 80095b0:	6811      	ldr	r1, [r2, #0]
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	6852      	ldr	r2, [r2, #4]
 80095b6:	0212      	lsls	r2, r2, #8
 80095b8:	430a      	orrs	r2, r1
 80095ba:	4936      	ldr	r1, [pc, #216]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 80095bc:	4313      	orrs	r3, r2
 80095be:	630b      	str	r3, [r1, #48]	@ 0x30
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	3b01      	subs	r3, #1
 80095c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	68db      	ldr	r3, [r3, #12]
 80095ce:	3b01      	subs	r3, #1
 80095d0:	025b      	lsls	r3, r3, #9
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	431a      	orrs	r2, r3
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	3b01      	subs	r3, #1
 80095dc:	041b      	lsls	r3, r3, #16
 80095de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80095e2:	431a      	orrs	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	3b01      	subs	r3, #1
 80095ea:	061b      	lsls	r3, r3, #24
 80095ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80095f0:	4928      	ldr	r1, [pc, #160]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 80095f2:	4313      	orrs	r3, r2
 80095f4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80095f6:	4b27      	ldr	r3, [pc, #156]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 80095f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095fa:	f023 020c 	bic.w	r2, r3, #12
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	699b      	ldr	r3, [r3, #24]
 8009602:	4924      	ldr	r1, [pc, #144]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009604:	4313      	orrs	r3, r2
 8009606:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8009608:	4b22      	ldr	r3, [pc, #136]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 800960a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800960c:	f023 0220 	bic.w	r2, r3, #32
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	69db      	ldr	r3, [r3, #28]
 8009614:	491f      	ldr	r1, [pc, #124]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009616:	4313      	orrs	r3, r2
 8009618:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800961a:	4b1e      	ldr	r3, [pc, #120]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 800961c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009622:	491c      	ldr	r1, [pc, #112]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009624:	4313      	orrs	r3, r2
 8009626:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8009628:	4b1a      	ldr	r3, [pc, #104]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 800962a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800962c:	4a19      	ldr	r2, [pc, #100]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 800962e:	f023 0310 	bic.w	r3, r3, #16
 8009632:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009634:	4b17      	ldr	r3, [pc, #92]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009636:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009638:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800963c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	6a12      	ldr	r2, [r2, #32]
 8009644:	00d2      	lsls	r2, r2, #3
 8009646:	4913      	ldr	r1, [pc, #76]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009648:	4313      	orrs	r3, r2
 800964a:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800964c:	4b11      	ldr	r3, [pc, #68]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 800964e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009650:	4a10      	ldr	r2, [pc, #64]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009652:	f043 0310 	orr.w	r3, r3, #16
 8009656:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009658:	4b0e      	ldr	r3, [pc, #56]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a0d      	ldr	r2, [pc, #52]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 800965e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009662:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009664:	f7f8 fd12 	bl	800208c <HAL_GetTick>
 8009668:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800966a:	e008      	b.n	800967e <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800966c:	f7f8 fd0e 	bl	800208c <HAL_GetTick>
 8009670:	4602      	mov	r2, r0
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	1ad3      	subs	r3, r2, r3
 8009676:	2b02      	cmp	r3, #2
 8009678:	d901      	bls.n	800967e <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800967a:	2303      	movs	r3, #3
 800967c:	e006      	b.n	800968c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800967e:	4b05      	ldr	r3, [pc, #20]	@ (8009694 <RCCEx_PLL3_Config+0x12c>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009686:	2b00      	cmp	r3, #0
 8009688:	d0f0      	beq.n	800966c <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800968a:	2300      	movs	r3, #0
}
 800968c:	4618      	mov	r0, r3
 800968e:	3710      	adds	r7, #16
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}
 8009694:	44020c00 	.word	0x44020c00

08009698 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b082      	sub	sp, #8
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d101      	bne.n	80096aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e049      	b.n	800973e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d106      	bne.n	80096c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2200      	movs	r2, #0
 80096ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f7f8 fa88 	bl	8001bd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2202      	movs	r2, #2
 80096c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	3304      	adds	r3, #4
 80096d4:	4619      	mov	r1, r3
 80096d6:	4610      	mov	r0, r2
 80096d8:	f000 faaa 	bl	8009c30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2201      	movs	r2, #1
 80096e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2201      	movs	r2, #1
 80096e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2201      	movs	r2, #1
 80096f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2201      	movs	r2, #1
 80096f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2201      	movs	r2, #1
 8009700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2201      	movs	r2, #1
 8009708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2201      	movs	r2, #1
 8009710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2201      	movs	r2, #1
 8009718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	3708      	adds	r7, #8
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
	...

08009748 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d109      	bne.n	800976c <HAL_TIM_PWM_Start+0x24>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800975e:	b2db      	uxtb	r3, r3
 8009760:	2b01      	cmp	r3, #1
 8009762:	bf14      	ite	ne
 8009764:	2301      	movne	r3, #1
 8009766:	2300      	moveq	r3, #0
 8009768:	b2db      	uxtb	r3, r3
 800976a:	e03c      	b.n	80097e6 <HAL_TIM_PWM_Start+0x9e>
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	2b04      	cmp	r3, #4
 8009770:	d109      	bne.n	8009786 <HAL_TIM_PWM_Start+0x3e>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009778:	b2db      	uxtb	r3, r3
 800977a:	2b01      	cmp	r3, #1
 800977c:	bf14      	ite	ne
 800977e:	2301      	movne	r3, #1
 8009780:	2300      	moveq	r3, #0
 8009782:	b2db      	uxtb	r3, r3
 8009784:	e02f      	b.n	80097e6 <HAL_TIM_PWM_Start+0x9e>
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	2b08      	cmp	r3, #8
 800978a:	d109      	bne.n	80097a0 <HAL_TIM_PWM_Start+0x58>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009792:	b2db      	uxtb	r3, r3
 8009794:	2b01      	cmp	r3, #1
 8009796:	bf14      	ite	ne
 8009798:	2301      	movne	r3, #1
 800979a:	2300      	moveq	r3, #0
 800979c:	b2db      	uxtb	r3, r3
 800979e:	e022      	b.n	80097e6 <HAL_TIM_PWM_Start+0x9e>
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	2b0c      	cmp	r3, #12
 80097a4:	d109      	bne.n	80097ba <HAL_TIM_PWM_Start+0x72>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097ac:	b2db      	uxtb	r3, r3
 80097ae:	2b01      	cmp	r3, #1
 80097b0:	bf14      	ite	ne
 80097b2:	2301      	movne	r3, #1
 80097b4:	2300      	moveq	r3, #0
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	e015      	b.n	80097e6 <HAL_TIM_PWM_Start+0x9e>
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2b10      	cmp	r3, #16
 80097be:	d109      	bne.n	80097d4 <HAL_TIM_PWM_Start+0x8c>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	bf14      	ite	ne
 80097cc:	2301      	movne	r3, #1
 80097ce:	2300      	moveq	r3, #0
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	e008      	b.n	80097e6 <HAL_TIM_PWM_Start+0x9e>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80097da:	b2db      	uxtb	r3, r3
 80097dc:	2b01      	cmp	r3, #1
 80097de:	bf14      	ite	ne
 80097e0:	2301      	movne	r3, #1
 80097e2:	2300      	moveq	r3, #0
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e0e2      	b.n	80099b4 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d104      	bne.n	80097fe <HAL_TIM_PWM_Start+0xb6>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2202      	movs	r2, #2
 80097f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80097fc:	e023      	b.n	8009846 <HAL_TIM_PWM_Start+0xfe>
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	2b04      	cmp	r3, #4
 8009802:	d104      	bne.n	800980e <HAL_TIM_PWM_Start+0xc6>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2202      	movs	r2, #2
 8009808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800980c:	e01b      	b.n	8009846 <HAL_TIM_PWM_Start+0xfe>
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	2b08      	cmp	r3, #8
 8009812:	d104      	bne.n	800981e <HAL_TIM_PWM_Start+0xd6>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2202      	movs	r2, #2
 8009818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800981c:	e013      	b.n	8009846 <HAL_TIM_PWM_Start+0xfe>
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	2b0c      	cmp	r3, #12
 8009822:	d104      	bne.n	800982e <HAL_TIM_PWM_Start+0xe6>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2202      	movs	r2, #2
 8009828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800982c:	e00b      	b.n	8009846 <HAL_TIM_PWM_Start+0xfe>
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2b10      	cmp	r3, #16
 8009832:	d104      	bne.n	800983e <HAL_TIM_PWM_Start+0xf6>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2202      	movs	r2, #2
 8009838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800983c:	e003      	b.n	8009846 <HAL_TIM_PWM_Start+0xfe>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2202      	movs	r2, #2
 8009842:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	2201      	movs	r2, #1
 800984c:	6839      	ldr	r1, [r7, #0]
 800984e:	4618      	mov	r0, r3
 8009850:	f000 feee 	bl	800a630 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a58      	ldr	r2, [pc, #352]	@ (80099bc <HAL_TIM_PWM_Start+0x274>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d02c      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4a57      	ldr	r2, [pc, #348]	@ (80099c0 <HAL_TIM_PWM_Start+0x278>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d027      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4a55      	ldr	r2, [pc, #340]	@ (80099c4 <HAL_TIM_PWM_Start+0x27c>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d022      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a54      	ldr	r2, [pc, #336]	@ (80099c8 <HAL_TIM_PWM_Start+0x280>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d01d      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a52      	ldr	r2, [pc, #328]	@ (80099cc <HAL_TIM_PWM_Start+0x284>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d018      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a51      	ldr	r2, [pc, #324]	@ (80099d0 <HAL_TIM_PWM_Start+0x288>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d013      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a4f      	ldr	r2, [pc, #316]	@ (80099d4 <HAL_TIM_PWM_Start+0x28c>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d00e      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a4e      	ldr	r2, [pc, #312]	@ (80099d8 <HAL_TIM_PWM_Start+0x290>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d009      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a4c      	ldr	r2, [pc, #304]	@ (80099dc <HAL_TIM_PWM_Start+0x294>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d004      	beq.n	80098b8 <HAL_TIM_PWM_Start+0x170>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a4b      	ldr	r2, [pc, #300]	@ (80099e0 <HAL_TIM_PWM_Start+0x298>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d101      	bne.n	80098bc <HAL_TIM_PWM_Start+0x174>
 80098b8:	2301      	movs	r3, #1
 80098ba:	e000      	b.n	80098be <HAL_TIM_PWM_Start+0x176>
 80098bc:	2300      	movs	r3, #0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d007      	beq.n	80098d2 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80098d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a39      	ldr	r2, [pc, #228]	@ (80099bc <HAL_TIM_PWM_Start+0x274>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d04a      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a37      	ldr	r2, [pc, #220]	@ (80099c0 <HAL_TIM_PWM_Start+0x278>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d045      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098ee:	d040      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098f8:	d03b      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a39      	ldr	r2, [pc, #228]	@ (80099e4 <HAL_TIM_PWM_Start+0x29c>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d036      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a37      	ldr	r2, [pc, #220]	@ (80099e8 <HAL_TIM_PWM_Start+0x2a0>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d031      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a36      	ldr	r2, [pc, #216]	@ (80099ec <HAL_TIM_PWM_Start+0x2a4>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d02c      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4a34      	ldr	r2, [pc, #208]	@ (80099f0 <HAL_TIM_PWM_Start+0x2a8>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d027      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4a33      	ldr	r2, [pc, #204]	@ (80099f4 <HAL_TIM_PWM_Start+0x2ac>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d022      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4a31      	ldr	r2, [pc, #196]	@ (80099f8 <HAL_TIM_PWM_Start+0x2b0>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d01d      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4a22      	ldr	r2, [pc, #136]	@ (80099c4 <HAL_TIM_PWM_Start+0x27c>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d018      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a20      	ldr	r2, [pc, #128]	@ (80099c8 <HAL_TIM_PWM_Start+0x280>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d013      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a2b      	ldr	r2, [pc, #172]	@ (80099fc <HAL_TIM_PWM_Start+0x2b4>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d00e      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a29      	ldr	r2, [pc, #164]	@ (8009a00 <HAL_TIM_PWM_Start+0x2b8>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d009      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a1a      	ldr	r2, [pc, #104]	@ (80099cc <HAL_TIM_PWM_Start+0x284>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d004      	beq.n	8009972 <HAL_TIM_PWM_Start+0x22a>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a18      	ldr	r2, [pc, #96]	@ (80099d0 <HAL_TIM_PWM_Start+0x288>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d115      	bne.n	800999e <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	689a      	ldr	r2, [r3, #8]
 8009978:	4b22      	ldr	r3, [pc, #136]	@ (8009a04 <HAL_TIM_PWM_Start+0x2bc>)
 800997a:	4013      	ands	r3, r2
 800997c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2b06      	cmp	r3, #6
 8009982:	d015      	beq.n	80099b0 <HAL_TIM_PWM_Start+0x268>
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800998a:	d011      	beq.n	80099b0 <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	681a      	ldr	r2, [r3, #0]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f042 0201 	orr.w	r2, r2, #1
 800999a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800999c:	e008      	b.n	80099b0 <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f042 0201 	orr.w	r2, r2, #1
 80099ac:	601a      	str	r2, [r3, #0]
 80099ae:	e000      	b.n	80099b2 <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80099b2:	2300      	movs	r3, #0
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3710      	adds	r7, #16
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	40012c00 	.word	0x40012c00
 80099c0:	50012c00 	.word	0x50012c00
 80099c4:	40013400 	.word	0x40013400
 80099c8:	50013400 	.word	0x50013400
 80099cc:	40014000 	.word	0x40014000
 80099d0:	50014000 	.word	0x50014000
 80099d4:	40014400 	.word	0x40014400
 80099d8:	50014400 	.word	0x50014400
 80099dc:	40014800 	.word	0x40014800
 80099e0:	50014800 	.word	0x50014800
 80099e4:	40000400 	.word	0x40000400
 80099e8:	50000400 	.word	0x50000400
 80099ec:	40000800 	.word	0x40000800
 80099f0:	50000800 	.word	0x50000800
 80099f4:	40000c00 	.word	0x40000c00
 80099f8:	50000c00 	.word	0x50000c00
 80099fc:	40001800 	.word	0x40001800
 8009a00:	50001800 	.word	0x50001800
 8009a04:	00010007 	.word	0x00010007

08009a08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b086      	sub	sp, #24
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	60b9      	str	r1, [r7, #8]
 8009a12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a14:	2300      	movs	r3, #0
 8009a16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d101      	bne.n	8009a26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009a22:	2302      	movs	r3, #2
 8009a24:	e0ff      	b.n	8009c26 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2201      	movs	r2, #1
 8009a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2b14      	cmp	r3, #20
 8009a32:	f200 80f0 	bhi.w	8009c16 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009a36:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3c:	08009a91 	.word	0x08009a91
 8009a40:	08009c17 	.word	0x08009c17
 8009a44:	08009c17 	.word	0x08009c17
 8009a48:	08009c17 	.word	0x08009c17
 8009a4c:	08009ad1 	.word	0x08009ad1
 8009a50:	08009c17 	.word	0x08009c17
 8009a54:	08009c17 	.word	0x08009c17
 8009a58:	08009c17 	.word	0x08009c17
 8009a5c:	08009b13 	.word	0x08009b13
 8009a60:	08009c17 	.word	0x08009c17
 8009a64:	08009c17 	.word	0x08009c17
 8009a68:	08009c17 	.word	0x08009c17
 8009a6c:	08009b53 	.word	0x08009b53
 8009a70:	08009c17 	.word	0x08009c17
 8009a74:	08009c17 	.word	0x08009c17
 8009a78:	08009c17 	.word	0x08009c17
 8009a7c:	08009b95 	.word	0x08009b95
 8009a80:	08009c17 	.word	0x08009c17
 8009a84:	08009c17 	.word	0x08009c17
 8009a88:	08009c17 	.word	0x08009c17
 8009a8c:	08009bd5 	.word	0x08009bd5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68b9      	ldr	r1, [r7, #8]
 8009a96:	4618      	mov	r0, r3
 8009a98:	f000 f9f4 	bl	8009e84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	699a      	ldr	r2, [r3, #24]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f042 0208 	orr.w	r2, r2, #8
 8009aaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	699a      	ldr	r2, [r3, #24]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f022 0204 	bic.w	r2, r2, #4
 8009aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	6999      	ldr	r1, [r3, #24]
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	691a      	ldr	r2, [r3, #16]
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	430a      	orrs	r2, r1
 8009acc:	619a      	str	r2, [r3, #24]
      break;
 8009ace:	e0a5      	b.n	8009c1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68b9      	ldr	r1, [r7, #8]
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f000 fa96 	bl	800a008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	699a      	ldr	r2, [r3, #24]
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009aea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	699a      	ldr	r2, [r3, #24]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	6999      	ldr	r1, [r3, #24]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	691b      	ldr	r3, [r3, #16]
 8009b06:	021a      	lsls	r2, r3, #8
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	430a      	orrs	r2, r1
 8009b0e:	619a      	str	r2, [r3, #24]
      break;
 8009b10:	e084      	b.n	8009c1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68b9      	ldr	r1, [r7, #8]
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f000 fb25 	bl	800a168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	69da      	ldr	r2, [r3, #28]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f042 0208 	orr.w	r2, r2, #8
 8009b2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	69da      	ldr	r2, [r3, #28]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f022 0204 	bic.w	r2, r2, #4
 8009b3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	69d9      	ldr	r1, [r3, #28]
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	691a      	ldr	r2, [r3, #16]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	430a      	orrs	r2, r1
 8009b4e:	61da      	str	r2, [r3, #28]
      break;
 8009b50:	e064      	b.n	8009c1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68b9      	ldr	r1, [r7, #8]
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f000 fbb3 	bl	800a2c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	69da      	ldr	r2, [r3, #28]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	69da      	ldr	r2, [r3, #28]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	69d9      	ldr	r1, [r3, #28]
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	691b      	ldr	r3, [r3, #16]
 8009b88:	021a      	lsls	r2, r3, #8
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	430a      	orrs	r2, r1
 8009b90:	61da      	str	r2, [r3, #28]
      break;
 8009b92:	e043      	b.n	8009c1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	68b9      	ldr	r1, [r7, #8]
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f000 fc42 	bl	800a424 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f042 0208 	orr.w	r2, r2, #8
 8009bae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f022 0204 	bic.w	r2, r2, #4
 8009bbe:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	691a      	ldr	r2, [r3, #16]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009bd2:	e023      	b.n	8009c1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	68b9      	ldr	r1, [r7, #8]
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f000 fca4 	bl	800a528 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009bee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009bfe:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	691b      	ldr	r3, [r3, #16]
 8009c0a:	021a      	lsls	r2, r3, #8
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	430a      	orrs	r2, r1
 8009c12:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009c14:	e002      	b.n	8009c1c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	75fb      	strb	r3, [r7, #23]
      break;
 8009c1a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009c24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3718      	adds	r7, #24
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop

08009c30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b085      	sub	sp, #20
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a7a      	ldr	r2, [pc, #488]	@ (8009e2c <TIM_Base_SetConfig+0x1fc>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d02b      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a79      	ldr	r2, [pc, #484]	@ (8009e30 <TIM_Base_SetConfig+0x200>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d027      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c56:	d023      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009c5e:	d01f      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	4a74      	ldr	r2, [pc, #464]	@ (8009e34 <TIM_Base_SetConfig+0x204>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d01b      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4a73      	ldr	r2, [pc, #460]	@ (8009e38 <TIM_Base_SetConfig+0x208>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d017      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	4a72      	ldr	r2, [pc, #456]	@ (8009e3c <TIM_Base_SetConfig+0x20c>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d013      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	4a71      	ldr	r2, [pc, #452]	@ (8009e40 <TIM_Base_SetConfig+0x210>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d00f      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a70      	ldr	r2, [pc, #448]	@ (8009e44 <TIM_Base_SetConfig+0x214>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d00b      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a6f      	ldr	r2, [pc, #444]	@ (8009e48 <TIM_Base_SetConfig+0x218>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d007      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	4a6e      	ldr	r2, [pc, #440]	@ (8009e4c <TIM_Base_SetConfig+0x21c>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d003      	beq.n	8009ca0 <TIM_Base_SetConfig+0x70>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	4a6d      	ldr	r2, [pc, #436]	@ (8009e50 <TIM_Base_SetConfig+0x220>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d108      	bne.n	8009cb2 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	4a5d      	ldr	r2, [pc, #372]	@ (8009e2c <TIM_Base_SetConfig+0x1fc>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d05b      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	4a5c      	ldr	r2, [pc, #368]	@ (8009e30 <TIM_Base_SetConfig+0x200>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d057      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cc8:	d053      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009cd0:	d04f      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4a57      	ldr	r2, [pc, #348]	@ (8009e34 <TIM_Base_SetConfig+0x204>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d04b      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a56      	ldr	r2, [pc, #344]	@ (8009e38 <TIM_Base_SetConfig+0x208>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d047      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a55      	ldr	r2, [pc, #340]	@ (8009e3c <TIM_Base_SetConfig+0x20c>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d043      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a54      	ldr	r2, [pc, #336]	@ (8009e40 <TIM_Base_SetConfig+0x210>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d03f      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4a53      	ldr	r2, [pc, #332]	@ (8009e44 <TIM_Base_SetConfig+0x214>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d03b      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	4a52      	ldr	r2, [pc, #328]	@ (8009e48 <TIM_Base_SetConfig+0x218>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d037      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	4a51      	ldr	r2, [pc, #324]	@ (8009e4c <TIM_Base_SetConfig+0x21c>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d033      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	4a50      	ldr	r2, [pc, #320]	@ (8009e50 <TIM_Base_SetConfig+0x220>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d02f      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	4a4f      	ldr	r2, [pc, #316]	@ (8009e54 <TIM_Base_SetConfig+0x224>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d02b      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8009e58 <TIM_Base_SetConfig+0x228>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d027      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	4a4d      	ldr	r2, [pc, #308]	@ (8009e5c <TIM_Base_SetConfig+0x22c>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d023      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	4a4c      	ldr	r2, [pc, #304]	@ (8009e60 <TIM_Base_SetConfig+0x230>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d01f      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	4a4b      	ldr	r2, [pc, #300]	@ (8009e64 <TIM_Base_SetConfig+0x234>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d01b      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	4a4a      	ldr	r2, [pc, #296]	@ (8009e68 <TIM_Base_SetConfig+0x238>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d017      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4a49      	ldr	r2, [pc, #292]	@ (8009e6c <TIM_Base_SetConfig+0x23c>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d013      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	4a48      	ldr	r2, [pc, #288]	@ (8009e70 <TIM_Base_SetConfig+0x240>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d00f      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	4a47      	ldr	r2, [pc, #284]	@ (8009e74 <TIM_Base_SetConfig+0x244>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d00b      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a46      	ldr	r2, [pc, #280]	@ (8009e78 <TIM_Base_SetConfig+0x248>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d007      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4a45      	ldr	r2, [pc, #276]	@ (8009e7c <TIM_Base_SetConfig+0x24c>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d003      	beq.n	8009d72 <TIM_Base_SetConfig+0x142>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4a44      	ldr	r2, [pc, #272]	@ (8009e80 <TIM_Base_SetConfig+0x250>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d108      	bne.n	8009d84 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	68db      	ldr	r3, [r3, #12]
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	4313      	orrs	r3, r2
 8009d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	695b      	ldr	r3, [r3, #20]
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	689a      	ldr	r2, [r3, #8]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	681a      	ldr	r2, [r3, #0]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a20      	ldr	r2, [pc, #128]	@ (8009e2c <TIM_Base_SetConfig+0x1fc>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d023      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a1f      	ldr	r2, [pc, #124]	@ (8009e30 <TIM_Base_SetConfig+0x200>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d01f      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4a24      	ldr	r2, [pc, #144]	@ (8009e4c <TIM_Base_SetConfig+0x21c>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d01b      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a23      	ldr	r2, [pc, #140]	@ (8009e50 <TIM_Base_SetConfig+0x220>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d017      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a28      	ldr	r2, [pc, #160]	@ (8009e6c <TIM_Base_SetConfig+0x23c>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d013      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a27      	ldr	r2, [pc, #156]	@ (8009e70 <TIM_Base_SetConfig+0x240>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d00f      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a26      	ldr	r2, [pc, #152]	@ (8009e74 <TIM_Base_SetConfig+0x244>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d00b      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a25      	ldr	r2, [pc, #148]	@ (8009e78 <TIM_Base_SetConfig+0x248>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d007      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a24      	ldr	r2, [pc, #144]	@ (8009e7c <TIM_Base_SetConfig+0x24c>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d003      	beq.n	8009df8 <TIM_Base_SetConfig+0x1c8>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a23      	ldr	r2, [pc, #140]	@ (8009e80 <TIM_Base_SetConfig+0x250>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d103      	bne.n	8009e00 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	691a      	ldr	r2, [r3, #16]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2201      	movs	r2, #1
 8009e04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	691b      	ldr	r3, [r3, #16]
 8009e0a:	f003 0301 	and.w	r3, r3, #1
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d105      	bne.n	8009e1e <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	691b      	ldr	r3, [r3, #16]
 8009e16:	f023 0201 	bic.w	r2, r3, #1
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	611a      	str	r2, [r3, #16]
  }
}
 8009e1e:	bf00      	nop
 8009e20:	3714      	adds	r7, #20
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	40012c00 	.word	0x40012c00
 8009e30:	50012c00 	.word	0x50012c00
 8009e34:	40000400 	.word	0x40000400
 8009e38:	50000400 	.word	0x50000400
 8009e3c:	40000800 	.word	0x40000800
 8009e40:	50000800 	.word	0x50000800
 8009e44:	40000c00 	.word	0x40000c00
 8009e48:	50000c00 	.word	0x50000c00
 8009e4c:	40013400 	.word	0x40013400
 8009e50:	50013400 	.word	0x50013400
 8009e54:	40001800 	.word	0x40001800
 8009e58:	50001800 	.word	0x50001800
 8009e5c:	40001c00 	.word	0x40001c00
 8009e60:	50001c00 	.word	0x50001c00
 8009e64:	40002000 	.word	0x40002000
 8009e68:	50002000 	.word	0x50002000
 8009e6c:	40014000 	.word	0x40014000
 8009e70:	50014000 	.word	0x50014000
 8009e74:	40014400 	.word	0x40014400
 8009e78:	50014400 	.word	0x50014400
 8009e7c:	40014800 	.word	0x40014800
 8009e80:	50014800 	.word	0x50014800

08009e84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b087      	sub	sp, #28
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6a1b      	ldr	r3, [r3, #32]
 8009e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6a1b      	ldr	r3, [r3, #32]
 8009e98:	f023 0201 	bic.w	r2, r3, #1
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	699b      	ldr	r3, [r3, #24]
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f023 0303 	bic.w	r3, r3, #3
 8009ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	68fa      	ldr	r2, [r7, #12]
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	f023 0302 	bic.w	r3, r3, #2
 8009ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	697a      	ldr	r2, [r7, #20]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4a40      	ldr	r2, [pc, #256]	@ (8009fe0 <TIM_OC1_SetConfig+0x15c>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d023      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	4a3f      	ldr	r2, [pc, #252]	@ (8009fe4 <TIM_OC1_SetConfig+0x160>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d01f      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	4a3e      	ldr	r2, [pc, #248]	@ (8009fe8 <TIM_OC1_SetConfig+0x164>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d01b      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a3d      	ldr	r2, [pc, #244]	@ (8009fec <TIM_OC1_SetConfig+0x168>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d017      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a3c      	ldr	r2, [pc, #240]	@ (8009ff0 <TIM_OC1_SetConfig+0x16c>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d013      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a3b      	ldr	r2, [pc, #236]	@ (8009ff4 <TIM_OC1_SetConfig+0x170>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d00f      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a3a      	ldr	r2, [pc, #232]	@ (8009ff8 <TIM_OC1_SetConfig+0x174>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d00b      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a39      	ldr	r2, [pc, #228]	@ (8009ffc <TIM_OC1_SetConfig+0x178>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d007      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	4a38      	ldr	r2, [pc, #224]	@ (800a000 <TIM_OC1_SetConfig+0x17c>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d003      	beq.n	8009f2c <TIM_OC1_SetConfig+0xa8>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	4a37      	ldr	r2, [pc, #220]	@ (800a004 <TIM_OC1_SetConfig+0x180>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d10c      	bne.n	8009f46 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	f023 0308 	bic.w	r3, r3, #8
 8009f32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	697a      	ldr	r2, [r7, #20]
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	f023 0304 	bic.w	r3, r3, #4
 8009f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	4a25      	ldr	r2, [pc, #148]	@ (8009fe0 <TIM_OC1_SetConfig+0x15c>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d023      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a24      	ldr	r2, [pc, #144]	@ (8009fe4 <TIM_OC1_SetConfig+0x160>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d01f      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a23      	ldr	r2, [pc, #140]	@ (8009fe8 <TIM_OC1_SetConfig+0x164>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d01b      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a22      	ldr	r2, [pc, #136]	@ (8009fec <TIM_OC1_SetConfig+0x168>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d017      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a21      	ldr	r2, [pc, #132]	@ (8009ff0 <TIM_OC1_SetConfig+0x16c>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d013      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a20      	ldr	r2, [pc, #128]	@ (8009ff4 <TIM_OC1_SetConfig+0x170>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d00f      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a1f      	ldr	r2, [pc, #124]	@ (8009ff8 <TIM_OC1_SetConfig+0x174>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d00b      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a1e      	ldr	r2, [pc, #120]	@ (8009ffc <TIM_OC1_SetConfig+0x178>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d007      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a1d      	ldr	r2, [pc, #116]	@ (800a000 <TIM_OC1_SetConfig+0x17c>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d003      	beq.n	8009f96 <TIM_OC1_SetConfig+0x112>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	4a1c      	ldr	r2, [pc, #112]	@ (800a004 <TIM_OC1_SetConfig+0x180>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d111      	bne.n	8009fba <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	695b      	ldr	r3, [r3, #20]
 8009faa:	693a      	ldr	r2, [r7, #16]
 8009fac:	4313      	orrs	r3, r2
 8009fae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	699b      	ldr	r3, [r3, #24]
 8009fb4:	693a      	ldr	r2, [r7, #16]
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	693a      	ldr	r2, [r7, #16]
 8009fbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	68fa      	ldr	r2, [r7, #12]
 8009fc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	685a      	ldr	r2, [r3, #4]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	697a      	ldr	r2, [r7, #20]
 8009fd2:	621a      	str	r2, [r3, #32]
}
 8009fd4:	bf00      	nop
 8009fd6:	371c      	adds	r7, #28
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr
 8009fe0:	40012c00 	.word	0x40012c00
 8009fe4:	50012c00 	.word	0x50012c00
 8009fe8:	40013400 	.word	0x40013400
 8009fec:	50013400 	.word	0x50013400
 8009ff0:	40014000 	.word	0x40014000
 8009ff4:	50014000 	.word	0x50014000
 8009ff8:	40014400 	.word	0x40014400
 8009ffc:	50014400 	.word	0x50014400
 800a000:	40014800 	.word	0x40014800
 800a004:	50014800 	.word	0x50014800

0800a008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a008:	b480      	push	{r7}
 800a00a:	b087      	sub	sp, #28
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a1b      	ldr	r3, [r3, #32]
 800a016:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6a1b      	ldr	r3, [r3, #32]
 800a01c:	f023 0210 	bic.w	r2, r3, #16
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	699b      	ldr	r3, [r3, #24]
 800a02e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a036:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a03a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	021b      	lsls	r3, r3, #8
 800a04a:	68fa      	ldr	r2, [r7, #12]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f023 0320 	bic.w	r3, r3, #32
 800a056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	011b      	lsls	r3, r3, #4
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	4313      	orrs	r3, r2
 800a062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	4a36      	ldr	r2, [pc, #216]	@ (800a140 <TIM_OC2_SetConfig+0x138>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d00b      	beq.n	800a084 <TIM_OC2_SetConfig+0x7c>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	4a35      	ldr	r2, [pc, #212]	@ (800a144 <TIM_OC2_SetConfig+0x13c>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d007      	beq.n	800a084 <TIM_OC2_SetConfig+0x7c>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	4a34      	ldr	r2, [pc, #208]	@ (800a148 <TIM_OC2_SetConfig+0x140>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d003      	beq.n	800a084 <TIM_OC2_SetConfig+0x7c>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	4a33      	ldr	r2, [pc, #204]	@ (800a14c <TIM_OC2_SetConfig+0x144>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d10d      	bne.n	800a0a0 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a08a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	011b      	lsls	r3, r3, #4
 800a092:	697a      	ldr	r2, [r7, #20]
 800a094:	4313      	orrs	r3, r2
 800a096:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a09e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a27      	ldr	r2, [pc, #156]	@ (800a140 <TIM_OC2_SetConfig+0x138>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d023      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a26      	ldr	r2, [pc, #152]	@ (800a144 <TIM_OC2_SetConfig+0x13c>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d01f      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a25      	ldr	r2, [pc, #148]	@ (800a148 <TIM_OC2_SetConfig+0x140>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d01b      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	4a24      	ldr	r2, [pc, #144]	@ (800a14c <TIM_OC2_SetConfig+0x144>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d017      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	4a23      	ldr	r2, [pc, #140]	@ (800a150 <TIM_OC2_SetConfig+0x148>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d013      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	4a22      	ldr	r2, [pc, #136]	@ (800a154 <TIM_OC2_SetConfig+0x14c>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d00f      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	4a21      	ldr	r2, [pc, #132]	@ (800a158 <TIM_OC2_SetConfig+0x150>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d00b      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	4a20      	ldr	r2, [pc, #128]	@ (800a15c <TIM_OC2_SetConfig+0x154>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d007      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	4a1f      	ldr	r2, [pc, #124]	@ (800a160 <TIM_OC2_SetConfig+0x158>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d003      	beq.n	800a0f0 <TIM_OC2_SetConfig+0xe8>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	4a1e      	ldr	r2, [pc, #120]	@ (800a164 <TIM_OC2_SetConfig+0x15c>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d113      	bne.n	800a118 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a0f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a0fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	695b      	ldr	r3, [r3, #20]
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	693a      	ldr	r2, [r7, #16]
 800a108:	4313      	orrs	r3, r2
 800a10a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	693a      	ldr	r2, [r7, #16]
 800a114:	4313      	orrs	r3, r2
 800a116:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	68fa      	ldr	r2, [r7, #12]
 800a122:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	685a      	ldr	r2, [r3, #4]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	621a      	str	r2, [r3, #32]
}
 800a132:	bf00      	nop
 800a134:	371c      	adds	r7, #28
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr
 800a13e:	bf00      	nop
 800a140:	40012c00 	.word	0x40012c00
 800a144:	50012c00 	.word	0x50012c00
 800a148:	40013400 	.word	0x40013400
 800a14c:	50013400 	.word	0x50013400
 800a150:	40014000 	.word	0x40014000
 800a154:	50014000 	.word	0x50014000
 800a158:	40014400 	.word	0x40014400
 800a15c:	50014400 	.word	0x50014400
 800a160:	40014800 	.word	0x40014800
 800a164:	50014800 	.word	0x50014800

0800a168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a168:	b480      	push	{r7}
 800a16a:	b087      	sub	sp, #28
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a1b      	ldr	r3, [r3, #32]
 800a176:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a1b      	ldr	r3, [r3, #32]
 800a17c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	69db      	ldr	r3, [r3, #28]
 800a18e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a19a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f023 0303 	bic.w	r3, r3, #3
 800a1a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	4313      	orrs	r3, r2
 800a1ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a1b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	021b      	lsls	r3, r3, #8
 800a1bc:	697a      	ldr	r2, [r7, #20]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a35      	ldr	r2, [pc, #212]	@ (800a29c <TIM_OC3_SetConfig+0x134>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d00b      	beq.n	800a1e2 <TIM_OC3_SetConfig+0x7a>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a34      	ldr	r2, [pc, #208]	@ (800a2a0 <TIM_OC3_SetConfig+0x138>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d007      	beq.n	800a1e2 <TIM_OC3_SetConfig+0x7a>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a33      	ldr	r2, [pc, #204]	@ (800a2a4 <TIM_OC3_SetConfig+0x13c>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d003      	beq.n	800a1e2 <TIM_OC3_SetConfig+0x7a>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a32      	ldr	r2, [pc, #200]	@ (800a2a8 <TIM_OC3_SetConfig+0x140>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d10d      	bne.n	800a1fe <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a1e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	68db      	ldr	r3, [r3, #12]
 800a1ee:	021b      	lsls	r3, r3, #8
 800a1f0:	697a      	ldr	r2, [r7, #20]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a1fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	4a26      	ldr	r2, [pc, #152]	@ (800a29c <TIM_OC3_SetConfig+0x134>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d023      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a25      	ldr	r2, [pc, #148]	@ (800a2a0 <TIM_OC3_SetConfig+0x138>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d01f      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4a24      	ldr	r2, [pc, #144]	@ (800a2a4 <TIM_OC3_SetConfig+0x13c>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d01b      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a23      	ldr	r2, [pc, #140]	@ (800a2a8 <TIM_OC3_SetConfig+0x140>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d017      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a22      	ldr	r2, [pc, #136]	@ (800a2ac <TIM_OC3_SetConfig+0x144>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d013      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	4a21      	ldr	r2, [pc, #132]	@ (800a2b0 <TIM_OC3_SetConfig+0x148>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d00f      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a20      	ldr	r2, [pc, #128]	@ (800a2b4 <TIM_OC3_SetConfig+0x14c>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d00b      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a1f      	ldr	r2, [pc, #124]	@ (800a2b8 <TIM_OC3_SetConfig+0x150>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d007      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a1e      	ldr	r2, [pc, #120]	@ (800a2bc <TIM_OC3_SetConfig+0x154>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d003      	beq.n	800a24e <TIM_OC3_SetConfig+0xe6>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4a1d      	ldr	r2, [pc, #116]	@ (800a2c0 <TIM_OC3_SetConfig+0x158>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d113      	bne.n	800a276 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a25c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	695b      	ldr	r3, [r3, #20]
 800a262:	011b      	lsls	r3, r3, #4
 800a264:	693a      	ldr	r2, [r7, #16]
 800a266:	4313      	orrs	r3, r2
 800a268:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	699b      	ldr	r3, [r3, #24]
 800a26e:	011b      	lsls	r3, r3, #4
 800a270:	693a      	ldr	r2, [r7, #16]
 800a272:	4313      	orrs	r3, r2
 800a274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	693a      	ldr	r2, [r7, #16]
 800a27a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	68fa      	ldr	r2, [r7, #12]
 800a280:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	685a      	ldr	r2, [r3, #4]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	697a      	ldr	r2, [r7, #20]
 800a28e:	621a      	str	r2, [r3, #32]
}
 800a290:	bf00      	nop
 800a292:	371c      	adds	r7, #28
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	40012c00 	.word	0x40012c00
 800a2a0:	50012c00 	.word	0x50012c00
 800a2a4:	40013400 	.word	0x40013400
 800a2a8:	50013400 	.word	0x50013400
 800a2ac:	40014000 	.word	0x40014000
 800a2b0:	50014000 	.word	0x50014000
 800a2b4:	40014400 	.word	0x40014400
 800a2b8:	50014400 	.word	0x50014400
 800a2bc:	40014800 	.word	0x40014800
 800a2c0:	50014800 	.word	0x50014800

0800a2c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b087      	sub	sp, #28
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6a1b      	ldr	r3, [r3, #32]
 800a2d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6a1b      	ldr	r3, [r3, #32]
 800a2d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	69db      	ldr	r3, [r3, #28]
 800a2ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a2f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a2f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a2fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	021b      	lsls	r3, r3, #8
 800a306:	68fa      	ldr	r2, [r7, #12]
 800a308:	4313      	orrs	r3, r2
 800a30a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a312:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	031b      	lsls	r3, r3, #12
 800a31a:	697a      	ldr	r2, [r7, #20]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	4a36      	ldr	r2, [pc, #216]	@ (800a3fc <TIM_OC4_SetConfig+0x138>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d00b      	beq.n	800a340 <TIM_OC4_SetConfig+0x7c>
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	4a35      	ldr	r2, [pc, #212]	@ (800a400 <TIM_OC4_SetConfig+0x13c>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d007      	beq.n	800a340 <TIM_OC4_SetConfig+0x7c>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a34      	ldr	r2, [pc, #208]	@ (800a404 <TIM_OC4_SetConfig+0x140>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d003      	beq.n	800a340 <TIM_OC4_SetConfig+0x7c>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a33      	ldr	r2, [pc, #204]	@ (800a408 <TIM_OC4_SetConfig+0x144>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d10d      	bne.n	800a35c <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	031b      	lsls	r3, r3, #12
 800a34e:	697a      	ldr	r2, [r7, #20]
 800a350:	4313      	orrs	r3, r2
 800a352:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a35a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	4a27      	ldr	r2, [pc, #156]	@ (800a3fc <TIM_OC4_SetConfig+0x138>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d023      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	4a26      	ldr	r2, [pc, #152]	@ (800a400 <TIM_OC4_SetConfig+0x13c>)
 800a368:	4293      	cmp	r3, r2
 800a36a:	d01f      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4a25      	ldr	r2, [pc, #148]	@ (800a404 <TIM_OC4_SetConfig+0x140>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d01b      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	4a24      	ldr	r2, [pc, #144]	@ (800a408 <TIM_OC4_SetConfig+0x144>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d017      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	4a23      	ldr	r2, [pc, #140]	@ (800a40c <TIM_OC4_SetConfig+0x148>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d013      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	4a22      	ldr	r2, [pc, #136]	@ (800a410 <TIM_OC4_SetConfig+0x14c>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d00f      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	4a21      	ldr	r2, [pc, #132]	@ (800a414 <TIM_OC4_SetConfig+0x150>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d00b      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	4a20      	ldr	r2, [pc, #128]	@ (800a418 <TIM_OC4_SetConfig+0x154>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d007      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	4a1f      	ldr	r2, [pc, #124]	@ (800a41c <TIM_OC4_SetConfig+0x158>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d003      	beq.n	800a3ac <TIM_OC4_SetConfig+0xe8>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	4a1e      	ldr	r2, [pc, #120]	@ (800a420 <TIM_OC4_SetConfig+0x15c>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d113      	bne.n	800a3d4 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a3b2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a3ba:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	695b      	ldr	r3, [r3, #20]
 800a3c0:	019b      	lsls	r3, r3, #6
 800a3c2:	693a      	ldr	r2, [r7, #16]
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	699b      	ldr	r3, [r3, #24]
 800a3cc:	019b      	lsls	r3, r3, #6
 800a3ce:	693a      	ldr	r2, [r7, #16]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	693a      	ldr	r2, [r7, #16]
 800a3d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	685a      	ldr	r2, [r3, #4]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	697a      	ldr	r2, [r7, #20]
 800a3ec:	621a      	str	r2, [r3, #32]
}
 800a3ee:	bf00      	nop
 800a3f0:	371c      	adds	r7, #28
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	40012c00 	.word	0x40012c00
 800a400:	50012c00 	.word	0x50012c00
 800a404:	40013400 	.word	0x40013400
 800a408:	50013400 	.word	0x50013400
 800a40c:	40014000 	.word	0x40014000
 800a410:	50014000 	.word	0x50014000
 800a414:	40014400 	.word	0x40014400
 800a418:	50014400 	.word	0x50014400
 800a41c:	40014800 	.word	0x40014800
 800a420:	50014800 	.word	0x50014800

0800a424 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a424:	b480      	push	{r7}
 800a426:	b087      	sub	sp, #28
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a1b      	ldr	r3, [r3, #32]
 800a432:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6a1b      	ldr	r3, [r3, #32]
 800a438:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a456:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	68fa      	ldr	r2, [r7, #12]
 800a45e:	4313      	orrs	r3, r2
 800a460:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a468:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	689b      	ldr	r3, [r3, #8]
 800a46e:	041b      	lsls	r3, r3, #16
 800a470:	693a      	ldr	r2, [r7, #16]
 800a472:	4313      	orrs	r3, r2
 800a474:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	4a21      	ldr	r2, [pc, #132]	@ (800a500 <TIM_OC5_SetConfig+0xdc>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d023      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	4a20      	ldr	r2, [pc, #128]	@ (800a504 <TIM_OC5_SetConfig+0xe0>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d01f      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a1f      	ldr	r2, [pc, #124]	@ (800a508 <TIM_OC5_SetConfig+0xe4>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d01b      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a1e      	ldr	r2, [pc, #120]	@ (800a50c <TIM_OC5_SetConfig+0xe8>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d017      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a1d      	ldr	r2, [pc, #116]	@ (800a510 <TIM_OC5_SetConfig+0xec>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d013      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	4a1c      	ldr	r2, [pc, #112]	@ (800a514 <TIM_OC5_SetConfig+0xf0>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d00f      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	4a1b      	ldr	r2, [pc, #108]	@ (800a518 <TIM_OC5_SetConfig+0xf4>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d00b      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	4a1a      	ldr	r2, [pc, #104]	@ (800a51c <TIM_OC5_SetConfig+0xf8>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d007      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	4a19      	ldr	r2, [pc, #100]	@ (800a520 <TIM_OC5_SetConfig+0xfc>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d003      	beq.n	800a4c6 <TIM_OC5_SetConfig+0xa2>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	4a18      	ldr	r2, [pc, #96]	@ (800a524 <TIM_OC5_SetConfig+0x100>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d109      	bne.n	800a4da <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a4cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	695b      	ldr	r3, [r3, #20]
 800a4d2:	021b      	lsls	r3, r3, #8
 800a4d4:	697a      	ldr	r2, [r7, #20]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	697a      	ldr	r2, [r7, #20]
 800a4de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	68fa      	ldr	r2, [r7, #12]
 800a4e4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	685a      	ldr	r2, [r3, #4]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	693a      	ldr	r2, [r7, #16]
 800a4f2:	621a      	str	r2, [r3, #32]
}
 800a4f4:	bf00      	nop
 800a4f6:	371c      	adds	r7, #28
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr
 800a500:	40012c00 	.word	0x40012c00
 800a504:	50012c00 	.word	0x50012c00
 800a508:	40013400 	.word	0x40013400
 800a50c:	50013400 	.word	0x50013400
 800a510:	40014000 	.word	0x40014000
 800a514:	50014000 	.word	0x50014000
 800a518:	40014400 	.word	0x40014400
 800a51c:	50014400 	.word	0x50014400
 800a520:	40014800 	.word	0x40014800
 800a524:	50014800 	.word	0x50014800

0800a528 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a528:	b480      	push	{r7}
 800a52a:	b087      	sub	sp, #28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6a1b      	ldr	r3, [r3, #32]
 800a536:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6a1b      	ldr	r3, [r3, #32]
 800a53c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a54e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a55a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	021b      	lsls	r3, r3, #8
 800a562:	68fa      	ldr	r2, [r7, #12]
 800a564:	4313      	orrs	r3, r2
 800a566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a56e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	051b      	lsls	r3, r3, #20
 800a576:	693a      	ldr	r2, [r7, #16]
 800a578:	4313      	orrs	r3, r2
 800a57a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a22      	ldr	r2, [pc, #136]	@ (800a608 <TIM_OC6_SetConfig+0xe0>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d023      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	4a21      	ldr	r2, [pc, #132]	@ (800a60c <TIM_OC6_SetConfig+0xe4>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d01f      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a20      	ldr	r2, [pc, #128]	@ (800a610 <TIM_OC6_SetConfig+0xe8>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d01b      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	4a1f      	ldr	r2, [pc, #124]	@ (800a614 <TIM_OC6_SetConfig+0xec>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d017      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a1e      	ldr	r2, [pc, #120]	@ (800a618 <TIM_OC6_SetConfig+0xf0>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d013      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	4a1d      	ldr	r2, [pc, #116]	@ (800a61c <TIM_OC6_SetConfig+0xf4>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d00f      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	4a1c      	ldr	r2, [pc, #112]	@ (800a620 <TIM_OC6_SetConfig+0xf8>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d00b      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	4a1b      	ldr	r2, [pc, #108]	@ (800a624 <TIM_OC6_SetConfig+0xfc>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d007      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	4a1a      	ldr	r2, [pc, #104]	@ (800a628 <TIM_OC6_SetConfig+0x100>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d003      	beq.n	800a5cc <TIM_OC6_SetConfig+0xa4>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	4a19      	ldr	r2, [pc, #100]	@ (800a62c <TIM_OC6_SetConfig+0x104>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d109      	bne.n	800a5e0 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a5d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	695b      	ldr	r3, [r3, #20]
 800a5d8:	029b      	lsls	r3, r3, #10
 800a5da:	697a      	ldr	r2, [r7, #20]
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	697a      	ldr	r2, [r7, #20]
 800a5e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	68fa      	ldr	r2, [r7, #12]
 800a5ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	685a      	ldr	r2, [r3, #4]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	693a      	ldr	r2, [r7, #16]
 800a5f8:	621a      	str	r2, [r3, #32]
}
 800a5fa:	bf00      	nop
 800a5fc:	371c      	adds	r7, #28
 800a5fe:	46bd      	mov	sp, r7
 800a600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a604:	4770      	bx	lr
 800a606:	bf00      	nop
 800a608:	40012c00 	.word	0x40012c00
 800a60c:	50012c00 	.word	0x50012c00
 800a610:	40013400 	.word	0x40013400
 800a614:	50013400 	.word	0x50013400
 800a618:	40014000 	.word	0x40014000
 800a61c:	50014000 	.word	0x50014000
 800a620:	40014400 	.word	0x40014400
 800a624:	50014400 	.word	0x50014400
 800a628:	40014800 	.word	0x40014800
 800a62c:	50014800 	.word	0x50014800

0800a630 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a630:	b480      	push	{r7}
 800a632:	b087      	sub	sp, #28
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	f003 031f 	and.w	r3, r3, #31
 800a642:	2201      	movs	r2, #1
 800a644:	fa02 f303 	lsl.w	r3, r2, r3
 800a648:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6a1a      	ldr	r2, [r3, #32]
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	43db      	mvns	r3, r3
 800a652:	401a      	ands	r2, r3
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	6a1a      	ldr	r2, [r3, #32]
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	f003 031f 	and.w	r3, r3, #31
 800a662:	6879      	ldr	r1, [r7, #4]
 800a664:	fa01 f303 	lsl.w	r3, r1, r3
 800a668:	431a      	orrs	r2, r3
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	621a      	str	r2, [r3, #32]
}
 800a66e:	bf00      	nop
 800a670:	371c      	adds	r7, #28
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr
	...

0800a67c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d101      	bne.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a690:	2302      	movs	r3, #2
 800a692:	e0a1      	b.n	800a7d8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2202      	movs	r2, #2
 800a6a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a4a      	ldr	r2, [pc, #296]	@ (800a7e4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d00e      	beq.n	800a6dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a49      	ldr	r2, [pc, #292]	@ (800a7e8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d009      	beq.n	800a6dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a47      	ldr	r2, [pc, #284]	@ (800a7ec <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d004      	beq.n	800a6dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a46      	ldr	r2, [pc, #280]	@ (800a7f0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d108      	bne.n	800a6ee <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a6e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	685b      	ldr	r3, [r3, #4]
 800a6e8:	68fa      	ldr	r2, [r7, #12]
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a6f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	68fa      	ldr	r2, [r7, #12]
 800a700:	4313      	orrs	r3, r2
 800a702:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	68fa      	ldr	r2, [r7, #12]
 800a70a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a34      	ldr	r2, [pc, #208]	@ (800a7e4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d04a      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	4a33      	ldr	r2, [pc, #204]	@ (800a7e8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d045      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a728:	d040      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a732:	d03b      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a2e      	ldr	r2, [pc, #184]	@ (800a7f4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d036      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4a2d      	ldr	r2, [pc, #180]	@ (800a7f8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d031      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a2b      	ldr	r2, [pc, #172]	@ (800a7fc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d02c      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a2a      	ldr	r2, [pc, #168]	@ (800a800 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d027      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a28      	ldr	r2, [pc, #160]	@ (800a804 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d022      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a27      	ldr	r2, [pc, #156]	@ (800a808 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d01d      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a1d      	ldr	r2, [pc, #116]	@ (800a7ec <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d018      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a1c      	ldr	r2, [pc, #112]	@ (800a7f0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d013      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a20      	ldr	r2, [pc, #128]	@ (800a80c <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d00e      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a1f      	ldr	r2, [pc, #124]	@ (800a810 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d009      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a1d      	ldr	r2, [pc, #116]	@ (800a814 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d004      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a1c      	ldr	r2, [pc, #112]	@ (800a818 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d10c      	bne.n	800a7c6 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	68ba      	ldr	r2, [r7, #8]
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68ba      	ldr	r2, [r7, #8]
 800a7c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2201      	movs	r2, #1
 800a7ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a7d6:	2300      	movs	r3, #0
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3714      	adds	r7, #20
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr
 800a7e4:	40012c00 	.word	0x40012c00
 800a7e8:	50012c00 	.word	0x50012c00
 800a7ec:	40013400 	.word	0x40013400
 800a7f0:	50013400 	.word	0x50013400
 800a7f4:	40000400 	.word	0x40000400
 800a7f8:	50000400 	.word	0x50000400
 800a7fc:	40000800 	.word	0x40000800
 800a800:	50000800 	.word	0x50000800
 800a804:	40000c00 	.word	0x40000c00
 800a808:	50000c00 	.word	0x50000c00
 800a80c:	40001800 	.word	0x40001800
 800a810:	50001800 	.word	0x50001800
 800a814:	40014000 	.word	0x40014000
 800a818:	50014000 	.word	0x50014000

0800a81c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b082      	sub	sp, #8
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d101      	bne.n	800a82e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e042      	b.n	800a8b4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a834:	2b00      	cmp	r3, #0
 800a836:	d106      	bne.n	800a846 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f7f7 fab1 	bl	8001da8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2224      	movs	r2, #36	@ 0x24
 800a84a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f022 0201 	bic.w	r2, r2, #1
 800a85c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a862:	2b00      	cmp	r3, #0
 800a864:	d002      	beq.n	800a86c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 fdc0 	bl	800b3ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fbcf 	bl	800b010 <UART_SetConfig>
 800a872:	4603      	mov	r3, r0
 800a874:	2b01      	cmp	r3, #1
 800a876:	d101      	bne.n	800a87c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a878:	2301      	movs	r3, #1
 800a87a:	e01b      	b.n	800a8b4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	685a      	ldr	r2, [r3, #4]
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a88a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	689a      	ldr	r2, [r3, #8]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a89a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	681a      	ldr	r2, [r3, #0]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f042 0201 	orr.w	r2, r2, #1
 800a8aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f000 fe3f 	bl	800b530 <UART_CheckIdleState>
 800a8b2:	4603      	mov	r3, r0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b08a      	sub	sp, #40	@ 0x28
 800a8c0:	af02      	add	r7, sp, #8
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	603b      	str	r3, [r7, #0]
 800a8c8:	4613      	mov	r3, r2
 800a8ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8d2:	2b20      	cmp	r3, #32
 800a8d4:	f040 808b 	bne.w	800a9ee <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d002      	beq.n	800a8e4 <HAL_UART_Transmit+0x28>
 800a8de:	88fb      	ldrh	r3, [r7, #6]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d101      	bne.n	800a8e8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	e083      	b.n	800a9f0 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	689b      	ldr	r3, [r3, #8]
 800a8ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8f2:	2b80      	cmp	r3, #128	@ 0x80
 800a8f4:	d107      	bne.n	800a906 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	689a      	ldr	r2, [r3, #8]
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a904:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2200      	movs	r2, #0
 800a90a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2221      	movs	r2, #33	@ 0x21
 800a912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a916:	f7f7 fbb9 	bl	800208c <HAL_GetTick>
 800a91a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	88fa      	ldrh	r2, [r7, #6]
 800a920:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	88fa      	ldrh	r2, [r7, #6]
 800a928:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	689b      	ldr	r3, [r3, #8]
 800a930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a934:	d108      	bne.n	800a948 <HAL_UART_Transmit+0x8c>
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	691b      	ldr	r3, [r3, #16]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d104      	bne.n	800a948 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800a93e:	2300      	movs	r3, #0
 800a940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	61bb      	str	r3, [r7, #24]
 800a946:	e003      	b.n	800a950 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a94c:	2300      	movs	r3, #0
 800a94e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a950:	e030      	b.n	800a9b4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	9300      	str	r3, [sp, #0]
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	2200      	movs	r2, #0
 800a95a:	2180      	movs	r1, #128	@ 0x80
 800a95c:	68f8      	ldr	r0, [r7, #12]
 800a95e:	f000 fe91 	bl	800b684 <UART_WaitOnFlagUntilTimeout>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d005      	beq.n	800a974 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2220      	movs	r2, #32
 800a96c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a970:	2303      	movs	r3, #3
 800a972:	e03d      	b.n	800a9f0 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10b      	bne.n	800a992 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	881b      	ldrh	r3, [r3, #0]
 800a97e:	461a      	mov	r2, r3
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a988:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a98a:	69bb      	ldr	r3, [r7, #24]
 800a98c:	3302      	adds	r3, #2
 800a98e:	61bb      	str	r3, [r7, #24]
 800a990:	e007      	b.n	800a9a2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a992:	69fb      	ldr	r3, [r7, #28]
 800a994:	781a      	ldrb	r2, [r3, #0]
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	3301      	adds	r3, #1
 800a9a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a9a8:	b29b      	uxth	r3, r3
 800a9aa:	3b01      	subs	r3, #1
 800a9ac:	b29a      	uxth	r2, r3
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a9ba:	b29b      	uxth	r3, r3
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d1c8      	bne.n	800a952 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	9300      	str	r3, [sp, #0]
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	2140      	movs	r1, #64	@ 0x40
 800a9ca:	68f8      	ldr	r0, [r7, #12]
 800a9cc:	f000 fe5a 	bl	800b684 <UART_WaitOnFlagUntilTimeout>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d005      	beq.n	800a9e2 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2220      	movs	r2, #32
 800a9da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	e006      	b.n	800a9f0 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	2220      	movs	r2, #32
 800a9e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	e000      	b.n	800a9f0 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800a9ee:	2302      	movs	r3, #2
  }
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3720      	adds	r7, #32
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b0ae      	sub	sp, #184	@ 0xb8
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	69db      	ldr	r3, [r3, #28]
 800aa06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aa1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800aa22:	f640 030f 	movw	r3, #2063	@ 0x80f
 800aa26:	4013      	ands	r3, r2
 800aa28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800aa2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d11b      	bne.n	800aa6c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aa34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aa38:	f003 0320 	and.w	r3, r3, #32
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d015      	beq.n	800aa6c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aa40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800aa44:	f003 0320 	and.w	r3, r3, #32
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d105      	bne.n	800aa58 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aa4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d009      	beq.n	800aa6c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 82ac 	beq.w	800afba <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	4798      	blx	r3
      }
      return;
 800aa6a:	e2a6      	b.n	800afba <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800aa6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f000 80fd 	beq.w	800ac70 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800aa76:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800aa7a:	4b7a      	ldr	r3, [pc, #488]	@ (800ac64 <HAL_UART_IRQHandler+0x26c>)
 800aa7c:	4013      	ands	r3, r2
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d106      	bne.n	800aa90 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800aa82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800aa86:	4b78      	ldr	r3, [pc, #480]	@ (800ac68 <HAL_UART_IRQHandler+0x270>)
 800aa88:	4013      	ands	r3, r2
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	f000 80f0 	beq.w	800ac70 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aa90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aa94:	f003 0301 	and.w	r3, r3, #1
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d011      	beq.n	800aac0 <HAL_UART_IRQHandler+0xc8>
 800aa9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800aaa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d00b      	beq.n	800aac0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	2201      	movs	r2, #1
 800aaae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aab6:	f043 0201 	orr.w	r2, r3, #1
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aac0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aac4:	f003 0302 	and.w	r3, r3, #2
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d011      	beq.n	800aaf0 <HAL_UART_IRQHandler+0xf8>
 800aacc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aad0:	f003 0301 	and.w	r3, r3, #1
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d00b      	beq.n	800aaf0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2202      	movs	r2, #2
 800aade:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aae6:	f043 0204 	orr.w	r2, r3, #4
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aaf0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aaf4:	f003 0304 	and.w	r3, r3, #4
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d011      	beq.n	800ab20 <HAL_UART_IRQHandler+0x128>
 800aafc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab00:	f003 0301 	and.w	r3, r3, #1
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00b      	beq.n	800ab20 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	2204      	movs	r2, #4
 800ab0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab16:	f043 0202 	orr.w	r2, r3, #2
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ab20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab24:	f003 0308 	and.w	r3, r3, #8
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d017      	beq.n	800ab5c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ab2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ab30:	f003 0320 	and.w	r3, r3, #32
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d105      	bne.n	800ab44 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ab38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ab3c:	4b49      	ldr	r3, [pc, #292]	@ (800ac64 <HAL_UART_IRQHandler+0x26c>)
 800ab3e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d00b      	beq.n	800ab5c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	2208      	movs	r2, #8
 800ab4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab52:	f043 0208 	orr.w	r2, r3, #8
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ab5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d012      	beq.n	800ab8e <HAL_UART_IRQHandler+0x196>
 800ab68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ab6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d00c      	beq.n	800ab8e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ab7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab84:	f043 0220 	orr.w	r2, r3, #32
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	f000 8212 	beq.w	800afbe <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ab9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab9e:	f003 0320 	and.w	r3, r3, #32
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d013      	beq.n	800abce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aba6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800abaa:	f003 0320 	and.w	r3, r3, #32
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d105      	bne.n	800abbe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800abb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d007      	beq.n	800abce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d003      	beq.n	800abce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abe2:	2b40      	cmp	r3, #64	@ 0x40
 800abe4:	d005      	beq.n	800abf2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800abe6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800abea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d02e      	beq.n	800ac50 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f000 fed6 	bl	800b9a4 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac02:	2b40      	cmp	r3, #64	@ 0x40
 800ac04:	d120      	bne.n	800ac48 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d017      	beq.n	800ac40 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac16:	4a15      	ldr	r2, [pc, #84]	@ (800ac6c <HAL_UART_IRQHandler+0x274>)
 800ac18:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7f8 fbcf 	bl	80033c4 <HAL_DMA_Abort_IT>
 800ac26:	4603      	mov	r3, r0
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d019      	beq.n	800ac60 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac34:	687a      	ldr	r2, [r7, #4]
 800ac36:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ac3a:	4610      	mov	r0, r2
 800ac3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac3e:	e00f      	b.n	800ac60 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 f9db 	bl	800affc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac46:	e00b      	b.n	800ac60 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 f9d7 	bl	800affc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac4e:	e007      	b.n	800ac60 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f000 f9d3 	bl	800affc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ac5e:	e1ae      	b.n	800afbe <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac60:	bf00      	nop
    return;
 800ac62:	e1ac      	b.n	800afbe <HAL_UART_IRQHandler+0x5c6>
 800ac64:	10000001 	.word	0x10000001
 800ac68:	04000120 	.word	0x04000120
 800ac6c:	0800ba71 	.word	0x0800ba71

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac74:	2b01      	cmp	r3, #1
 800ac76:	f040 8142 	bne.w	800aefe <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ac7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac7e:	f003 0310 	and.w	r3, r3, #16
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	f000 813b 	beq.w	800aefe <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ac88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ac8c:	f003 0310 	and.w	r3, r3, #16
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f000 8134 	beq.w	800aefe <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	2210      	movs	r2, #16
 800ac9c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aca8:	2b40      	cmp	r3, #64	@ 0x40
 800acaa:	f040 80aa 	bne.w	800ae02 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acb8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800acbc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f000 8084 	beq.w	800adce <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800accc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d27c      	bcs.n	800adce <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800acda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ace4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ace6:	2b81      	cmp	r3, #129	@ 0x81
 800ace8:	d060      	beq.n	800adac <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acf0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800acf2:	e853 3f00 	ldrex	r3, [r3]
 800acf6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800acf8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800acfa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800acfe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	461a      	mov	r2, r3
 800ad08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ad10:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad12:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ad14:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ad18:	e841 2300 	strex	r3, r2, [r1]
 800ad1c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ad1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d1e2      	bne.n	800acea <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	3308      	adds	r3, #8
 800ad2a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad2e:	e853 3f00 	ldrex	r3, [r3]
 800ad32:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ad34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad36:	f023 0301 	bic.w	r3, r3, #1
 800ad3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	3308      	adds	r3, #8
 800ad44:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ad48:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ad4a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ad4e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ad50:	e841 2300 	strex	r3, r2, [r1]
 800ad54:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ad56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d1e3      	bne.n	800ad24 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2220      	movs	r2, #32
 800ad60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2200      	movs	r2, #0
 800ad68:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad72:	e853 3f00 	ldrex	r3, [r3]
 800ad76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ad78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad7a:	f023 0310 	bic.w	r3, r3, #16
 800ad7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	461a      	mov	r2, r3
 800ad88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ad8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad8e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad94:	e841 2300 	strex	r3, r2, [r1]
 800ad98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ad9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d1e4      	bne.n	800ad6a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7f8 fa90 	bl	80032cc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2202      	movs	r2, #2
 800adb0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	1ad3      	subs	r3, r2, r3
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	4619      	mov	r1, r3
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f7f6 fb84 	bl	80014d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800adcc:	e0f9      	b.n	800afc2 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800add4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800add8:	429a      	cmp	r2, r3
 800adda:	f040 80f2 	bne.w	800afc2 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ade4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ade6:	2b81      	cmp	r3, #129	@ 0x81
 800ade8:	f040 80eb 	bne.w	800afc2 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2202      	movs	r2, #2
 800adf0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800adf8:	4619      	mov	r1, r3
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f7f6 fb6a 	bl	80014d4 <HAL_UARTEx_RxEventCallback>
      return;
 800ae00:	e0df      	b.n	800afc2 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae0e:	b29b      	uxth	r3, r3
 800ae10:	1ad3      	subs	r3, r2, r3
 800ae12:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f000 80d1 	beq.w	800afc6 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800ae24:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	f000 80cc 	beq.w	800afc6 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae36:	e853 3f00 	ldrex	r3, [r3]
 800ae3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ae3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ae50:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae58:	e841 2300 	strex	r3, r2, [r1]
 800ae5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d1e4      	bne.n	800ae2e <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	3308      	adds	r3, #8
 800ae6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6e:	e853 3f00 	ldrex	r3, [r3]
 800ae72:	623b      	str	r3, [r7, #32]
   return(result);
 800ae74:	6a3b      	ldr	r3, [r7, #32]
 800ae76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae7a:	f023 0301 	bic.w	r3, r3, #1
 800ae7e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	3308      	adds	r3, #8
 800ae88:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ae8c:	633a      	str	r2, [r7, #48]	@ 0x30
 800ae8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae94:	e841 2300 	strex	r3, r2, [r1]
 800ae98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d1e1      	bne.n	800ae64 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2220      	movs	r2, #32
 800aea4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	e853 3f00 	ldrex	r3, [r3]
 800aec0:	60fb      	str	r3, [r7, #12]
   return(result);
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	f023 0310 	bic.w	r3, r3, #16
 800aec8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	461a      	mov	r2, r3
 800aed2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aed6:	61fb      	str	r3, [r7, #28]
 800aed8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeda:	69b9      	ldr	r1, [r7, #24]
 800aedc:	69fa      	ldr	r2, [r7, #28]
 800aede:	e841 2300 	strex	r3, r2, [r1]
 800aee2:	617b      	str	r3, [r7, #20]
   return(result);
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1e4      	bne.n	800aeb4 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2202      	movs	r2, #2
 800aeee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aef0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800aef4:	4619      	mov	r1, r3
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f7f6 faec 	bl	80014d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aefc:	e063      	b.n	800afc6 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aefe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800af06:	2b00      	cmp	r3, #0
 800af08:	d00e      	beq.n	800af28 <HAL_UART_IRQHandler+0x530>
 800af0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800af12:	2b00      	cmp	r3, #0
 800af14:	d008      	beq.n	800af28 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800af1e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f001 fb1b 	bl	800c55c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800af26:	e051      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800af28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af30:	2b00      	cmp	r3, #0
 800af32:	d014      	beq.n	800af5e <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800af34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800af38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d105      	bne.n	800af4c <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800af40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d008      	beq.n	800af5e <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af50:	2b00      	cmp	r3, #0
 800af52:	d03a      	beq.n	800afca <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	4798      	blx	r3
    }
    return;
 800af5c:	e035      	b.n	800afca <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800af5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af66:	2b00      	cmp	r3, #0
 800af68:	d009      	beq.n	800af7e <HAL_UART_IRQHandler+0x586>
 800af6a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800af6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af72:	2b00      	cmp	r3, #0
 800af74:	d003      	beq.n	800af7e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f000 fd8c 	bl	800ba94 <UART_EndTransmit_IT>
    return;
 800af7c:	e026      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800af7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800af86:	2b00      	cmp	r3, #0
 800af88:	d009      	beq.n	800af9e <HAL_UART_IRQHandler+0x5a6>
 800af8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800af8e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800af92:	2b00      	cmp	r3, #0
 800af94:	d003      	beq.n	800af9e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f001 faf4 	bl	800c584 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800af9c:	e016      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800af9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800afa2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d010      	beq.n	800afcc <HAL_UART_IRQHandler+0x5d4>
 800afaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	da0c      	bge.n	800afcc <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f001 fadc 	bl	800c570 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800afb8:	e008      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
      return;
 800afba:	bf00      	nop
 800afbc:	e006      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
    return;
 800afbe:	bf00      	nop
 800afc0:	e004      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
      return;
 800afc2:	bf00      	nop
 800afc4:	e002      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
      return;
 800afc6:	bf00      	nop
 800afc8:	e000      	b.n	800afcc <HAL_UART_IRQHandler+0x5d4>
    return;
 800afca:	bf00      	nop
  }
}
 800afcc:	37b8      	adds	r7, #184	@ 0xb8
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop

0800afd4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800afd4:	b480      	push	{r7}
 800afd6:	b083      	sub	sp, #12
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800afdc:	bf00      	nop
 800afde:	370c      	adds	r7, #12
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr

0800afe8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800afe8:	b480      	push	{r7}
 800afea:	b083      	sub	sp, #12
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800aff0:	bf00      	nop
 800aff2:	370c      	adds	r7, #12
 800aff4:	46bd      	mov	sp, r7
 800aff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affa:	4770      	bx	lr

0800affc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800affc:	b480      	push	{r7}
 800affe:	b083      	sub	sp, #12
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b004:	bf00      	nop
 800b006:	370c      	adds	r7, #12
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr

0800b010 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b010:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b014:	b094      	sub	sp, #80	@ 0x50
 800b016:	af00      	add	r7, sp, #0
 800b018:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b01a:	2300      	movs	r3, #0
 800b01c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800b020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b022:	681a      	ldr	r2, [r3, #0]
 800b024:	4b78      	ldr	r3, [pc, #480]	@ (800b208 <UART_SetConfig+0x1f8>)
 800b026:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b02a:	689a      	ldr	r2, [r3, #8]
 800b02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b02e:	691b      	ldr	r3, [r3, #16]
 800b030:	431a      	orrs	r2, r3
 800b032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b034:	695b      	ldr	r3, [r3, #20]
 800b036:	431a      	orrs	r2, r3
 800b038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b03a:	69db      	ldr	r3, [r3, #28]
 800b03c:	4313      	orrs	r3, r2
 800b03e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4971      	ldr	r1, [pc, #452]	@ (800b20c <UART_SetConfig+0x1fc>)
 800b048:	4019      	ands	r1, r3
 800b04a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b04c:	681a      	ldr	r2, [r3, #0]
 800b04e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b050:	430b      	orrs	r3, r1
 800b052:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	685b      	ldr	r3, [r3, #4]
 800b05a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b05e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b060:	68d9      	ldr	r1, [r3, #12]
 800b062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	ea40 0301 	orr.w	r3, r0, r1
 800b06a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b06e:	699b      	ldr	r3, [r3, #24]
 800b070:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b074:	681a      	ldr	r2, [r3, #0]
 800b076:	4b64      	ldr	r3, [pc, #400]	@ (800b208 <UART_SetConfig+0x1f8>)
 800b078:	429a      	cmp	r2, r3
 800b07a:	d009      	beq.n	800b090 <UART_SetConfig+0x80>
 800b07c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	4b63      	ldr	r3, [pc, #396]	@ (800b210 <UART_SetConfig+0x200>)
 800b082:	429a      	cmp	r2, r3
 800b084:	d004      	beq.n	800b090 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b088:	6a1a      	ldr	r2, [r3, #32]
 800b08a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b08c:	4313      	orrs	r3, r2
 800b08e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	689b      	ldr	r3, [r3, #8]
 800b096:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800b09a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800b09e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a0:	681a      	ldr	r2, [r3, #0]
 800b0a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0a4:	430b      	orrs	r3, r1
 800b0a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b0a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ae:	f023 000f 	bic.w	r0, r3, #15
 800b0b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	ea40 0301 	orr.w	r3, r0, r1
 800b0be:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c2:	681a      	ldr	r2, [r3, #0]
 800b0c4:	4b53      	ldr	r3, [pc, #332]	@ (800b214 <UART_SetConfig+0x204>)
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d102      	bne.n	800b0d0 <UART_SetConfig+0xc0>
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0ce:	e066      	b.n	800b19e <UART_SetConfig+0x18e>
 800b0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d2:	681a      	ldr	r2, [r3, #0]
 800b0d4:	4b50      	ldr	r3, [pc, #320]	@ (800b218 <UART_SetConfig+0x208>)
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d102      	bne.n	800b0e0 <UART_SetConfig+0xd0>
 800b0da:	2302      	movs	r3, #2
 800b0dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0de:	e05e      	b.n	800b19e <UART_SetConfig+0x18e>
 800b0e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	4b4d      	ldr	r3, [pc, #308]	@ (800b21c <UART_SetConfig+0x20c>)
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	d102      	bne.n	800b0f0 <UART_SetConfig+0xe0>
 800b0ea:	2304      	movs	r3, #4
 800b0ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0ee:	e056      	b.n	800b19e <UART_SetConfig+0x18e>
 800b0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	4b4a      	ldr	r3, [pc, #296]	@ (800b220 <UART_SetConfig+0x210>)
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d102      	bne.n	800b100 <UART_SetConfig+0xf0>
 800b0fa:	2308      	movs	r3, #8
 800b0fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0fe:	e04e      	b.n	800b19e <UART_SetConfig+0x18e>
 800b100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	4b47      	ldr	r3, [pc, #284]	@ (800b224 <UART_SetConfig+0x214>)
 800b106:	429a      	cmp	r2, r3
 800b108:	d102      	bne.n	800b110 <UART_SetConfig+0x100>
 800b10a:	2310      	movs	r3, #16
 800b10c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b10e:	e046      	b.n	800b19e <UART_SetConfig+0x18e>
 800b110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	4b44      	ldr	r3, [pc, #272]	@ (800b228 <UART_SetConfig+0x218>)
 800b116:	429a      	cmp	r2, r3
 800b118:	d102      	bne.n	800b120 <UART_SetConfig+0x110>
 800b11a:	2320      	movs	r3, #32
 800b11c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b11e:	e03e      	b.n	800b19e <UART_SetConfig+0x18e>
 800b120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b122:	681a      	ldr	r2, [r3, #0]
 800b124:	4b41      	ldr	r3, [pc, #260]	@ (800b22c <UART_SetConfig+0x21c>)
 800b126:	429a      	cmp	r2, r3
 800b128:	d102      	bne.n	800b130 <UART_SetConfig+0x120>
 800b12a:	2340      	movs	r3, #64	@ 0x40
 800b12c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b12e:	e036      	b.n	800b19e <UART_SetConfig+0x18e>
 800b130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b132:	681a      	ldr	r2, [r3, #0]
 800b134:	4b3e      	ldr	r3, [pc, #248]	@ (800b230 <UART_SetConfig+0x220>)
 800b136:	429a      	cmp	r2, r3
 800b138:	d102      	bne.n	800b140 <UART_SetConfig+0x130>
 800b13a:	2380      	movs	r3, #128	@ 0x80
 800b13c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b13e:	e02e      	b.n	800b19e <UART_SetConfig+0x18e>
 800b140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b142:	681a      	ldr	r2, [r3, #0]
 800b144:	4b3b      	ldr	r3, [pc, #236]	@ (800b234 <UART_SetConfig+0x224>)
 800b146:	429a      	cmp	r2, r3
 800b148:	d103      	bne.n	800b152 <UART_SetConfig+0x142>
 800b14a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b14e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b150:	e025      	b.n	800b19e <UART_SetConfig+0x18e>
 800b152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b154:	681a      	ldr	r2, [r3, #0]
 800b156:	4b38      	ldr	r3, [pc, #224]	@ (800b238 <UART_SetConfig+0x228>)
 800b158:	429a      	cmp	r2, r3
 800b15a:	d103      	bne.n	800b164 <UART_SetConfig+0x154>
 800b15c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b160:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b162:	e01c      	b.n	800b19e <UART_SetConfig+0x18e>
 800b164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b166:	681a      	ldr	r2, [r3, #0]
 800b168:	4b34      	ldr	r3, [pc, #208]	@ (800b23c <UART_SetConfig+0x22c>)
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d103      	bne.n	800b176 <UART_SetConfig+0x166>
 800b16e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b172:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b174:	e013      	b.n	800b19e <UART_SetConfig+0x18e>
 800b176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	4b31      	ldr	r3, [pc, #196]	@ (800b240 <UART_SetConfig+0x230>)
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d103      	bne.n	800b188 <UART_SetConfig+0x178>
 800b180:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b184:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b186:	e00a      	b.n	800b19e <UART_SetConfig+0x18e>
 800b188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b18a:	681a      	ldr	r2, [r3, #0]
 800b18c:	4b1e      	ldr	r3, [pc, #120]	@ (800b208 <UART_SetConfig+0x1f8>)
 800b18e:	429a      	cmp	r2, r3
 800b190:	d103      	bne.n	800b19a <UART_SetConfig+0x18a>
 800b192:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b196:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b198:	e001      	b.n	800b19e <UART_SetConfig+0x18e>
 800b19a:	2300      	movs	r3, #0
 800b19c:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b19e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	4b19      	ldr	r3, [pc, #100]	@ (800b208 <UART_SetConfig+0x1f8>)
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	d005      	beq.n	800b1b4 <UART_SetConfig+0x1a4>
 800b1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1aa:	681a      	ldr	r2, [r3, #0]
 800b1ac:	4b18      	ldr	r3, [pc, #96]	@ (800b210 <UART_SetConfig+0x200>)
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	f040 8094 	bne.w	800b2dc <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b1b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	623b      	str	r3, [r7, #32]
 800b1ba:	627a      	str	r2, [r7, #36]	@ 0x24
 800b1bc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b1c0:	f7fb fde0 	bl	8006d84 <HAL_RCCEx_GetPeriphCLKFreq>
 800b1c4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b1c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f000 80f7 	beq.w	800b3bc <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1d2:	4a1c      	ldr	r2, [pc, #112]	@ (800b244 <UART_SetConfig+0x234>)
 800b1d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1d8:	461a      	mov	r2, r3
 800b1da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1e0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e4:	685a      	ldr	r2, [r3, #4]
 800b1e6:	4613      	mov	r3, r2
 800b1e8:	005b      	lsls	r3, r3, #1
 800b1ea:	4413      	add	r3, r2
 800b1ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d305      	bcc.n	800b1fe <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b1f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d924      	bls.n	800b248 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b204:	e069      	b.n	800b2da <UART_SetConfig+0x2ca>
 800b206:	bf00      	nop
 800b208:	44002400 	.word	0x44002400
 800b20c:	cfff69f3 	.word	0xcfff69f3
 800b210:	54002400 	.word	0x54002400
 800b214:	40013800 	.word	0x40013800
 800b218:	40004400 	.word	0x40004400
 800b21c:	40004800 	.word	0x40004800
 800b220:	40004c00 	.word	0x40004c00
 800b224:	40005000 	.word	0x40005000
 800b228:	40006400 	.word	0x40006400
 800b22c:	40007800 	.word	0x40007800
 800b230:	40007c00 	.word	0x40007c00
 800b234:	40008000 	.word	0x40008000
 800b238:	40006800 	.word	0x40006800
 800b23c:	40006c00 	.word	0x40006c00
 800b240:	40008400 	.word	0x40008400
 800b244:	0801106c 	.word	0x0801106c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b24a:	2200      	movs	r2, #0
 800b24c:	61bb      	str	r3, [r7, #24]
 800b24e:	61fa      	str	r2, [r7, #28]
 800b250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b254:	4a64      	ldr	r2, [pc, #400]	@ (800b3e8 <UART_SetConfig+0x3d8>)
 800b256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	2200      	movs	r2, #0
 800b25e:	613b      	str	r3, [r7, #16]
 800b260:	617a      	str	r2, [r7, #20]
 800b262:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b266:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b26a:	f7f5 fd1d 	bl	8000ca8 <__aeabi_uldivmod>
 800b26e:	4602      	mov	r2, r0
 800b270:	460b      	mov	r3, r1
 800b272:	4610      	mov	r0, r2
 800b274:	4619      	mov	r1, r3
 800b276:	f04f 0200 	mov.w	r2, #0
 800b27a:	f04f 0300 	mov.w	r3, #0
 800b27e:	020b      	lsls	r3, r1, #8
 800b280:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b284:	0202      	lsls	r2, r0, #8
 800b286:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b288:	6849      	ldr	r1, [r1, #4]
 800b28a:	0849      	lsrs	r1, r1, #1
 800b28c:	2000      	movs	r0, #0
 800b28e:	460c      	mov	r4, r1
 800b290:	4605      	mov	r5, r0
 800b292:	eb12 0804 	adds.w	r8, r2, r4
 800b296:	eb43 0905 	adc.w	r9, r3, r5
 800b29a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b29c:	685b      	ldr	r3, [r3, #4]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	60bb      	str	r3, [r7, #8]
 800b2a2:	60fa      	str	r2, [r7, #12]
 800b2a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b2a8:	4640      	mov	r0, r8
 800b2aa:	4649      	mov	r1, r9
 800b2ac:	f7f5 fcfc 	bl	8000ca8 <__aeabi_uldivmod>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b2b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b2be:	d308      	bcc.n	800b2d2 <UART_SetConfig+0x2c2>
 800b2c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2c6:	d204      	bcs.n	800b2d2 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800b2c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b2ce:	60da      	str	r2, [r3, #12]
 800b2d0:	e003      	b.n	800b2da <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b2d8:	e070      	b.n	800b3bc <UART_SetConfig+0x3ac>
 800b2da:	e06f      	b.n	800b3bc <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2de:	69db      	ldr	r3, [r3, #28]
 800b2e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b2e4:	d13c      	bne.n	800b360 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b2e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	603b      	str	r3, [r7, #0]
 800b2ec:	607a      	str	r2, [r7, #4]
 800b2ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2f2:	f7fb fd47 	bl	8006d84 <HAL_RCCEx_GetPeriphCLKFreq>
 800b2f6:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b2f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d05e      	beq.n	800b3bc <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b302:	4a39      	ldr	r2, [pc, #228]	@ (800b3e8 <UART_SetConfig+0x3d8>)
 800b304:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b308:	461a      	mov	r2, r3
 800b30a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b30c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b310:	005a      	lsls	r2, r3, #1
 800b312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	085b      	lsrs	r3, r3, #1
 800b318:	441a      	add	r2, r3
 800b31a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b322:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b326:	2b0f      	cmp	r3, #15
 800b328:	d916      	bls.n	800b358 <UART_SetConfig+0x348>
 800b32a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b32c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b330:	d212      	bcs.n	800b358 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b334:	b29b      	uxth	r3, r3
 800b336:	f023 030f 	bic.w	r3, r3, #15
 800b33a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b33c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b33e:	085b      	lsrs	r3, r3, #1
 800b340:	b29b      	uxth	r3, r3
 800b342:	f003 0307 	and.w	r3, r3, #7
 800b346:	b29a      	uxth	r2, r3
 800b348:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b34a:	4313      	orrs	r3, r2
 800b34c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b34e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b354:	60da      	str	r2, [r3, #12]
 800b356:	e031      	b.n	800b3bc <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b358:	2301      	movs	r3, #1
 800b35a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b35e:	e02d      	b.n	800b3bc <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b362:	2200      	movs	r2, #0
 800b364:	469a      	mov	sl, r3
 800b366:	4693      	mov	fp, r2
 800b368:	4650      	mov	r0, sl
 800b36a:	4659      	mov	r1, fp
 800b36c:	f7fb fd0a 	bl	8006d84 <HAL_RCCEx_GetPeriphCLKFreq>
 800b370:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b374:	2b00      	cmp	r3, #0
 800b376:	d021      	beq.n	800b3bc <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b37a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b37c:	4a1a      	ldr	r2, [pc, #104]	@ (800b3e8 <UART_SetConfig+0x3d8>)
 800b37e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b382:	461a      	mov	r2, r3
 800b384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b386:	fbb3 f2f2 	udiv	r2, r3, r2
 800b38a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	085b      	lsrs	r3, r3, #1
 800b390:	441a      	add	r2, r3
 800b392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	fbb2 f3f3 	udiv	r3, r2, r3
 800b39a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b39c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b39e:	2b0f      	cmp	r3, #15
 800b3a0:	d909      	bls.n	800b3b6 <UART_SetConfig+0x3a6>
 800b3a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3a8:	d205      	bcs.n	800b3b6 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b3aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3ac:	b29a      	uxth	r2, r3
 800b3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	60da      	str	r2, [r3, #12]
 800b3b4:	e002      	b.n	800b3bc <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3be:	2201      	movs	r2, #1
 800b3c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b3d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b3d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	3750      	adds	r7, #80	@ 0x50
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b3e6:	bf00      	nop
 800b3e8:	0801106c 	.word	0x0801106c

0800b3ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b083      	sub	sp, #12
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3f8:	f003 0308 	and.w	r3, r3, #8
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d00a      	beq.n	800b416 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	430a      	orrs	r2, r1
 800b414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b41a:	f003 0301 	and.w	r3, r3, #1
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d00a      	beq.n	800b438 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	430a      	orrs	r2, r1
 800b436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b43c:	f003 0302 	and.w	r3, r3, #2
 800b440:	2b00      	cmp	r3, #0
 800b442:	d00a      	beq.n	800b45a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	430a      	orrs	r2, r1
 800b458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b45e:	f003 0304 	and.w	r3, r3, #4
 800b462:	2b00      	cmp	r3, #0
 800b464:	d00a      	beq.n	800b47c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	685b      	ldr	r3, [r3, #4]
 800b46c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	430a      	orrs	r2, r1
 800b47a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b480:	f003 0310 	and.w	r3, r3, #16
 800b484:	2b00      	cmp	r3, #0
 800b486:	d00a      	beq.n	800b49e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	430a      	orrs	r2, r1
 800b49c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a2:	f003 0320 	and.w	r3, r3, #32
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d00a      	beq.n	800b4c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	430a      	orrs	r2, r1
 800b4be:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d01a      	beq.n	800b502 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	430a      	orrs	r2, r1
 800b4e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4ea:	d10a      	bne.n	800b502 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	430a      	orrs	r2, r1
 800b500:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d00a      	beq.n	800b524 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	430a      	orrs	r2, r1
 800b522:	605a      	str	r2, [r3, #4]
  }
}
 800b524:	bf00      	nop
 800b526:	370c      	adds	r7, #12
 800b528:	46bd      	mov	sp, r7
 800b52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52e:	4770      	bx	lr

0800b530 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b098      	sub	sp, #96	@ 0x60
 800b534:	af02      	add	r7, sp, #8
 800b536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b540:	f7f6 fda4 	bl	800208c <HAL_GetTick>
 800b544:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f003 0308 	and.w	r3, r3, #8
 800b550:	2b08      	cmp	r3, #8
 800b552:	d12f      	bne.n	800b5b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b554:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b558:	9300      	str	r3, [sp, #0]
 800b55a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b55c:	2200      	movs	r2, #0
 800b55e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 f88e 	bl	800b684 <UART_WaitOnFlagUntilTimeout>
 800b568:	4603      	mov	r3, r0
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d022      	beq.n	800b5b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b576:	e853 3f00 	ldrex	r3, [r3]
 800b57a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b57c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b57e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b582:	653b      	str	r3, [r7, #80]	@ 0x50
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	461a      	mov	r2, r3
 800b58a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b58c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b58e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b590:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b592:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b594:	e841 2300 	strex	r3, r2, [r1]
 800b598:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b59a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d1e6      	bne.n	800b56e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2220      	movs	r2, #32
 800b5a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b5b0:	2303      	movs	r3, #3
 800b5b2:	e063      	b.n	800b67c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f003 0304 	and.w	r3, r3, #4
 800b5be:	2b04      	cmp	r3, #4
 800b5c0:	d149      	bne.n	800b656 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5c6:	9300      	str	r3, [sp, #0]
 800b5c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 f857 	bl	800b684 <UART_WaitOnFlagUntilTimeout>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d03c      	beq.n	800b656 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e4:	e853 3f00 	ldrex	r3, [r3]
 800b5e8:	623b      	str	r3, [r7, #32]
   return(result);
 800b5ea:	6a3b      	ldr	r3, [r7, #32]
 800b5ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5fa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b600:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b602:	e841 2300 	strex	r3, r2, [r1]
 800b606:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1e6      	bne.n	800b5dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	3308      	adds	r3, #8
 800b614:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b616:	693b      	ldr	r3, [r7, #16]
 800b618:	e853 3f00 	ldrex	r3, [r3]
 800b61c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	f023 0301 	bic.w	r3, r3, #1
 800b624:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	3308      	adds	r3, #8
 800b62c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b62e:	61fa      	str	r2, [r7, #28]
 800b630:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b632:	69b9      	ldr	r1, [r7, #24]
 800b634:	69fa      	ldr	r2, [r7, #28]
 800b636:	e841 2300 	strex	r3, r2, [r1]
 800b63a:	617b      	str	r3, [r7, #20]
   return(result);
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d1e5      	bne.n	800b60e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2220      	movs	r2, #32
 800b646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2200      	movs	r2, #0
 800b64e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b652:	2303      	movs	r3, #3
 800b654:	e012      	b.n	800b67c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2220      	movs	r2, #32
 800b65a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2220      	movs	r2, #32
 800b662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2200      	movs	r2, #0
 800b66a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	2200      	movs	r2, #0
 800b676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b67a:	2300      	movs	r3, #0
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3758      	adds	r7, #88	@ 0x58
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	60f8      	str	r0, [r7, #12]
 800b68c:	60b9      	str	r1, [r7, #8]
 800b68e:	603b      	str	r3, [r7, #0]
 800b690:	4613      	mov	r3, r2
 800b692:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b694:	e04f      	b.n	800b736 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b696:	69bb      	ldr	r3, [r7, #24]
 800b698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b69c:	d04b      	beq.n	800b736 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b69e:	f7f6 fcf5 	bl	800208c <HAL_GetTick>
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	1ad3      	subs	r3, r2, r3
 800b6a8:	69ba      	ldr	r2, [r7, #24]
 800b6aa:	429a      	cmp	r2, r3
 800b6ac:	d302      	bcc.n	800b6b4 <UART_WaitOnFlagUntilTimeout+0x30>
 800b6ae:	69bb      	ldr	r3, [r7, #24]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d101      	bne.n	800b6b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b6b4:	2303      	movs	r3, #3
 800b6b6:	e04e      	b.n	800b756 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f003 0304 	and.w	r3, r3, #4
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d037      	beq.n	800b736 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	2b80      	cmp	r3, #128	@ 0x80
 800b6ca:	d034      	beq.n	800b736 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	2b40      	cmp	r3, #64	@ 0x40
 800b6d0:	d031      	beq.n	800b736 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	69db      	ldr	r3, [r3, #28]
 800b6d8:	f003 0308 	and.w	r3, r3, #8
 800b6dc:	2b08      	cmp	r3, #8
 800b6de:	d110      	bne.n	800b702 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	2208      	movs	r2, #8
 800b6e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f000 f95b 	bl	800b9a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2208      	movs	r2, #8
 800b6f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b6fe:	2301      	movs	r3, #1
 800b700:	e029      	b.n	800b756 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	69db      	ldr	r3, [r3, #28]
 800b708:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b70c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b710:	d111      	bne.n	800b736 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b71a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b71c:	68f8      	ldr	r0, [r7, #12]
 800b71e:	f000 f941 	bl	800b9a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	2220      	movs	r2, #32
 800b726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	2200      	movs	r2, #0
 800b72e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b732:	2303      	movs	r3, #3
 800b734:	e00f      	b.n	800b756 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	69da      	ldr	r2, [r3, #28]
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	4013      	ands	r3, r2
 800b740:	68ba      	ldr	r2, [r7, #8]
 800b742:	429a      	cmp	r2, r3
 800b744:	bf0c      	ite	eq
 800b746:	2301      	moveq	r3, #1
 800b748:	2300      	movne	r3, #0
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	461a      	mov	r2, r3
 800b74e:	79fb      	ldrb	r3, [r7, #7]
 800b750:	429a      	cmp	r2, r3
 800b752:	d0a0      	beq.n	800b696 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b754:	2300      	movs	r3, #0
}
 800b756:	4618      	mov	r0, r3
 800b758:	3710      	adds	r7, #16
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}
	...

0800b760 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b760:	b480      	push	{r7}
 800b762:	b0a3      	sub	sp, #140	@ 0x8c
 800b764:	af00      	add	r7, sp, #0
 800b766:	60f8      	str	r0, [r7, #12]
 800b768:	60b9      	str	r1, [r7, #8]
 800b76a:	4613      	mov	r3, r2
 800b76c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	68ba      	ldr	r2, [r7, #8]
 800b772:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	88fa      	ldrh	r2, [r7, #6]
 800b778:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	88fa      	ldrh	r2, [r7, #6]
 800b780:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2200      	movs	r2, #0
 800b788:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	689b      	ldr	r3, [r3, #8]
 800b78e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b792:	d10e      	bne.n	800b7b2 <UART_Start_Receive_IT+0x52>
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	691b      	ldr	r3, [r3, #16]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d105      	bne.n	800b7a8 <UART_Start_Receive_IT+0x48>
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b7a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7a6:	e02d      	b.n	800b804 <UART_Start_Receive_IT+0xa4>
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	22ff      	movs	r2, #255	@ 0xff
 800b7ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7b0:	e028      	b.n	800b804 <UART_Start_Receive_IT+0xa4>
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	689b      	ldr	r3, [r3, #8]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d10d      	bne.n	800b7d6 <UART_Start_Receive_IT+0x76>
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	691b      	ldr	r3, [r3, #16]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d104      	bne.n	800b7cc <UART_Start_Receive_IT+0x6c>
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	22ff      	movs	r2, #255	@ 0xff
 800b7c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7ca:	e01b      	b.n	800b804 <UART_Start_Receive_IT+0xa4>
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	227f      	movs	r2, #127	@ 0x7f
 800b7d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7d4:	e016      	b.n	800b804 <UART_Start_Receive_IT+0xa4>
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7de:	d10d      	bne.n	800b7fc <UART_Start_Receive_IT+0x9c>
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	691b      	ldr	r3, [r3, #16]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d104      	bne.n	800b7f2 <UART_Start_Receive_IT+0x92>
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	227f      	movs	r2, #127	@ 0x7f
 800b7ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7f0:	e008      	b.n	800b804 <UART_Start_Receive_IT+0xa4>
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	223f      	movs	r2, #63	@ 0x3f
 800b7f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7fa:	e003      	b.n	800b804 <UART_Start_Receive_IT+0xa4>
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	2200      	movs	r2, #0
 800b800:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	2200      	movs	r2, #0
 800b808:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2222      	movs	r2, #34	@ 0x22
 800b810:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	3308      	adds	r3, #8
 800b81a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b81c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b81e:	e853 3f00 	ldrex	r3, [r3]
 800b822:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b824:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b826:	f043 0301 	orr.w	r3, r3, #1
 800b82a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	3308      	adds	r3, #8
 800b834:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b838:	673a      	str	r2, [r7, #112]	@ 0x70
 800b83a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b83c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b83e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b840:	e841 2300 	strex	r3, r2, [r1]
 800b844:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b846:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d1e3      	bne.n	800b814 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b854:	d14f      	bne.n	800b8f6 <UART_Start_Receive_IT+0x196>
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b85c:	88fa      	ldrh	r2, [r7, #6]
 800b85e:	429a      	cmp	r2, r3
 800b860:	d349      	bcc.n	800b8f6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	689b      	ldr	r3, [r3, #8]
 800b866:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b86a:	d107      	bne.n	800b87c <UART_Start_Receive_IT+0x11c>
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	691b      	ldr	r3, [r3, #16]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d103      	bne.n	800b87c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	4a47      	ldr	r2, [pc, #284]	@ (800b994 <UART_Start_Receive_IT+0x234>)
 800b878:	675a      	str	r2, [r3, #116]	@ 0x74
 800b87a:	e002      	b.n	800b882 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	4a46      	ldr	r2, [pc, #280]	@ (800b998 <UART_Start_Receive_IT+0x238>)
 800b880:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	691b      	ldr	r3, [r3, #16]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d01a      	beq.n	800b8c0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b890:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b892:	e853 3f00 	ldrex	r3, [r3]
 800b896:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b89a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b89e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	461a      	mov	r2, r3
 800b8a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b8ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b8ae:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b8b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b8b4:	e841 2300 	strex	r3, r2, [r1]
 800b8b8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b8ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d1e4      	bne.n	800b88a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	3308      	adds	r3, #8
 800b8c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ca:	e853 3f00 	ldrex	r3, [r3]
 800b8ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	3308      	adds	r3, #8
 800b8de:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b8e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b8e2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b8e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8e8:	e841 2300 	strex	r3, r2, [r1]
 800b8ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b8ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d1e5      	bne.n	800b8c0 <UART_Start_Receive_IT+0x160>
 800b8f4:	e046      	b.n	800b984 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8fe:	d107      	bne.n	800b910 <UART_Start_Receive_IT+0x1b0>
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	691b      	ldr	r3, [r3, #16]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d103      	bne.n	800b910 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	4a24      	ldr	r2, [pc, #144]	@ (800b99c <UART_Start_Receive_IT+0x23c>)
 800b90c:	675a      	str	r2, [r3, #116]	@ 0x74
 800b90e:	e002      	b.n	800b916 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	4a23      	ldr	r2, [pc, #140]	@ (800b9a0 <UART_Start_Receive_IT+0x240>)
 800b914:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	691b      	ldr	r3, [r3, #16]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d019      	beq.n	800b952 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b926:	e853 3f00 	ldrex	r3, [r3]
 800b92a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b92e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b932:	677b      	str	r3, [r7, #116]	@ 0x74
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	461a      	mov	r2, r3
 800b93a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b93c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b93e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b940:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b942:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b944:	e841 2300 	strex	r3, r2, [r1]
 800b948:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b94a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d1e6      	bne.n	800b91e <UART_Start_Receive_IT+0x1be>
 800b950:	e018      	b.n	800b984 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	e853 3f00 	ldrex	r3, [r3]
 800b95e:	613b      	str	r3, [r7, #16]
   return(result);
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	f043 0320 	orr.w	r3, r3, #32
 800b966:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	461a      	mov	r2, r3
 800b96e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b970:	623b      	str	r3, [r7, #32]
 800b972:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b974:	69f9      	ldr	r1, [r7, #28]
 800b976:	6a3a      	ldr	r2, [r7, #32]
 800b978:	e841 2300 	strex	r3, r2, [r1]
 800b97c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b97e:	69bb      	ldr	r3, [r7, #24]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d1e6      	bne.n	800b952 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	378c      	adds	r7, #140	@ 0x8c
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr
 800b992:	bf00      	nop
 800b994:	0800c1e5 	.word	0x0800c1e5
 800b998:	0800be75 	.word	0x0800be75
 800b99c:	0800bcb1 	.word	0x0800bcb1
 800b9a0:	0800baed 	.word	0x0800baed

0800b9a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b095      	sub	sp, #84	@ 0x54
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9b4:	e853 3f00 	ldrex	r3, [r3]
 800b9b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b9c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	461a      	mov	r2, r3
 800b9c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800b9cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b9d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b9d2:	e841 2300 	strex	r3, r2, [r1]
 800b9d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1e6      	bne.n	800b9ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	3308      	adds	r3, #8
 800b9e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9e6:	6a3b      	ldr	r3, [r7, #32]
 800b9e8:	e853 3f00 	ldrex	r3, [r3]
 800b9ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9ee:	69fb      	ldr	r3, [r7, #28]
 800b9f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9f4:	f023 0301 	bic.w	r3, r3, #1
 800b9f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	3308      	adds	r3, #8
 800ba00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ba02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ba04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba0a:	e841 2300 	strex	r3, r2, [r1]
 800ba0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d1e3      	bne.n	800b9de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d118      	bne.n	800ba50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	e853 3f00 	ldrex	r3, [r3]
 800ba2a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	f023 0310 	bic.w	r3, r3, #16
 800ba32:	647b      	str	r3, [r7, #68]	@ 0x44
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	461a      	mov	r2, r3
 800ba3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba3c:	61bb      	str	r3, [r7, #24]
 800ba3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba40:	6979      	ldr	r1, [r7, #20]
 800ba42:	69ba      	ldr	r2, [r7, #24]
 800ba44:	e841 2300 	strex	r3, r2, [r1]
 800ba48:	613b      	str	r3, [r7, #16]
   return(result);
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d1e6      	bne.n	800ba1e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2220      	movs	r2, #32
 800ba54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2200      	movs	r2, #0
 800ba62:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ba64:	bf00      	nop
 800ba66:	3754      	adds	r7, #84	@ 0x54
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr

0800ba70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b084      	sub	sp, #16
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	2200      	movs	r2, #0
 800ba82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ba86:	68f8      	ldr	r0, [r7, #12]
 800ba88:	f7ff fab8 	bl	800affc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba8c:	bf00      	nop
 800ba8e:	3710      	adds	r7, #16
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b088      	sub	sp, #32
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	e853 3f00 	ldrex	r3, [r3]
 800baa8:	60bb      	str	r3, [r7, #8]
   return(result);
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bab0:	61fb      	str	r3, [r7, #28]
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	461a      	mov	r2, r3
 800bab8:	69fb      	ldr	r3, [r7, #28]
 800baba:	61bb      	str	r3, [r7, #24]
 800babc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800babe:	6979      	ldr	r1, [r7, #20]
 800bac0:	69ba      	ldr	r2, [r7, #24]
 800bac2:	e841 2300 	strex	r3, r2, [r1]
 800bac6:	613b      	str	r3, [r7, #16]
   return(result);
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d1e6      	bne.n	800ba9c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2220      	movs	r2, #32
 800bad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2200      	movs	r2, #0
 800bada:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f7ff fa79 	bl	800afd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bae2:	bf00      	nop
 800bae4:	3720      	adds	r7, #32
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}
	...

0800baec <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b09c      	sub	sp, #112	@ 0x70
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bafa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb04:	2b22      	cmp	r3, #34	@ 0x22
 800bb06:	f040 80c3 	bne.w	800bc90 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb10:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bb14:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bb18:	b2d9      	uxtb	r1, r3
 800bb1a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bb1e:	b2da      	uxtb	r2, r3
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb24:	400a      	ands	r2, r1
 800bb26:	b2d2      	uxtb	r2, r2
 800bb28:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb2e:	1c5a      	adds	r2, r3, #1
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	3b01      	subs	r3, #1
 800bb3e:	b29a      	uxth	r2, r3
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	f040 80a6 	bne.w	800bca0 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb5c:	e853 3f00 	ldrex	r3, [r3]
 800bb60:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bb62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bb68:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	461a      	mov	r2, r3
 800bb70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bb72:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb74:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb76:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bb78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb7a:	e841 2300 	strex	r3, r2, [r1]
 800bb7e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bb80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d1e6      	bne.n	800bb54 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	3308      	adds	r3, #8
 800bb8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb90:	e853 3f00 	ldrex	r3, [r3]
 800bb94:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bb96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb98:	f023 0301 	bic.w	r3, r3, #1
 800bb9c:	667b      	str	r3, [r7, #100]	@ 0x64
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	3308      	adds	r3, #8
 800bba4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bba6:	647a      	str	r2, [r7, #68]	@ 0x44
 800bba8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbaa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bbac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bbae:	e841 2300 	strex	r3, r2, [r1]
 800bbb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bbb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d1e5      	bne.n	800bb86 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2220      	movs	r2, #32
 800bbbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	4a35      	ldr	r2, [pc, #212]	@ (800bca8 <UART_RxISR_8BIT+0x1bc>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d024      	beq.n	800bc22 <UART_RxISR_8BIT+0x136>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	4a33      	ldr	r2, [pc, #204]	@ (800bcac <UART_RxISR_8BIT+0x1c0>)
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	d01f      	beq.n	800bc22 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	685b      	ldr	r3, [r3, #4]
 800bbe8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d018      	beq.n	800bc22 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf8:	e853 3f00 	ldrex	r3, [r3]
 800bbfc:	623b      	str	r3, [r7, #32]
   return(result);
 800bbfe:	6a3b      	ldr	r3, [r7, #32]
 800bc00:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bc04:	663b      	str	r3, [r7, #96]	@ 0x60
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc0e:	633b      	str	r3, [r7, #48]	@ 0x30
 800bc10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc16:	e841 2300 	strex	r3, r2, [r1]
 800bc1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d1e6      	bne.n	800bbf0 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d12e      	bne.n	800bc88 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc36:	693b      	ldr	r3, [r7, #16]
 800bc38:	e853 3f00 	ldrex	r3, [r3]
 800bc3c:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	f023 0310 	bic.w	r3, r3, #16
 800bc44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc4e:	61fb      	str	r3, [r7, #28]
 800bc50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc52:	69b9      	ldr	r1, [r7, #24]
 800bc54:	69fa      	ldr	r2, [r7, #28]
 800bc56:	e841 2300 	strex	r3, r2, [r1]
 800bc5a:	617b      	str	r3, [r7, #20]
   return(result);
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d1e6      	bne.n	800bc30 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	69db      	ldr	r3, [r3, #28]
 800bc68:	f003 0310 	and.w	r3, r3, #16
 800bc6c:	2b10      	cmp	r3, #16
 800bc6e:	d103      	bne.n	800bc78 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2210      	movs	r2, #16
 800bc76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bc7e:	4619      	mov	r1, r3
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f7f5 fc27 	bl	80014d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bc86:	e00b      	b.n	800bca0 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f7ff f9ad 	bl	800afe8 <HAL_UART_RxCpltCallback>
}
 800bc8e:	e007      	b.n	800bca0 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	699a      	ldr	r2, [r3, #24]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f042 0208 	orr.w	r2, r2, #8
 800bc9e:	619a      	str	r2, [r3, #24]
}
 800bca0:	bf00      	nop
 800bca2:	3770      	adds	r7, #112	@ 0x70
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	44002400 	.word	0x44002400
 800bcac:	54002400 	.word	0x54002400

0800bcb0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b09c      	sub	sp, #112	@ 0x70
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bcbe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bcc8:	2b22      	cmp	r3, #34	@ 0x22
 800bcca:	f040 80c3 	bne.w	800be54 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcd4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcdc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bcde:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800bce2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bce6:	4013      	ands	r3, r2
 800bce8:	b29a      	uxth	r2, r3
 800bcea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcf2:	1c9a      	adds	r2, r3, #2
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bcfe:	b29b      	uxth	r3, r3
 800bd00:	3b01      	subs	r3, #1
 800bd02:	b29a      	uxth	r2, r3
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd10:	b29b      	uxth	r3, r3
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f040 80a6 	bne.w	800be64 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd20:	e853 3f00 	ldrex	r3, [r3]
 800bd24:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bd26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd2c:	667b      	str	r3, [r7, #100]	@ 0x64
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	461a      	mov	r2, r3
 800bd34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd36:	657b      	str	r3, [r7, #84]	@ 0x54
 800bd38:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bd3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bd3e:	e841 2300 	strex	r3, r2, [r1]
 800bd42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bd44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d1e6      	bne.n	800bd18 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	3308      	adds	r3, #8
 800bd50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd54:	e853 3f00 	ldrex	r3, [r3]
 800bd58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bd5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd5c:	f023 0301 	bic.w	r3, r3, #1
 800bd60:	663b      	str	r3, [r7, #96]	@ 0x60
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	3308      	adds	r3, #8
 800bd68:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bd6a:	643a      	str	r2, [r7, #64]	@ 0x40
 800bd6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bd70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd72:	e841 2300 	strex	r3, r2, [r1]
 800bd76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d1e5      	bne.n	800bd4a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2220      	movs	r2, #32
 800bd82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2200      	movs	r2, #0
 800bd8a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	4a35      	ldr	r2, [pc, #212]	@ (800be6c <UART_RxISR_16BIT+0x1bc>)
 800bd98:	4293      	cmp	r3, r2
 800bd9a:	d024      	beq.n	800bde6 <UART_RxISR_16BIT+0x136>
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	4a33      	ldr	r2, [pc, #204]	@ (800be70 <UART_RxISR_16BIT+0x1c0>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d01f      	beq.n	800bde6 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	685b      	ldr	r3, [r3, #4]
 800bdac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d018      	beq.n	800bde6 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdba:	6a3b      	ldr	r3, [r7, #32]
 800bdbc:	e853 3f00 	ldrex	r3, [r3]
 800bdc0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bdc2:	69fb      	ldr	r3, [r7, #28]
 800bdc4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bdc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	461a      	mov	r2, r3
 800bdd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bdd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bdd4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdda:	e841 2300 	strex	r3, r2, [r1]
 800bdde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bde0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d1e6      	bne.n	800bdb4 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bdea:	2b01      	cmp	r3, #1
 800bdec:	d12e      	bne.n	800be4c <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	e853 3f00 	ldrex	r3, [r3]
 800be00:	60bb      	str	r3, [r7, #8]
   return(result);
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	f023 0310 	bic.w	r3, r3, #16
 800be08:	65bb      	str	r3, [r7, #88]	@ 0x58
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	461a      	mov	r2, r3
 800be10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be12:	61bb      	str	r3, [r7, #24]
 800be14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be16:	6979      	ldr	r1, [r7, #20]
 800be18:	69ba      	ldr	r2, [r7, #24]
 800be1a:	e841 2300 	strex	r3, r2, [r1]
 800be1e:	613b      	str	r3, [r7, #16]
   return(result);
 800be20:	693b      	ldr	r3, [r7, #16]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d1e6      	bne.n	800bdf4 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	69db      	ldr	r3, [r3, #28]
 800be2c:	f003 0310 	and.w	r3, r3, #16
 800be30:	2b10      	cmp	r3, #16
 800be32:	d103      	bne.n	800be3c <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	2210      	movs	r2, #16
 800be3a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be42:	4619      	mov	r1, r3
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f7f5 fb45 	bl	80014d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800be4a:	e00b      	b.n	800be64 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f7ff f8cb 	bl	800afe8 <HAL_UART_RxCpltCallback>
}
 800be52:	e007      	b.n	800be64 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	699a      	ldr	r2, [r3, #24]
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f042 0208 	orr.w	r2, r2, #8
 800be62:	619a      	str	r2, [r3, #24]
}
 800be64:	bf00      	nop
 800be66:	3770      	adds	r7, #112	@ 0x70
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd80      	pop	{r7, pc}
 800be6c:	44002400 	.word	0x44002400
 800be70:	54002400 	.word	0x54002400

0800be74 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b0ac      	sub	sp, #176	@ 0xb0
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800be82:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	69db      	ldr	r3, [r3, #28]
 800be8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	689b      	ldr	r3, [r3, #8]
 800bea0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800beaa:	2b22      	cmp	r3, #34	@ 0x22
 800beac:	f040 8188 	bne.w	800c1c0 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800beb6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800beba:	e12b      	b.n	800c114 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bec2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bec6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800beca:	b2d9      	uxtb	r1, r3
 800becc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800bed0:	b2da      	uxtb	r2, r3
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bed6:	400a      	ands	r2, r1
 800bed8:	b2d2      	uxtb	r2, r2
 800beda:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bee0:	1c5a      	adds	r2, r3, #1
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800beec:	b29b      	uxth	r3, r3
 800beee:	3b01      	subs	r3, #1
 800bef0:	b29a      	uxth	r2, r3
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	69db      	ldr	r3, [r3, #28]
 800befe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bf02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf06:	f003 0307 	and.w	r3, r3, #7
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d053      	beq.n	800bfb6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bf0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf12:	f003 0301 	and.w	r3, r3, #1
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d011      	beq.n	800bf3e <UART_RxISR_8BIT_FIFOEN+0xca>
 800bf1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bf1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d00b      	beq.n	800bf3e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf34:	f043 0201 	orr.w	r2, r3, #1
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf42:	f003 0302 	and.w	r3, r3, #2
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d011      	beq.n	800bf6e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800bf4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf4e:	f003 0301 	and.w	r3, r3, #1
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d00b      	beq.n	800bf6e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	2202      	movs	r2, #2
 800bf5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf64:	f043 0204 	orr.w	r2, r3, #4
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf72:	f003 0304 	and.w	r3, r3, #4
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d011      	beq.n	800bf9e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800bf7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf7e:	f003 0301 	and.w	r3, r3, #1
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d00b      	beq.n	800bf9e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	2204      	movs	r2, #4
 800bf8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf94:	f043 0202 	orr.w	r2, r3, #2
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d006      	beq.n	800bfb6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f7ff f827 	bl	800affc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	f040 80a8 	bne.w	800c114 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bfcc:	e853 3f00 	ldrex	r3, [r3]
 800bfd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800bfd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bfe6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bfe8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfea:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800bfec:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bfee:	e841 2300 	strex	r3, r2, [r1]
 800bff2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800bff4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d1e4      	bne.n	800bfc4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	3308      	adds	r3, #8
 800c000:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c002:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c004:	e853 3f00 	ldrex	r3, [r3]
 800c008:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c00a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c00c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c010:	f023 0301 	bic.w	r3, r3, #1
 800c014:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	3308      	adds	r3, #8
 800c01e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c022:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c024:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c026:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c028:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c02a:	e841 2300 	strex	r3, r2, [r1]
 800c02e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c030:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c032:	2b00      	cmp	r3, #0
 800c034:	d1e1      	bne.n	800bffa <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2220      	movs	r2, #32
 800c03a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2200      	movs	r2, #0
 800c042:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2200      	movs	r2, #0
 800c048:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4a62      	ldr	r2, [pc, #392]	@ (800c1d8 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d026      	beq.n	800c0a2 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	4a60      	ldr	r2, [pc, #384]	@ (800c1dc <UART_RxISR_8BIT_FIFOEN+0x368>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d021      	beq.n	800c0a2 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	685b      	ldr	r3, [r3, #4]
 800c064:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d01a      	beq.n	800c0a2 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c072:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c074:	e853 3f00 	ldrex	r3, [r3]
 800c078:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c07a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c07c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c080:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	461a      	mov	r2, r3
 800c08a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c08e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c090:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c092:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c094:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c096:	e841 2300 	strex	r3, r2, [r1]
 800c09a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c09c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d1e4      	bne.n	800c06c <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0a6:	2b01      	cmp	r3, #1
 800c0a8:	d130      	bne.n	800c10c <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0b8:	e853 3f00 	ldrex	r3, [r3]
 800c0bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0c0:	f023 0310 	bic.w	r3, r3, #16
 800c0c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	461a      	mov	r2, r3
 800c0ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c0d2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c0d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0da:	e841 2300 	strex	r3, r2, [r1]
 800c0de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d1e4      	bne.n	800c0b0 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	69db      	ldr	r3, [r3, #28]
 800c0ec:	f003 0310 	and.w	r3, r3, #16
 800c0f0:	2b10      	cmp	r3, #16
 800c0f2:	d103      	bne.n	800c0fc <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	2210      	movs	r2, #16
 800c0fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c102:	4619      	mov	r1, r3
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f7f5 f9e5 	bl	80014d4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c10a:	e00e      	b.n	800c12a <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800c10c:	6878      	ldr	r0, [r7, #4]
 800c10e:	f7fe ff6b 	bl	800afe8 <HAL_UART_RxCpltCallback>
        break;
 800c112:	e00a      	b.n	800c12a <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c114:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d006      	beq.n	800c12a <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800c11c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c120:	f003 0320 	and.w	r3, r3, #32
 800c124:	2b00      	cmp	r3, #0
 800c126:	f47f aec9 	bne.w	800bebc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c130:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c134:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d049      	beq.n	800c1d0 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c142:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c146:	429a      	cmp	r2, r3
 800c148:	d242      	bcs.n	800c1d0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	3308      	adds	r3, #8
 800c150:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c152:	6a3b      	ldr	r3, [r7, #32]
 800c154:	e853 3f00 	ldrex	r3, [r3]
 800c158:	61fb      	str	r3, [r7, #28]
   return(result);
 800c15a:	69fb      	ldr	r3, [r7, #28]
 800c15c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c160:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	3308      	adds	r3, #8
 800c16a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c16e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c170:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c172:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c174:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c176:	e841 2300 	strex	r3, r2, [r1]
 800c17a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c17c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d1e3      	bne.n	800c14a <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	4a16      	ldr	r2, [pc, #88]	@ (800c1e0 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800c186:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	e853 3f00 	ldrex	r3, [r3]
 800c194:	60bb      	str	r3, [r7, #8]
   return(result);
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	f043 0320 	orr.w	r3, r3, #32
 800c19c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	461a      	mov	r2, r3
 800c1a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c1aa:	61bb      	str	r3, [r7, #24]
 800c1ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ae:	6979      	ldr	r1, [r7, #20]
 800c1b0:	69ba      	ldr	r2, [r7, #24]
 800c1b2:	e841 2300 	strex	r3, r2, [r1]
 800c1b6:	613b      	str	r3, [r7, #16]
   return(result);
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d1e4      	bne.n	800c188 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c1be:	e007      	b.n	800c1d0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	699a      	ldr	r2, [r3, #24]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f042 0208 	orr.w	r2, r2, #8
 800c1ce:	619a      	str	r2, [r3, #24]
}
 800c1d0:	bf00      	nop
 800c1d2:	37b0      	adds	r7, #176	@ 0xb0
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bd80      	pop	{r7, pc}
 800c1d8:	44002400 	.word	0x44002400
 800c1dc:	54002400 	.word	0x54002400
 800c1e0:	0800baed 	.word	0x0800baed

0800c1e4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b0ae      	sub	sp, #184	@ 0xb8
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c1f2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	69db      	ldr	r3, [r3, #28]
 800c1fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	689b      	ldr	r3, [r3, #8]
 800c210:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c21a:	2b22      	cmp	r3, #34	@ 0x22
 800c21c:	f040 818c 	bne.w	800c538 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c226:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c22a:	e12f      	b.n	800c48c <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c232:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c23a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c23e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c242:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c246:	4013      	ands	r3, r2
 800c248:	b29a      	uxth	r2, r3
 800c24a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c24e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c254:	1c9a      	adds	r2, r3, #2
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c260:	b29b      	uxth	r3, r3
 800c262:	3b01      	subs	r3, #1
 800c264:	b29a      	uxth	r2, r3
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	69db      	ldr	r3, [r3, #28]
 800c272:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c276:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c27a:	f003 0307 	and.w	r3, r3, #7
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d053      	beq.n	800c32a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c282:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c286:	f003 0301 	and.w	r3, r3, #1
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d011      	beq.n	800c2b2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800c28e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c296:	2b00      	cmp	r3, #0
 800c298:	d00b      	beq.n	800c2b2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	2201      	movs	r2, #1
 800c2a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2a8:	f043 0201 	orr.w	r2, r3, #1
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c2b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c2b6:	f003 0302 	and.w	r3, r3, #2
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d011      	beq.n	800c2e2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c2be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c2c2:	f003 0301 	and.w	r3, r3, #1
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d00b      	beq.n	800c2e2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	2202      	movs	r2, #2
 800c2d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2d8:	f043 0204 	orr.w	r2, r3, #4
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c2e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c2e6:	f003 0304 	and.w	r3, r3, #4
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d011      	beq.n	800c312 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c2ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c2f2:	f003 0301 	and.w	r3, r3, #1
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d00b      	beq.n	800c312 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	2204      	movs	r2, #4
 800c300:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c308:	f043 0202 	orr.w	r2, r3, #2
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d006      	beq.n	800c32a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c31c:	6878      	ldr	r0, [r7, #4]
 800c31e:	f7fe fe6d 	bl	800affc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2200      	movs	r2, #0
 800c326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c330:	b29b      	uxth	r3, r3
 800c332:	2b00      	cmp	r3, #0
 800c334:	f040 80aa 	bne.w	800c48c <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c33e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c340:	e853 3f00 	ldrex	r3, [r3]
 800c344:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c346:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c348:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c34c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	461a      	mov	r2, r3
 800c356:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c35a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c35e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c360:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c362:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c366:	e841 2300 	strex	r3, r2, [r1]
 800c36a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c36c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d1e2      	bne.n	800c338 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	3308      	adds	r3, #8
 800c378:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c37a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c37c:	e853 3f00 	ldrex	r3, [r3]
 800c380:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c382:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c384:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c388:	f023 0301 	bic.w	r3, r3, #1
 800c38c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	3308      	adds	r3, #8
 800c396:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c39a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c39c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c39e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c3a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c3a2:	e841 2300 	strex	r3, r2, [r1]
 800c3a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c3a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d1e1      	bne.n	800c372 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2220      	movs	r2, #32
 800c3b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a62      	ldr	r2, [pc, #392]	@ (800c550 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d026      	beq.n	800c41a <UART_RxISR_16BIT_FIFOEN+0x236>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	4a60      	ldr	r2, [pc, #384]	@ (800c554 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800c3d2:	4293      	cmp	r3, r2
 800c3d4:	d021      	beq.n	800c41a <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	685b      	ldr	r3, [r3, #4]
 800c3dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d01a      	beq.n	800c41a <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3ec:	e853 3f00 	ldrex	r3, [r3]
 800c3f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c3f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c3f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	461a      	mov	r2, r3
 800c402:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c406:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c408:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c40a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c40c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c40e:	e841 2300 	strex	r3, r2, [r1]
 800c412:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c414:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c416:	2b00      	cmp	r3, #0
 800c418:	d1e4      	bne.n	800c3e4 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d130      	bne.n	800c484 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2200      	movs	r2, #0
 800c426:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c42e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c430:	e853 3f00 	ldrex	r3, [r3]
 800c434:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c438:	f023 0310 	bic.w	r3, r3, #16
 800c43c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	461a      	mov	r2, r3
 800c446:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c44a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c44c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c44e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c450:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c452:	e841 2300 	strex	r3, r2, [r1]
 800c456:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d1e4      	bne.n	800c428 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	69db      	ldr	r3, [r3, #28]
 800c464:	f003 0310 	and.w	r3, r3, #16
 800c468:	2b10      	cmp	r3, #16
 800c46a:	d103      	bne.n	800c474 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	2210      	movs	r2, #16
 800c472:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c47a:	4619      	mov	r1, r3
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f7f5 f829 	bl	80014d4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c482:	e00e      	b.n	800c4a2 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f7fe fdaf 	bl	800afe8 <HAL_UART_RxCpltCallback>
        break;
 800c48a:	e00a      	b.n	800c4a2 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c48c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c490:	2b00      	cmp	r3, #0
 800c492:	d006      	beq.n	800c4a2 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800c494:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c498:	f003 0320 	and.w	r3, r3, #32
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	f47f aec5 	bne.w	800c22c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c4a8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c4ac:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d049      	beq.n	800c548 <UART_RxISR_16BIT_FIFOEN+0x364>
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c4ba:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d242      	bcs.n	800c548 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	3308      	adds	r3, #8
 800c4c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4cc:	e853 3f00 	ldrex	r3, [r3]
 800c4d0:	623b      	str	r3, [r7, #32]
   return(result);
 800c4d2:	6a3b      	ldr	r3, [r7, #32]
 800c4d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c4d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	3308      	adds	r3, #8
 800c4e2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c4e6:	633a      	str	r2, [r7, #48]	@ 0x30
 800c4e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c4ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4ee:	e841 2300 	strex	r3, r2, [r1]
 800c4f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c4f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d1e3      	bne.n	800c4c2 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	4a16      	ldr	r2, [pc, #88]	@ (800c558 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800c4fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	e853 3f00 	ldrex	r3, [r3]
 800c50c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f043 0320 	orr.w	r3, r3, #32
 800c514:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	461a      	mov	r2, r3
 800c51e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c522:	61fb      	str	r3, [r7, #28]
 800c524:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c526:	69b9      	ldr	r1, [r7, #24]
 800c528:	69fa      	ldr	r2, [r7, #28]
 800c52a:	e841 2300 	strex	r3, r2, [r1]
 800c52e:	617b      	str	r3, [r7, #20]
   return(result);
 800c530:	697b      	ldr	r3, [r7, #20]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d1e4      	bne.n	800c500 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c536:	e007      	b.n	800c548 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	699a      	ldr	r2, [r3, #24]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f042 0208 	orr.w	r2, r2, #8
 800c546:	619a      	str	r2, [r3, #24]
}
 800c548:	bf00      	nop
 800c54a:	37b8      	adds	r7, #184	@ 0xb8
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}
 800c550:	44002400 	.word	0x44002400
 800c554:	54002400 	.word	0x54002400
 800c558:	0800bcb1 	.word	0x0800bcb1

0800c55c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c55c:	b480      	push	{r7}
 800c55e:	b083      	sub	sp, #12
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c564:	bf00      	nop
 800c566:	370c      	adds	r7, #12
 800c568:	46bd      	mov	sp, r7
 800c56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56e:	4770      	bx	lr

0800c570 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c570:	b480      	push	{r7}
 800c572:	b083      	sub	sp, #12
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c578:	bf00      	nop
 800c57a:	370c      	adds	r7, #12
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr

0800c584 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c58c:	bf00      	nop
 800c58e:	370c      	adds	r7, #12
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr

0800c598 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c598:	b480      	push	{r7}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5a6:	2b01      	cmp	r3, #1
 800c5a8:	d101      	bne.n	800c5ae <HAL_UARTEx_DisableFifoMode+0x16>
 800c5aa:	2302      	movs	r3, #2
 800c5ac:	e027      	b.n	800c5fe <HAL_UARTEx_DisableFifoMode+0x66>
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2224      	movs	r2, #36	@ 0x24
 800c5ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	681a      	ldr	r2, [r3, #0]
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f022 0201 	bic.w	r2, r2, #1
 800c5d4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c5dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	68fa      	ldr	r2, [r7, #12]
 800c5ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	2220      	movs	r2, #32
 800c5f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5fc:	2300      	movs	r3, #0
}
 800c5fe:	4618      	mov	r0, r3
 800c600:	3714      	adds	r7, #20
 800c602:	46bd      	mov	sp, r7
 800c604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c608:	4770      	bx	lr

0800c60a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c60a:	b580      	push	{r7, lr}
 800c60c:	b084      	sub	sp, #16
 800c60e:	af00      	add	r7, sp, #0
 800c610:	6078      	str	r0, [r7, #4]
 800c612:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	d101      	bne.n	800c622 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c61e:	2302      	movs	r3, #2
 800c620:	e02d      	b.n	800c67e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2201      	movs	r2, #1
 800c626:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2224      	movs	r2, #36	@ 0x24
 800c62e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	681a      	ldr	r2, [r3, #0]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f022 0201 	bic.w	r2, r2, #1
 800c648:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	689b      	ldr	r3, [r3, #8]
 800c650:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	683a      	ldr	r2, [r7, #0]
 800c65a:	430a      	orrs	r2, r1
 800c65c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f000 f8ae 	bl	800c7c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	68fa      	ldr	r2, [r7, #12]
 800c66a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2220      	movs	r2, #32
 800c670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2200      	movs	r2, #0
 800c678:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c67c:	2300      	movs	r3, #0
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3710      	adds	r7, #16
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}

0800c686 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c686:	b580      	push	{r7, lr}
 800c688:	b084      	sub	sp, #16
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	6078      	str	r0, [r7, #4]
 800c68e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c696:	2b01      	cmp	r3, #1
 800c698:	d101      	bne.n	800c69e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c69a:	2302      	movs	r3, #2
 800c69c:	e02d      	b.n	800c6fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	2201      	movs	r2, #1
 800c6a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2224      	movs	r2, #36	@ 0x24
 800c6aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	681a      	ldr	r2, [r3, #0]
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	f022 0201 	bic.w	r2, r2, #1
 800c6c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	689b      	ldr	r3, [r3, #8]
 800c6cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	683a      	ldr	r2, [r7, #0]
 800c6d6:	430a      	orrs	r2, r1
 800c6d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f000 f870 	bl	800c7c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	68fa      	ldr	r2, [r7, #12]
 800c6e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2220      	movs	r2, #32
 800c6ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6f8:	2300      	movs	r3, #0
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}

0800c702 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c702:	b580      	push	{r7, lr}
 800c704:	b08c      	sub	sp, #48	@ 0x30
 800c706:	af00      	add	r7, sp, #0
 800c708:	60f8      	str	r0, [r7, #12]
 800c70a:	60b9      	str	r1, [r7, #8]
 800c70c:	4613      	mov	r3, r2
 800c70e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800c710:	2300      	movs	r3, #0
 800c712:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c71c:	2b20      	cmp	r3, #32
 800c71e:	d14a      	bne.n	800c7b6 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d002      	beq.n	800c72c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800c726:	88fb      	ldrh	r3, [r7, #6]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d101      	bne.n	800c730 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800c72c:	2301      	movs	r3, #1
 800c72e:	e043      	b.n	800c7b8 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	689b      	ldr	r3, [r3, #8]
 800c736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c73a:	2b40      	cmp	r3, #64	@ 0x40
 800c73c:	d107      	bne.n	800c74e <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	689a      	ldr	r2, [r3, #8]
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c74c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	2201      	movs	r2, #1
 800c752:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	2200      	movs	r2, #0
 800c758:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800c75a:	88fb      	ldrh	r3, [r7, #6]
 800c75c:	461a      	mov	r2, r3
 800c75e:	68b9      	ldr	r1, [r7, #8]
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f7fe fffd 	bl	800b760 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c76a:	2b01      	cmp	r3, #1
 800c76c:	d11d      	bne.n	800c7aa <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	2210      	movs	r2, #16
 800c774:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c77c:	69bb      	ldr	r3, [r7, #24]
 800c77e:	e853 3f00 	ldrex	r3, [r3]
 800c782:	617b      	str	r3, [r7, #20]
   return(result);
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	f043 0310 	orr.w	r3, r3, #16
 800c78a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	461a      	mov	r2, r3
 800c792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c794:	627b      	str	r3, [r7, #36]	@ 0x24
 800c796:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c798:	6a39      	ldr	r1, [r7, #32]
 800c79a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c79c:	e841 2300 	strex	r3, r2, [r1]
 800c7a0:	61fb      	str	r3, [r7, #28]
   return(result);
 800c7a2:	69fb      	ldr	r3, [r7, #28]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d1e6      	bne.n	800c776 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 800c7a8:	e002      	b.n	800c7b0 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800c7b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c7b4:	e000      	b.n	800c7b8 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c7b6:	2302      	movs	r3, #2
  }
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3730      	adds	r7, #48	@ 0x30
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b085      	sub	sp, #20
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d108      	bne.n	800c7e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2201      	movs	r2, #1
 800c7d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2201      	movs	r2, #1
 800c7dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c7e0:	e031      	b.n	800c846 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c7e2:	2308      	movs	r3, #8
 800c7e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c7e6:	2308      	movs	r3, #8
 800c7e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	689b      	ldr	r3, [r3, #8]
 800c7f0:	0e5b      	lsrs	r3, r3, #25
 800c7f2:	b2db      	uxtb	r3, r3
 800c7f4:	f003 0307 	and.w	r3, r3, #7
 800c7f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	689b      	ldr	r3, [r3, #8]
 800c800:	0f5b      	lsrs	r3, r3, #29
 800c802:	b2db      	uxtb	r3, r3
 800c804:	f003 0307 	and.w	r3, r3, #7
 800c808:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c80a:	7bbb      	ldrb	r3, [r7, #14]
 800c80c:	7b3a      	ldrb	r2, [r7, #12]
 800c80e:	4911      	ldr	r1, [pc, #68]	@ (800c854 <UARTEx_SetNbDataToProcess+0x94>)
 800c810:	5c8a      	ldrb	r2, [r1, r2]
 800c812:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c816:	7b3a      	ldrb	r2, [r7, #12]
 800c818:	490f      	ldr	r1, [pc, #60]	@ (800c858 <UARTEx_SetNbDataToProcess+0x98>)
 800c81a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c81c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c820:	b29a      	uxth	r2, r3
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c828:	7bfb      	ldrb	r3, [r7, #15]
 800c82a:	7b7a      	ldrb	r2, [r7, #13]
 800c82c:	4909      	ldr	r1, [pc, #36]	@ (800c854 <UARTEx_SetNbDataToProcess+0x94>)
 800c82e:	5c8a      	ldrb	r2, [r1, r2]
 800c830:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c834:	7b7a      	ldrb	r2, [r7, #13]
 800c836:	4908      	ldr	r1, [pc, #32]	@ (800c858 <UARTEx_SetNbDataToProcess+0x98>)
 800c838:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c83a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c83e:	b29a      	uxth	r2, r3
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c846:	bf00      	nop
 800c848:	3714      	adds	r7, #20
 800c84a:	46bd      	mov	sp, r7
 800c84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c850:	4770      	bx	lr
 800c852:	bf00      	nop
 800c854:	08011084 	.word	0x08011084
 800c858:	0801108c 	.word	0x0801108c

0800c85c <__cvt>:
 800c85c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c860:	ec57 6b10 	vmov	r6, r7, d0
 800c864:	2f00      	cmp	r7, #0
 800c866:	460c      	mov	r4, r1
 800c868:	4619      	mov	r1, r3
 800c86a:	463b      	mov	r3, r7
 800c86c:	bfb4      	ite	lt
 800c86e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c872:	2300      	movge	r3, #0
 800c874:	4691      	mov	r9, r2
 800c876:	bfbf      	itttt	lt
 800c878:	4632      	movlt	r2, r6
 800c87a:	461f      	movlt	r7, r3
 800c87c:	232d      	movlt	r3, #45	@ 0x2d
 800c87e:	4616      	movlt	r6, r2
 800c880:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c884:	700b      	strb	r3, [r1, #0]
 800c886:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c888:	f023 0820 	bic.w	r8, r3, #32
 800c88c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c890:	d005      	beq.n	800c89e <__cvt+0x42>
 800c892:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c896:	d100      	bne.n	800c89a <__cvt+0x3e>
 800c898:	3401      	adds	r4, #1
 800c89a:	2102      	movs	r1, #2
 800c89c:	e000      	b.n	800c8a0 <__cvt+0x44>
 800c89e:	2103      	movs	r1, #3
 800c8a0:	ab03      	add	r3, sp, #12
 800c8a2:	4622      	mov	r2, r4
 800c8a4:	9301      	str	r3, [sp, #4]
 800c8a6:	ab02      	add	r3, sp, #8
 800c8a8:	ec47 6b10 	vmov	d0, r6, r7
 800c8ac:	9300      	str	r3, [sp, #0]
 800c8ae:	4653      	mov	r3, sl
 800c8b0:	f001 f8ba 	bl	800da28 <_dtoa_r>
 800c8b4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c8b8:	4605      	mov	r5, r0
 800c8ba:	d119      	bne.n	800c8f0 <__cvt+0x94>
 800c8bc:	f019 0f01 	tst.w	r9, #1
 800c8c0:	d00e      	beq.n	800c8e0 <__cvt+0x84>
 800c8c2:	eb00 0904 	add.w	r9, r0, r4
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	4630      	mov	r0, r6
 800c8cc:	4639      	mov	r1, r7
 800c8ce:	f7f4 f90b 	bl	8000ae8 <__aeabi_dcmpeq>
 800c8d2:	b108      	cbz	r0, 800c8d8 <__cvt+0x7c>
 800c8d4:	f8cd 900c 	str.w	r9, [sp, #12]
 800c8d8:	2230      	movs	r2, #48	@ 0x30
 800c8da:	9b03      	ldr	r3, [sp, #12]
 800c8dc:	454b      	cmp	r3, r9
 800c8de:	d31e      	bcc.n	800c91e <__cvt+0xc2>
 800c8e0:	9b03      	ldr	r3, [sp, #12]
 800c8e2:	4628      	mov	r0, r5
 800c8e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8e6:	1b5b      	subs	r3, r3, r5
 800c8e8:	6013      	str	r3, [r2, #0]
 800c8ea:	b004      	add	sp, #16
 800c8ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c8f4:	eb00 0904 	add.w	r9, r0, r4
 800c8f8:	d1e5      	bne.n	800c8c6 <__cvt+0x6a>
 800c8fa:	7803      	ldrb	r3, [r0, #0]
 800c8fc:	2b30      	cmp	r3, #48	@ 0x30
 800c8fe:	d10a      	bne.n	800c916 <__cvt+0xba>
 800c900:	2200      	movs	r2, #0
 800c902:	2300      	movs	r3, #0
 800c904:	4630      	mov	r0, r6
 800c906:	4639      	mov	r1, r7
 800c908:	f7f4 f8ee 	bl	8000ae8 <__aeabi_dcmpeq>
 800c90c:	b918      	cbnz	r0, 800c916 <__cvt+0xba>
 800c90e:	f1c4 0401 	rsb	r4, r4, #1
 800c912:	f8ca 4000 	str.w	r4, [sl]
 800c916:	f8da 3000 	ldr.w	r3, [sl]
 800c91a:	4499      	add	r9, r3
 800c91c:	e7d3      	b.n	800c8c6 <__cvt+0x6a>
 800c91e:	1c59      	adds	r1, r3, #1
 800c920:	9103      	str	r1, [sp, #12]
 800c922:	701a      	strb	r2, [r3, #0]
 800c924:	e7d9      	b.n	800c8da <__cvt+0x7e>

0800c926 <__exponent>:
 800c926:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c928:	2900      	cmp	r1, #0
 800c92a:	7002      	strb	r2, [r0, #0]
 800c92c:	bfba      	itte	lt
 800c92e:	4249      	neglt	r1, r1
 800c930:	232d      	movlt	r3, #45	@ 0x2d
 800c932:	232b      	movge	r3, #43	@ 0x2b
 800c934:	2909      	cmp	r1, #9
 800c936:	7043      	strb	r3, [r0, #1]
 800c938:	dd28      	ble.n	800c98c <__exponent+0x66>
 800c93a:	f10d 0307 	add.w	r3, sp, #7
 800c93e:	270a      	movs	r7, #10
 800c940:	461d      	mov	r5, r3
 800c942:	461a      	mov	r2, r3
 800c944:	3b01      	subs	r3, #1
 800c946:	fbb1 f6f7 	udiv	r6, r1, r7
 800c94a:	fb07 1416 	mls	r4, r7, r6, r1
 800c94e:	3430      	adds	r4, #48	@ 0x30
 800c950:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c954:	460c      	mov	r4, r1
 800c956:	4631      	mov	r1, r6
 800c958:	2c63      	cmp	r4, #99	@ 0x63
 800c95a:	dcf2      	bgt.n	800c942 <__exponent+0x1c>
 800c95c:	3130      	adds	r1, #48	@ 0x30
 800c95e:	1e94      	subs	r4, r2, #2
 800c960:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c964:	1c41      	adds	r1, r0, #1
 800c966:	4623      	mov	r3, r4
 800c968:	42ab      	cmp	r3, r5
 800c96a:	d30a      	bcc.n	800c982 <__exponent+0x5c>
 800c96c:	f10d 0309 	add.w	r3, sp, #9
 800c970:	1a9b      	subs	r3, r3, r2
 800c972:	42ac      	cmp	r4, r5
 800c974:	bf88      	it	hi
 800c976:	2300      	movhi	r3, #0
 800c978:	3302      	adds	r3, #2
 800c97a:	4403      	add	r3, r0
 800c97c:	1a18      	subs	r0, r3, r0
 800c97e:	b003      	add	sp, #12
 800c980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c982:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c986:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c98a:	e7ed      	b.n	800c968 <__exponent+0x42>
 800c98c:	2330      	movs	r3, #48	@ 0x30
 800c98e:	3130      	adds	r1, #48	@ 0x30
 800c990:	7083      	strb	r3, [r0, #2]
 800c992:	1d03      	adds	r3, r0, #4
 800c994:	70c1      	strb	r1, [r0, #3]
 800c996:	e7f1      	b.n	800c97c <__exponent+0x56>

0800c998 <_printf_float>:
 800c998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c99c:	b08d      	sub	sp, #52	@ 0x34
 800c99e:	460c      	mov	r4, r1
 800c9a0:	4616      	mov	r6, r2
 800c9a2:	461f      	mov	r7, r3
 800c9a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c9a8:	4605      	mov	r5, r0
 800c9aa:	f000 ff23 	bl	800d7f4 <_localeconv_r>
 800c9ae:	6803      	ldr	r3, [r0, #0]
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	9304      	str	r3, [sp, #16]
 800c9b4:	f7f3 fc6c 	bl	8000290 <strlen>
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	9005      	str	r0, [sp, #20]
 800c9bc:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9be:	f8d8 3000 	ldr.w	r3, [r8]
 800c9c2:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c9c6:	3307      	adds	r3, #7
 800c9c8:	f8d4 b000 	ldr.w	fp, [r4]
 800c9cc:	f023 0307 	bic.w	r3, r3, #7
 800c9d0:	f103 0208 	add.w	r2, r3, #8
 800c9d4:	f8c8 2000 	str.w	r2, [r8]
 800c9d8:	f04f 32ff 	mov.w	r2, #4294967295
 800c9dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c9e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c9e4:	f8cd 8018 	str.w	r8, [sp, #24]
 800c9e8:	9307      	str	r3, [sp, #28]
 800c9ea:	4b9d      	ldr	r3, [pc, #628]	@ (800cc60 <_printf_float+0x2c8>)
 800c9ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9f0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c9f4:	f7f4 f8aa 	bl	8000b4c <__aeabi_dcmpun>
 800c9f8:	bb70      	cbnz	r0, 800ca58 <_printf_float+0xc0>
 800c9fa:	f04f 32ff 	mov.w	r2, #4294967295
 800c9fe:	4b98      	ldr	r3, [pc, #608]	@ (800cc60 <_printf_float+0x2c8>)
 800ca00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca04:	f7f4 f884 	bl	8000b10 <__aeabi_dcmple>
 800ca08:	bb30      	cbnz	r0, 800ca58 <_printf_float+0xc0>
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	4640      	mov	r0, r8
 800ca10:	4649      	mov	r1, r9
 800ca12:	f7f4 f873 	bl	8000afc <__aeabi_dcmplt>
 800ca16:	b110      	cbz	r0, 800ca1e <_printf_float+0x86>
 800ca18:	232d      	movs	r3, #45	@ 0x2d
 800ca1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca1e:	4a91      	ldr	r2, [pc, #580]	@ (800cc64 <_printf_float+0x2cc>)
 800ca20:	4b91      	ldr	r3, [pc, #580]	@ (800cc68 <_printf_float+0x2d0>)
 800ca22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ca26:	bf8c      	ite	hi
 800ca28:	4690      	movhi	r8, r2
 800ca2a:	4698      	movls	r8, r3
 800ca2c:	2303      	movs	r3, #3
 800ca2e:	f04f 0900 	mov.w	r9, #0
 800ca32:	6123      	str	r3, [r4, #16]
 800ca34:	f02b 0304 	bic.w	r3, fp, #4
 800ca38:	6023      	str	r3, [r4, #0]
 800ca3a:	4633      	mov	r3, r6
 800ca3c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ca3e:	4621      	mov	r1, r4
 800ca40:	4628      	mov	r0, r5
 800ca42:	9700      	str	r7, [sp, #0]
 800ca44:	f000 f9d2 	bl	800cdec <_printf_common>
 800ca48:	3001      	adds	r0, #1
 800ca4a:	f040 808d 	bne.w	800cb68 <_printf_float+0x1d0>
 800ca4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca52:	b00d      	add	sp, #52	@ 0x34
 800ca54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca58:	4642      	mov	r2, r8
 800ca5a:	464b      	mov	r3, r9
 800ca5c:	4640      	mov	r0, r8
 800ca5e:	4649      	mov	r1, r9
 800ca60:	f7f4 f874 	bl	8000b4c <__aeabi_dcmpun>
 800ca64:	b140      	cbz	r0, 800ca78 <_printf_float+0xe0>
 800ca66:	464b      	mov	r3, r9
 800ca68:	4a80      	ldr	r2, [pc, #512]	@ (800cc6c <_printf_float+0x2d4>)
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	bfbc      	itt	lt
 800ca6e:	232d      	movlt	r3, #45	@ 0x2d
 800ca70:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ca74:	4b7e      	ldr	r3, [pc, #504]	@ (800cc70 <_printf_float+0x2d8>)
 800ca76:	e7d4      	b.n	800ca22 <_printf_float+0x8a>
 800ca78:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ca7c:	6863      	ldr	r3, [r4, #4]
 800ca7e:	9206      	str	r2, [sp, #24]
 800ca80:	1c5a      	adds	r2, r3, #1
 800ca82:	d13b      	bne.n	800cafc <_printf_float+0x164>
 800ca84:	2306      	movs	r3, #6
 800ca86:	6063      	str	r3, [r4, #4]
 800ca88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	4628      	mov	r0, r5
 800ca90:	6022      	str	r2, [r4, #0]
 800ca92:	9303      	str	r3, [sp, #12]
 800ca94:	ab0a      	add	r3, sp, #40	@ 0x28
 800ca96:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ca9a:	ab09      	add	r3, sp, #36	@ 0x24
 800ca9c:	ec49 8b10 	vmov	d0, r8, r9
 800caa0:	9300      	str	r3, [sp, #0]
 800caa2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800caa6:	6861      	ldr	r1, [r4, #4]
 800caa8:	f7ff fed8 	bl	800c85c <__cvt>
 800caac:	9b06      	ldr	r3, [sp, #24]
 800caae:	4680      	mov	r8, r0
 800cab0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cab2:	2b47      	cmp	r3, #71	@ 0x47
 800cab4:	d129      	bne.n	800cb0a <_printf_float+0x172>
 800cab6:	1cc8      	adds	r0, r1, #3
 800cab8:	db02      	blt.n	800cac0 <_printf_float+0x128>
 800caba:	6863      	ldr	r3, [r4, #4]
 800cabc:	4299      	cmp	r1, r3
 800cabe:	dd41      	ble.n	800cb44 <_printf_float+0x1ac>
 800cac0:	f1aa 0a02 	sub.w	sl, sl, #2
 800cac4:	fa5f fa8a 	uxtb.w	sl, sl
 800cac8:	3901      	subs	r1, #1
 800caca:	4652      	mov	r2, sl
 800cacc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cad0:	9109      	str	r1, [sp, #36]	@ 0x24
 800cad2:	f7ff ff28 	bl	800c926 <__exponent>
 800cad6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cad8:	4681      	mov	r9, r0
 800cada:	1813      	adds	r3, r2, r0
 800cadc:	2a01      	cmp	r2, #1
 800cade:	6123      	str	r3, [r4, #16]
 800cae0:	dc02      	bgt.n	800cae8 <_printf_float+0x150>
 800cae2:	6822      	ldr	r2, [r4, #0]
 800cae4:	07d2      	lsls	r2, r2, #31
 800cae6:	d501      	bpl.n	800caec <_printf_float+0x154>
 800cae8:	3301      	adds	r3, #1
 800caea:	6123      	str	r3, [r4, #16]
 800caec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d0a2      	beq.n	800ca3a <_printf_float+0xa2>
 800caf4:	232d      	movs	r3, #45	@ 0x2d
 800caf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cafa:	e79e      	b.n	800ca3a <_printf_float+0xa2>
 800cafc:	9a06      	ldr	r2, [sp, #24]
 800cafe:	2a47      	cmp	r2, #71	@ 0x47
 800cb00:	d1c2      	bne.n	800ca88 <_printf_float+0xf0>
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d1c0      	bne.n	800ca88 <_printf_float+0xf0>
 800cb06:	2301      	movs	r3, #1
 800cb08:	e7bd      	b.n	800ca86 <_printf_float+0xee>
 800cb0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cb0e:	d9db      	bls.n	800cac8 <_printf_float+0x130>
 800cb10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cb14:	d118      	bne.n	800cb48 <_printf_float+0x1b0>
 800cb16:	2900      	cmp	r1, #0
 800cb18:	6863      	ldr	r3, [r4, #4]
 800cb1a:	dd0b      	ble.n	800cb34 <_printf_float+0x19c>
 800cb1c:	6121      	str	r1, [r4, #16]
 800cb1e:	b913      	cbnz	r3, 800cb26 <_printf_float+0x18e>
 800cb20:	6822      	ldr	r2, [r4, #0]
 800cb22:	07d0      	lsls	r0, r2, #31
 800cb24:	d502      	bpl.n	800cb2c <_printf_float+0x194>
 800cb26:	3301      	adds	r3, #1
 800cb28:	440b      	add	r3, r1
 800cb2a:	6123      	str	r3, [r4, #16]
 800cb2c:	f04f 0900 	mov.w	r9, #0
 800cb30:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cb32:	e7db      	b.n	800caec <_printf_float+0x154>
 800cb34:	b913      	cbnz	r3, 800cb3c <_printf_float+0x1a4>
 800cb36:	6822      	ldr	r2, [r4, #0]
 800cb38:	07d2      	lsls	r2, r2, #31
 800cb3a:	d501      	bpl.n	800cb40 <_printf_float+0x1a8>
 800cb3c:	3302      	adds	r3, #2
 800cb3e:	e7f4      	b.n	800cb2a <_printf_float+0x192>
 800cb40:	2301      	movs	r3, #1
 800cb42:	e7f2      	b.n	800cb2a <_printf_float+0x192>
 800cb44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cb48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb4a:	4299      	cmp	r1, r3
 800cb4c:	db05      	blt.n	800cb5a <_printf_float+0x1c2>
 800cb4e:	6823      	ldr	r3, [r4, #0]
 800cb50:	6121      	str	r1, [r4, #16]
 800cb52:	07d8      	lsls	r0, r3, #31
 800cb54:	d5ea      	bpl.n	800cb2c <_printf_float+0x194>
 800cb56:	1c4b      	adds	r3, r1, #1
 800cb58:	e7e7      	b.n	800cb2a <_printf_float+0x192>
 800cb5a:	2900      	cmp	r1, #0
 800cb5c:	bfd4      	ite	le
 800cb5e:	f1c1 0202 	rsble	r2, r1, #2
 800cb62:	2201      	movgt	r2, #1
 800cb64:	4413      	add	r3, r2
 800cb66:	e7e0      	b.n	800cb2a <_printf_float+0x192>
 800cb68:	6823      	ldr	r3, [r4, #0]
 800cb6a:	055a      	lsls	r2, r3, #21
 800cb6c:	d407      	bmi.n	800cb7e <_printf_float+0x1e6>
 800cb6e:	6923      	ldr	r3, [r4, #16]
 800cb70:	4642      	mov	r2, r8
 800cb72:	4631      	mov	r1, r6
 800cb74:	4628      	mov	r0, r5
 800cb76:	47b8      	blx	r7
 800cb78:	3001      	adds	r0, #1
 800cb7a:	d12b      	bne.n	800cbd4 <_printf_float+0x23c>
 800cb7c:	e767      	b.n	800ca4e <_printf_float+0xb6>
 800cb7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cb82:	f240 80dd 	bls.w	800cd40 <_printf_float+0x3a8>
 800cb86:	2200      	movs	r2, #0
 800cb88:	2300      	movs	r3, #0
 800cb8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cb8e:	f7f3 ffab 	bl	8000ae8 <__aeabi_dcmpeq>
 800cb92:	2800      	cmp	r0, #0
 800cb94:	d033      	beq.n	800cbfe <_printf_float+0x266>
 800cb96:	2301      	movs	r3, #1
 800cb98:	4a36      	ldr	r2, [pc, #216]	@ (800cc74 <_printf_float+0x2dc>)
 800cb9a:	4631      	mov	r1, r6
 800cb9c:	4628      	mov	r0, r5
 800cb9e:	47b8      	blx	r7
 800cba0:	3001      	adds	r0, #1
 800cba2:	f43f af54 	beq.w	800ca4e <_printf_float+0xb6>
 800cba6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cbaa:	4543      	cmp	r3, r8
 800cbac:	db02      	blt.n	800cbb4 <_printf_float+0x21c>
 800cbae:	6823      	ldr	r3, [r4, #0]
 800cbb0:	07d8      	lsls	r0, r3, #31
 800cbb2:	d50f      	bpl.n	800cbd4 <_printf_float+0x23c>
 800cbb4:	4631      	mov	r1, r6
 800cbb6:	4628      	mov	r0, r5
 800cbb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbbc:	47b8      	blx	r7
 800cbbe:	3001      	adds	r0, #1
 800cbc0:	f43f af45 	beq.w	800ca4e <_printf_float+0xb6>
 800cbc4:	f04f 0900 	mov.w	r9, #0
 800cbc8:	f108 38ff 	add.w	r8, r8, #4294967295
 800cbcc:	f104 0a1a 	add.w	sl, r4, #26
 800cbd0:	45c8      	cmp	r8, r9
 800cbd2:	dc09      	bgt.n	800cbe8 <_printf_float+0x250>
 800cbd4:	6823      	ldr	r3, [r4, #0]
 800cbd6:	079b      	lsls	r3, r3, #30
 800cbd8:	f100 8103 	bmi.w	800cde2 <_printf_float+0x44a>
 800cbdc:	68e0      	ldr	r0, [r4, #12]
 800cbde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbe0:	4298      	cmp	r0, r3
 800cbe2:	bfb8      	it	lt
 800cbe4:	4618      	movlt	r0, r3
 800cbe6:	e734      	b.n	800ca52 <_printf_float+0xba>
 800cbe8:	2301      	movs	r3, #1
 800cbea:	4652      	mov	r2, sl
 800cbec:	4631      	mov	r1, r6
 800cbee:	4628      	mov	r0, r5
 800cbf0:	47b8      	blx	r7
 800cbf2:	3001      	adds	r0, #1
 800cbf4:	f43f af2b 	beq.w	800ca4e <_printf_float+0xb6>
 800cbf8:	f109 0901 	add.w	r9, r9, #1
 800cbfc:	e7e8      	b.n	800cbd0 <_printf_float+0x238>
 800cbfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	dc39      	bgt.n	800cc78 <_printf_float+0x2e0>
 800cc04:	2301      	movs	r3, #1
 800cc06:	4a1b      	ldr	r2, [pc, #108]	@ (800cc74 <_printf_float+0x2dc>)
 800cc08:	4631      	mov	r1, r6
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	47b8      	blx	r7
 800cc0e:	3001      	adds	r0, #1
 800cc10:	f43f af1d 	beq.w	800ca4e <_printf_float+0xb6>
 800cc14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cc18:	ea59 0303 	orrs.w	r3, r9, r3
 800cc1c:	d102      	bne.n	800cc24 <_printf_float+0x28c>
 800cc1e:	6823      	ldr	r3, [r4, #0]
 800cc20:	07d9      	lsls	r1, r3, #31
 800cc22:	d5d7      	bpl.n	800cbd4 <_printf_float+0x23c>
 800cc24:	4631      	mov	r1, r6
 800cc26:	4628      	mov	r0, r5
 800cc28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc2c:	47b8      	blx	r7
 800cc2e:	3001      	adds	r0, #1
 800cc30:	f43f af0d 	beq.w	800ca4e <_printf_float+0xb6>
 800cc34:	f04f 0a00 	mov.w	sl, #0
 800cc38:	f104 0b1a 	add.w	fp, r4, #26
 800cc3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc3e:	425b      	negs	r3, r3
 800cc40:	4553      	cmp	r3, sl
 800cc42:	dc01      	bgt.n	800cc48 <_printf_float+0x2b0>
 800cc44:	464b      	mov	r3, r9
 800cc46:	e793      	b.n	800cb70 <_printf_float+0x1d8>
 800cc48:	2301      	movs	r3, #1
 800cc4a:	465a      	mov	r2, fp
 800cc4c:	4631      	mov	r1, r6
 800cc4e:	4628      	mov	r0, r5
 800cc50:	47b8      	blx	r7
 800cc52:	3001      	adds	r0, #1
 800cc54:	f43f aefb 	beq.w	800ca4e <_printf_float+0xb6>
 800cc58:	f10a 0a01 	add.w	sl, sl, #1
 800cc5c:	e7ee      	b.n	800cc3c <_printf_float+0x2a4>
 800cc5e:	bf00      	nop
 800cc60:	7fefffff 	.word	0x7fefffff
 800cc64:	08011098 	.word	0x08011098
 800cc68:	08011094 	.word	0x08011094
 800cc6c:	080110a0 	.word	0x080110a0
 800cc70:	0801109c 	.word	0x0801109c
 800cc74:	080110a4 	.word	0x080110a4
 800cc78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cc7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cc7e:	4553      	cmp	r3, sl
 800cc80:	bfa8      	it	ge
 800cc82:	4653      	movge	r3, sl
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	4699      	mov	r9, r3
 800cc88:	dc36      	bgt.n	800ccf8 <_printf_float+0x360>
 800cc8a:	f04f 0b00 	mov.w	fp, #0
 800cc8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc92:	f104 021a 	add.w	r2, r4, #26
 800cc96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cc98:	9306      	str	r3, [sp, #24]
 800cc9a:	eba3 0309 	sub.w	r3, r3, r9
 800cc9e:	455b      	cmp	r3, fp
 800cca0:	dc31      	bgt.n	800cd06 <_printf_float+0x36e>
 800cca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cca4:	459a      	cmp	sl, r3
 800cca6:	dc3a      	bgt.n	800cd1e <_printf_float+0x386>
 800cca8:	6823      	ldr	r3, [r4, #0]
 800ccaa:	07da      	lsls	r2, r3, #31
 800ccac:	d437      	bmi.n	800cd1e <_printf_float+0x386>
 800ccae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccb0:	ebaa 0903 	sub.w	r9, sl, r3
 800ccb4:	9b06      	ldr	r3, [sp, #24]
 800ccb6:	ebaa 0303 	sub.w	r3, sl, r3
 800ccba:	4599      	cmp	r9, r3
 800ccbc:	bfa8      	it	ge
 800ccbe:	4699      	movge	r9, r3
 800ccc0:	f1b9 0f00 	cmp.w	r9, #0
 800ccc4:	dc33      	bgt.n	800cd2e <_printf_float+0x396>
 800ccc6:	f04f 0800 	mov.w	r8, #0
 800ccca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ccce:	f104 0b1a 	add.w	fp, r4, #26
 800ccd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccd4:	ebaa 0303 	sub.w	r3, sl, r3
 800ccd8:	eba3 0309 	sub.w	r3, r3, r9
 800ccdc:	4543      	cmp	r3, r8
 800ccde:	f77f af79 	ble.w	800cbd4 <_printf_float+0x23c>
 800cce2:	2301      	movs	r3, #1
 800cce4:	465a      	mov	r2, fp
 800cce6:	4631      	mov	r1, r6
 800cce8:	4628      	mov	r0, r5
 800ccea:	47b8      	blx	r7
 800ccec:	3001      	adds	r0, #1
 800ccee:	f43f aeae 	beq.w	800ca4e <_printf_float+0xb6>
 800ccf2:	f108 0801 	add.w	r8, r8, #1
 800ccf6:	e7ec      	b.n	800ccd2 <_printf_float+0x33a>
 800ccf8:	4642      	mov	r2, r8
 800ccfa:	4631      	mov	r1, r6
 800ccfc:	4628      	mov	r0, r5
 800ccfe:	47b8      	blx	r7
 800cd00:	3001      	adds	r0, #1
 800cd02:	d1c2      	bne.n	800cc8a <_printf_float+0x2f2>
 800cd04:	e6a3      	b.n	800ca4e <_printf_float+0xb6>
 800cd06:	2301      	movs	r3, #1
 800cd08:	4631      	mov	r1, r6
 800cd0a:	4628      	mov	r0, r5
 800cd0c:	9206      	str	r2, [sp, #24]
 800cd0e:	47b8      	blx	r7
 800cd10:	3001      	adds	r0, #1
 800cd12:	f43f ae9c 	beq.w	800ca4e <_printf_float+0xb6>
 800cd16:	f10b 0b01 	add.w	fp, fp, #1
 800cd1a:	9a06      	ldr	r2, [sp, #24]
 800cd1c:	e7bb      	b.n	800cc96 <_printf_float+0x2fe>
 800cd1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd22:	4631      	mov	r1, r6
 800cd24:	4628      	mov	r0, r5
 800cd26:	47b8      	blx	r7
 800cd28:	3001      	adds	r0, #1
 800cd2a:	d1c0      	bne.n	800ccae <_printf_float+0x316>
 800cd2c:	e68f      	b.n	800ca4e <_printf_float+0xb6>
 800cd2e:	9a06      	ldr	r2, [sp, #24]
 800cd30:	464b      	mov	r3, r9
 800cd32:	4631      	mov	r1, r6
 800cd34:	4628      	mov	r0, r5
 800cd36:	4442      	add	r2, r8
 800cd38:	47b8      	blx	r7
 800cd3a:	3001      	adds	r0, #1
 800cd3c:	d1c3      	bne.n	800ccc6 <_printf_float+0x32e>
 800cd3e:	e686      	b.n	800ca4e <_printf_float+0xb6>
 800cd40:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cd44:	f1ba 0f01 	cmp.w	sl, #1
 800cd48:	dc01      	bgt.n	800cd4e <_printf_float+0x3b6>
 800cd4a:	07db      	lsls	r3, r3, #31
 800cd4c:	d536      	bpl.n	800cdbc <_printf_float+0x424>
 800cd4e:	2301      	movs	r3, #1
 800cd50:	4642      	mov	r2, r8
 800cd52:	4631      	mov	r1, r6
 800cd54:	4628      	mov	r0, r5
 800cd56:	47b8      	blx	r7
 800cd58:	3001      	adds	r0, #1
 800cd5a:	f43f ae78 	beq.w	800ca4e <_printf_float+0xb6>
 800cd5e:	4631      	mov	r1, r6
 800cd60:	4628      	mov	r0, r5
 800cd62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd66:	47b8      	blx	r7
 800cd68:	3001      	adds	r0, #1
 800cd6a:	f43f ae70 	beq.w	800ca4e <_printf_float+0xb6>
 800cd6e:	2200      	movs	r2, #0
 800cd70:	2300      	movs	r3, #0
 800cd72:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cd7a:	f7f3 feb5 	bl	8000ae8 <__aeabi_dcmpeq>
 800cd7e:	b9c0      	cbnz	r0, 800cdb2 <_printf_float+0x41a>
 800cd80:	4653      	mov	r3, sl
 800cd82:	f108 0201 	add.w	r2, r8, #1
 800cd86:	4631      	mov	r1, r6
 800cd88:	4628      	mov	r0, r5
 800cd8a:	47b8      	blx	r7
 800cd8c:	3001      	adds	r0, #1
 800cd8e:	d10c      	bne.n	800cdaa <_printf_float+0x412>
 800cd90:	e65d      	b.n	800ca4e <_printf_float+0xb6>
 800cd92:	2301      	movs	r3, #1
 800cd94:	465a      	mov	r2, fp
 800cd96:	4631      	mov	r1, r6
 800cd98:	4628      	mov	r0, r5
 800cd9a:	47b8      	blx	r7
 800cd9c:	3001      	adds	r0, #1
 800cd9e:	f43f ae56 	beq.w	800ca4e <_printf_float+0xb6>
 800cda2:	f108 0801 	add.w	r8, r8, #1
 800cda6:	45d0      	cmp	r8, sl
 800cda8:	dbf3      	blt.n	800cd92 <_printf_float+0x3fa>
 800cdaa:	464b      	mov	r3, r9
 800cdac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cdb0:	e6df      	b.n	800cb72 <_printf_float+0x1da>
 800cdb2:	f04f 0800 	mov.w	r8, #0
 800cdb6:	f104 0b1a 	add.w	fp, r4, #26
 800cdba:	e7f4      	b.n	800cda6 <_printf_float+0x40e>
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	4642      	mov	r2, r8
 800cdc0:	e7e1      	b.n	800cd86 <_printf_float+0x3ee>
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	464a      	mov	r2, r9
 800cdc6:	4631      	mov	r1, r6
 800cdc8:	4628      	mov	r0, r5
 800cdca:	47b8      	blx	r7
 800cdcc:	3001      	adds	r0, #1
 800cdce:	f43f ae3e 	beq.w	800ca4e <_printf_float+0xb6>
 800cdd2:	f108 0801 	add.w	r8, r8, #1
 800cdd6:	68e3      	ldr	r3, [r4, #12]
 800cdd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cdda:	1a5b      	subs	r3, r3, r1
 800cddc:	4543      	cmp	r3, r8
 800cdde:	dcf0      	bgt.n	800cdc2 <_printf_float+0x42a>
 800cde0:	e6fc      	b.n	800cbdc <_printf_float+0x244>
 800cde2:	f04f 0800 	mov.w	r8, #0
 800cde6:	f104 0919 	add.w	r9, r4, #25
 800cdea:	e7f4      	b.n	800cdd6 <_printf_float+0x43e>

0800cdec <_printf_common>:
 800cdec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdf0:	4616      	mov	r6, r2
 800cdf2:	4698      	mov	r8, r3
 800cdf4:	688a      	ldr	r2, [r1, #8]
 800cdf6:	4607      	mov	r7, r0
 800cdf8:	690b      	ldr	r3, [r1, #16]
 800cdfa:	460c      	mov	r4, r1
 800cdfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ce00:	4293      	cmp	r3, r2
 800ce02:	bfb8      	it	lt
 800ce04:	4613      	movlt	r3, r2
 800ce06:	6033      	str	r3, [r6, #0]
 800ce08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ce0c:	b10a      	cbz	r2, 800ce12 <_printf_common+0x26>
 800ce0e:	3301      	adds	r3, #1
 800ce10:	6033      	str	r3, [r6, #0]
 800ce12:	6823      	ldr	r3, [r4, #0]
 800ce14:	0699      	lsls	r1, r3, #26
 800ce16:	bf42      	ittt	mi
 800ce18:	6833      	ldrmi	r3, [r6, #0]
 800ce1a:	3302      	addmi	r3, #2
 800ce1c:	6033      	strmi	r3, [r6, #0]
 800ce1e:	6825      	ldr	r5, [r4, #0]
 800ce20:	f015 0506 	ands.w	r5, r5, #6
 800ce24:	d106      	bne.n	800ce34 <_printf_common+0x48>
 800ce26:	f104 0a19 	add.w	sl, r4, #25
 800ce2a:	68e3      	ldr	r3, [r4, #12]
 800ce2c:	6832      	ldr	r2, [r6, #0]
 800ce2e:	1a9b      	subs	r3, r3, r2
 800ce30:	42ab      	cmp	r3, r5
 800ce32:	dc2b      	bgt.n	800ce8c <_printf_common+0xa0>
 800ce34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ce38:	6822      	ldr	r2, [r4, #0]
 800ce3a:	3b00      	subs	r3, #0
 800ce3c:	bf18      	it	ne
 800ce3e:	2301      	movne	r3, #1
 800ce40:	0692      	lsls	r2, r2, #26
 800ce42:	d430      	bmi.n	800cea6 <_printf_common+0xba>
 800ce44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ce48:	4641      	mov	r1, r8
 800ce4a:	4638      	mov	r0, r7
 800ce4c:	47c8      	blx	r9
 800ce4e:	3001      	adds	r0, #1
 800ce50:	d023      	beq.n	800ce9a <_printf_common+0xae>
 800ce52:	6823      	ldr	r3, [r4, #0]
 800ce54:	341a      	adds	r4, #26
 800ce56:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ce5a:	f003 0306 	and.w	r3, r3, #6
 800ce5e:	2b04      	cmp	r3, #4
 800ce60:	bf0a      	itet	eq
 800ce62:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ce66:	2500      	movne	r5, #0
 800ce68:	6833      	ldreq	r3, [r6, #0]
 800ce6a:	f04f 0600 	mov.w	r6, #0
 800ce6e:	bf08      	it	eq
 800ce70:	1aed      	subeq	r5, r5, r3
 800ce72:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ce76:	bf08      	it	eq
 800ce78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	bfc4      	itt	gt
 800ce80:	1a9b      	subgt	r3, r3, r2
 800ce82:	18ed      	addgt	r5, r5, r3
 800ce84:	42b5      	cmp	r5, r6
 800ce86:	d11a      	bne.n	800cebe <_printf_common+0xd2>
 800ce88:	2000      	movs	r0, #0
 800ce8a:	e008      	b.n	800ce9e <_printf_common+0xb2>
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	4652      	mov	r2, sl
 800ce90:	4641      	mov	r1, r8
 800ce92:	4638      	mov	r0, r7
 800ce94:	47c8      	blx	r9
 800ce96:	3001      	adds	r0, #1
 800ce98:	d103      	bne.n	800cea2 <_printf_common+0xb6>
 800ce9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cea2:	3501      	adds	r5, #1
 800cea4:	e7c1      	b.n	800ce2a <_printf_common+0x3e>
 800cea6:	18e1      	adds	r1, r4, r3
 800cea8:	1c5a      	adds	r2, r3, #1
 800ceaa:	2030      	movs	r0, #48	@ 0x30
 800ceac:	3302      	adds	r3, #2
 800ceae:	4422      	add	r2, r4
 800ceb0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ceb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ceb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cebc:	e7c2      	b.n	800ce44 <_printf_common+0x58>
 800cebe:	2301      	movs	r3, #1
 800cec0:	4622      	mov	r2, r4
 800cec2:	4641      	mov	r1, r8
 800cec4:	4638      	mov	r0, r7
 800cec6:	47c8      	blx	r9
 800cec8:	3001      	adds	r0, #1
 800ceca:	d0e6      	beq.n	800ce9a <_printf_common+0xae>
 800cecc:	3601      	adds	r6, #1
 800cece:	e7d9      	b.n	800ce84 <_printf_common+0x98>

0800ced0 <_printf_i>:
 800ced0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ced4:	7e0f      	ldrb	r7, [r1, #24]
 800ced6:	4691      	mov	r9, r2
 800ced8:	4680      	mov	r8, r0
 800ceda:	460c      	mov	r4, r1
 800cedc:	2f78      	cmp	r7, #120	@ 0x78
 800cede:	469a      	mov	sl, r3
 800cee0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cee2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cee6:	d807      	bhi.n	800cef8 <_printf_i+0x28>
 800cee8:	2f62      	cmp	r7, #98	@ 0x62
 800ceea:	d80a      	bhi.n	800cf02 <_printf_i+0x32>
 800ceec:	2f00      	cmp	r7, #0
 800ceee:	f000 80d1 	beq.w	800d094 <_printf_i+0x1c4>
 800cef2:	2f58      	cmp	r7, #88	@ 0x58
 800cef4:	f000 80b8 	beq.w	800d068 <_printf_i+0x198>
 800cef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cefc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cf00:	e03a      	b.n	800cf78 <_printf_i+0xa8>
 800cf02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cf06:	2b15      	cmp	r3, #21
 800cf08:	d8f6      	bhi.n	800cef8 <_printf_i+0x28>
 800cf0a:	a101      	add	r1, pc, #4	@ (adr r1, 800cf10 <_printf_i+0x40>)
 800cf0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cf10:	0800cf69 	.word	0x0800cf69
 800cf14:	0800cf7d 	.word	0x0800cf7d
 800cf18:	0800cef9 	.word	0x0800cef9
 800cf1c:	0800cef9 	.word	0x0800cef9
 800cf20:	0800cef9 	.word	0x0800cef9
 800cf24:	0800cef9 	.word	0x0800cef9
 800cf28:	0800cf7d 	.word	0x0800cf7d
 800cf2c:	0800cef9 	.word	0x0800cef9
 800cf30:	0800cef9 	.word	0x0800cef9
 800cf34:	0800cef9 	.word	0x0800cef9
 800cf38:	0800cef9 	.word	0x0800cef9
 800cf3c:	0800d07b 	.word	0x0800d07b
 800cf40:	0800cfa7 	.word	0x0800cfa7
 800cf44:	0800d035 	.word	0x0800d035
 800cf48:	0800cef9 	.word	0x0800cef9
 800cf4c:	0800cef9 	.word	0x0800cef9
 800cf50:	0800d09d 	.word	0x0800d09d
 800cf54:	0800cef9 	.word	0x0800cef9
 800cf58:	0800cfa7 	.word	0x0800cfa7
 800cf5c:	0800cef9 	.word	0x0800cef9
 800cf60:	0800cef9 	.word	0x0800cef9
 800cf64:	0800d03d 	.word	0x0800d03d
 800cf68:	6833      	ldr	r3, [r6, #0]
 800cf6a:	1d1a      	adds	r2, r3, #4
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	6032      	str	r2, [r6, #0]
 800cf70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cf74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cf78:	2301      	movs	r3, #1
 800cf7a:	e09c      	b.n	800d0b6 <_printf_i+0x1e6>
 800cf7c:	6833      	ldr	r3, [r6, #0]
 800cf7e:	6820      	ldr	r0, [r4, #0]
 800cf80:	1d19      	adds	r1, r3, #4
 800cf82:	6031      	str	r1, [r6, #0]
 800cf84:	0606      	lsls	r6, r0, #24
 800cf86:	d501      	bpl.n	800cf8c <_printf_i+0xbc>
 800cf88:	681d      	ldr	r5, [r3, #0]
 800cf8a:	e003      	b.n	800cf94 <_printf_i+0xc4>
 800cf8c:	0645      	lsls	r5, r0, #25
 800cf8e:	d5fb      	bpl.n	800cf88 <_printf_i+0xb8>
 800cf90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cf94:	2d00      	cmp	r5, #0
 800cf96:	da03      	bge.n	800cfa0 <_printf_i+0xd0>
 800cf98:	232d      	movs	r3, #45	@ 0x2d
 800cf9a:	426d      	negs	r5, r5
 800cf9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfa0:	4858      	ldr	r0, [pc, #352]	@ (800d104 <_printf_i+0x234>)
 800cfa2:	230a      	movs	r3, #10
 800cfa4:	e011      	b.n	800cfca <_printf_i+0xfa>
 800cfa6:	6821      	ldr	r1, [r4, #0]
 800cfa8:	6833      	ldr	r3, [r6, #0]
 800cfaa:	0608      	lsls	r0, r1, #24
 800cfac:	f853 5b04 	ldr.w	r5, [r3], #4
 800cfb0:	d402      	bmi.n	800cfb8 <_printf_i+0xe8>
 800cfb2:	0649      	lsls	r1, r1, #25
 800cfb4:	bf48      	it	mi
 800cfb6:	b2ad      	uxthmi	r5, r5
 800cfb8:	2f6f      	cmp	r7, #111	@ 0x6f
 800cfba:	6033      	str	r3, [r6, #0]
 800cfbc:	4851      	ldr	r0, [pc, #324]	@ (800d104 <_printf_i+0x234>)
 800cfbe:	bf14      	ite	ne
 800cfc0:	230a      	movne	r3, #10
 800cfc2:	2308      	moveq	r3, #8
 800cfc4:	2100      	movs	r1, #0
 800cfc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cfca:	6866      	ldr	r6, [r4, #4]
 800cfcc:	2e00      	cmp	r6, #0
 800cfce:	60a6      	str	r6, [r4, #8]
 800cfd0:	db05      	blt.n	800cfde <_printf_i+0x10e>
 800cfd2:	6821      	ldr	r1, [r4, #0]
 800cfd4:	432e      	orrs	r6, r5
 800cfd6:	f021 0104 	bic.w	r1, r1, #4
 800cfda:	6021      	str	r1, [r4, #0]
 800cfdc:	d04b      	beq.n	800d076 <_printf_i+0x1a6>
 800cfde:	4616      	mov	r6, r2
 800cfe0:	fbb5 f1f3 	udiv	r1, r5, r3
 800cfe4:	fb03 5711 	mls	r7, r3, r1, r5
 800cfe8:	5dc7      	ldrb	r7, [r0, r7]
 800cfea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cfee:	462f      	mov	r7, r5
 800cff0:	460d      	mov	r5, r1
 800cff2:	42bb      	cmp	r3, r7
 800cff4:	d9f4      	bls.n	800cfe0 <_printf_i+0x110>
 800cff6:	2b08      	cmp	r3, #8
 800cff8:	d10b      	bne.n	800d012 <_printf_i+0x142>
 800cffa:	6823      	ldr	r3, [r4, #0]
 800cffc:	07df      	lsls	r7, r3, #31
 800cffe:	d508      	bpl.n	800d012 <_printf_i+0x142>
 800d000:	6923      	ldr	r3, [r4, #16]
 800d002:	6861      	ldr	r1, [r4, #4]
 800d004:	4299      	cmp	r1, r3
 800d006:	bfde      	ittt	le
 800d008:	2330      	movle	r3, #48	@ 0x30
 800d00a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d00e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d012:	1b92      	subs	r2, r2, r6
 800d014:	6122      	str	r2, [r4, #16]
 800d016:	464b      	mov	r3, r9
 800d018:	aa03      	add	r2, sp, #12
 800d01a:	4621      	mov	r1, r4
 800d01c:	4640      	mov	r0, r8
 800d01e:	f8cd a000 	str.w	sl, [sp]
 800d022:	f7ff fee3 	bl	800cdec <_printf_common>
 800d026:	3001      	adds	r0, #1
 800d028:	d14a      	bne.n	800d0c0 <_printf_i+0x1f0>
 800d02a:	f04f 30ff 	mov.w	r0, #4294967295
 800d02e:	b004      	add	sp, #16
 800d030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d034:	6823      	ldr	r3, [r4, #0]
 800d036:	f043 0320 	orr.w	r3, r3, #32
 800d03a:	6023      	str	r3, [r4, #0]
 800d03c:	2778      	movs	r7, #120	@ 0x78
 800d03e:	4832      	ldr	r0, [pc, #200]	@ (800d108 <_printf_i+0x238>)
 800d040:	6823      	ldr	r3, [r4, #0]
 800d042:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d046:	061f      	lsls	r7, r3, #24
 800d048:	6831      	ldr	r1, [r6, #0]
 800d04a:	f851 5b04 	ldr.w	r5, [r1], #4
 800d04e:	d402      	bmi.n	800d056 <_printf_i+0x186>
 800d050:	065f      	lsls	r7, r3, #25
 800d052:	bf48      	it	mi
 800d054:	b2ad      	uxthmi	r5, r5
 800d056:	6031      	str	r1, [r6, #0]
 800d058:	07d9      	lsls	r1, r3, #31
 800d05a:	bf44      	itt	mi
 800d05c:	f043 0320 	orrmi.w	r3, r3, #32
 800d060:	6023      	strmi	r3, [r4, #0]
 800d062:	b11d      	cbz	r5, 800d06c <_printf_i+0x19c>
 800d064:	2310      	movs	r3, #16
 800d066:	e7ad      	b.n	800cfc4 <_printf_i+0xf4>
 800d068:	4826      	ldr	r0, [pc, #152]	@ (800d104 <_printf_i+0x234>)
 800d06a:	e7e9      	b.n	800d040 <_printf_i+0x170>
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	f023 0320 	bic.w	r3, r3, #32
 800d072:	6023      	str	r3, [r4, #0]
 800d074:	e7f6      	b.n	800d064 <_printf_i+0x194>
 800d076:	4616      	mov	r6, r2
 800d078:	e7bd      	b.n	800cff6 <_printf_i+0x126>
 800d07a:	6833      	ldr	r3, [r6, #0]
 800d07c:	6825      	ldr	r5, [r4, #0]
 800d07e:	1d18      	adds	r0, r3, #4
 800d080:	6961      	ldr	r1, [r4, #20]
 800d082:	6030      	str	r0, [r6, #0]
 800d084:	062e      	lsls	r6, r5, #24
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	d501      	bpl.n	800d08e <_printf_i+0x1be>
 800d08a:	6019      	str	r1, [r3, #0]
 800d08c:	e002      	b.n	800d094 <_printf_i+0x1c4>
 800d08e:	0668      	lsls	r0, r5, #25
 800d090:	d5fb      	bpl.n	800d08a <_printf_i+0x1ba>
 800d092:	8019      	strh	r1, [r3, #0]
 800d094:	2300      	movs	r3, #0
 800d096:	4616      	mov	r6, r2
 800d098:	6123      	str	r3, [r4, #16]
 800d09a:	e7bc      	b.n	800d016 <_printf_i+0x146>
 800d09c:	6833      	ldr	r3, [r6, #0]
 800d09e:	2100      	movs	r1, #0
 800d0a0:	1d1a      	adds	r2, r3, #4
 800d0a2:	6032      	str	r2, [r6, #0]
 800d0a4:	681e      	ldr	r6, [r3, #0]
 800d0a6:	6862      	ldr	r2, [r4, #4]
 800d0a8:	4630      	mov	r0, r6
 800d0aa:	f000 fc1a 	bl	800d8e2 <memchr>
 800d0ae:	b108      	cbz	r0, 800d0b4 <_printf_i+0x1e4>
 800d0b0:	1b80      	subs	r0, r0, r6
 800d0b2:	6060      	str	r0, [r4, #4]
 800d0b4:	6863      	ldr	r3, [r4, #4]
 800d0b6:	6123      	str	r3, [r4, #16]
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d0be:	e7aa      	b.n	800d016 <_printf_i+0x146>
 800d0c0:	6923      	ldr	r3, [r4, #16]
 800d0c2:	4632      	mov	r2, r6
 800d0c4:	4649      	mov	r1, r9
 800d0c6:	4640      	mov	r0, r8
 800d0c8:	47d0      	blx	sl
 800d0ca:	3001      	adds	r0, #1
 800d0cc:	d0ad      	beq.n	800d02a <_printf_i+0x15a>
 800d0ce:	6823      	ldr	r3, [r4, #0]
 800d0d0:	079b      	lsls	r3, r3, #30
 800d0d2:	d413      	bmi.n	800d0fc <_printf_i+0x22c>
 800d0d4:	68e0      	ldr	r0, [r4, #12]
 800d0d6:	9b03      	ldr	r3, [sp, #12]
 800d0d8:	4298      	cmp	r0, r3
 800d0da:	bfb8      	it	lt
 800d0dc:	4618      	movlt	r0, r3
 800d0de:	e7a6      	b.n	800d02e <_printf_i+0x15e>
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	4632      	mov	r2, r6
 800d0e4:	4649      	mov	r1, r9
 800d0e6:	4640      	mov	r0, r8
 800d0e8:	47d0      	blx	sl
 800d0ea:	3001      	adds	r0, #1
 800d0ec:	d09d      	beq.n	800d02a <_printf_i+0x15a>
 800d0ee:	3501      	adds	r5, #1
 800d0f0:	68e3      	ldr	r3, [r4, #12]
 800d0f2:	9903      	ldr	r1, [sp, #12]
 800d0f4:	1a5b      	subs	r3, r3, r1
 800d0f6:	42ab      	cmp	r3, r5
 800d0f8:	dcf2      	bgt.n	800d0e0 <_printf_i+0x210>
 800d0fa:	e7eb      	b.n	800d0d4 <_printf_i+0x204>
 800d0fc:	2500      	movs	r5, #0
 800d0fe:	f104 0619 	add.w	r6, r4, #25
 800d102:	e7f5      	b.n	800d0f0 <_printf_i+0x220>
 800d104:	080110a6 	.word	0x080110a6
 800d108:	080110b7 	.word	0x080110b7

0800d10c <_scanf_float>:
 800d10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d110:	b087      	sub	sp, #28
 800d112:	4691      	mov	r9, r2
 800d114:	4680      	mov	r8, r0
 800d116:	460c      	mov	r4, r1
 800d118:	9303      	str	r3, [sp, #12]
 800d11a:	688b      	ldr	r3, [r1, #8]
 800d11c:	1e5a      	subs	r2, r3, #1
 800d11e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d122:	460a      	mov	r2, r1
 800d124:	bf89      	itett	hi
 800d126:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d12a:	f04f 0b00 	movls.w	fp, #0
 800d12e:	eb03 0b05 	addhi.w	fp, r3, r5
 800d132:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d136:	f04f 0500 	mov.w	r5, #0
 800d13a:	bf88      	it	hi
 800d13c:	608b      	strhi	r3, [r1, #8]
 800d13e:	680b      	ldr	r3, [r1, #0]
 800d140:	46aa      	mov	sl, r5
 800d142:	462f      	mov	r7, r5
 800d144:	9502      	str	r5, [sp, #8]
 800d146:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d14a:	f842 3b1c 	str.w	r3, [r2], #28
 800d14e:	4616      	mov	r6, r2
 800d150:	9201      	str	r2, [sp, #4]
 800d152:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d156:	68a2      	ldr	r2, [r4, #8]
 800d158:	b15a      	cbz	r2, 800d172 <_scanf_float+0x66>
 800d15a:	f8d9 3000 	ldr.w	r3, [r9]
 800d15e:	781b      	ldrb	r3, [r3, #0]
 800d160:	2b4e      	cmp	r3, #78	@ 0x4e
 800d162:	d863      	bhi.n	800d22c <_scanf_float+0x120>
 800d164:	2b40      	cmp	r3, #64	@ 0x40
 800d166:	d83b      	bhi.n	800d1e0 <_scanf_float+0xd4>
 800d168:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d16c:	b2c8      	uxtb	r0, r1
 800d16e:	280e      	cmp	r0, #14
 800d170:	d939      	bls.n	800d1e6 <_scanf_float+0xda>
 800d172:	b11f      	cbz	r7, 800d17c <_scanf_float+0x70>
 800d174:	6823      	ldr	r3, [r4, #0]
 800d176:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d17a:	6023      	str	r3, [r4, #0]
 800d17c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d180:	f1ba 0f01 	cmp.w	sl, #1
 800d184:	f200 8115 	bhi.w	800d3b2 <_scanf_float+0x2a6>
 800d188:	9b01      	ldr	r3, [sp, #4]
 800d18a:	429e      	cmp	r6, r3
 800d18c:	f200 8106 	bhi.w	800d39c <_scanf_float+0x290>
 800d190:	2001      	movs	r0, #1
 800d192:	b007      	add	sp, #28
 800d194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d198:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d19c:	2a0d      	cmp	r2, #13
 800d19e:	d8e8      	bhi.n	800d172 <_scanf_float+0x66>
 800d1a0:	a101      	add	r1, pc, #4	@ (adr r1, 800d1a8 <_scanf_float+0x9c>)
 800d1a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d1a6:	bf00      	nop
 800d1a8:	0800d2f1 	.word	0x0800d2f1
 800d1ac:	0800d173 	.word	0x0800d173
 800d1b0:	0800d173 	.word	0x0800d173
 800d1b4:	0800d173 	.word	0x0800d173
 800d1b8:	0800d34d 	.word	0x0800d34d
 800d1bc:	0800d327 	.word	0x0800d327
 800d1c0:	0800d173 	.word	0x0800d173
 800d1c4:	0800d173 	.word	0x0800d173
 800d1c8:	0800d2ff 	.word	0x0800d2ff
 800d1cc:	0800d173 	.word	0x0800d173
 800d1d0:	0800d173 	.word	0x0800d173
 800d1d4:	0800d173 	.word	0x0800d173
 800d1d8:	0800d173 	.word	0x0800d173
 800d1dc:	0800d2bb 	.word	0x0800d2bb
 800d1e0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d1e4:	e7da      	b.n	800d19c <_scanf_float+0x90>
 800d1e6:	290e      	cmp	r1, #14
 800d1e8:	d8c3      	bhi.n	800d172 <_scanf_float+0x66>
 800d1ea:	a001      	add	r0, pc, #4	@ (adr r0, 800d1f0 <_scanf_float+0xe4>)
 800d1ec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d1f0:	0800d2ab 	.word	0x0800d2ab
 800d1f4:	0800d173 	.word	0x0800d173
 800d1f8:	0800d2ab 	.word	0x0800d2ab
 800d1fc:	0800d33b 	.word	0x0800d33b
 800d200:	0800d173 	.word	0x0800d173
 800d204:	0800d24d 	.word	0x0800d24d
 800d208:	0800d291 	.word	0x0800d291
 800d20c:	0800d291 	.word	0x0800d291
 800d210:	0800d291 	.word	0x0800d291
 800d214:	0800d291 	.word	0x0800d291
 800d218:	0800d291 	.word	0x0800d291
 800d21c:	0800d291 	.word	0x0800d291
 800d220:	0800d291 	.word	0x0800d291
 800d224:	0800d291 	.word	0x0800d291
 800d228:	0800d291 	.word	0x0800d291
 800d22c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d22e:	d809      	bhi.n	800d244 <_scanf_float+0x138>
 800d230:	2b60      	cmp	r3, #96	@ 0x60
 800d232:	d8b1      	bhi.n	800d198 <_scanf_float+0x8c>
 800d234:	2b54      	cmp	r3, #84	@ 0x54
 800d236:	d07b      	beq.n	800d330 <_scanf_float+0x224>
 800d238:	2b59      	cmp	r3, #89	@ 0x59
 800d23a:	d19a      	bne.n	800d172 <_scanf_float+0x66>
 800d23c:	2d07      	cmp	r5, #7
 800d23e:	d198      	bne.n	800d172 <_scanf_float+0x66>
 800d240:	2508      	movs	r5, #8
 800d242:	e02f      	b.n	800d2a4 <_scanf_float+0x198>
 800d244:	2b74      	cmp	r3, #116	@ 0x74
 800d246:	d073      	beq.n	800d330 <_scanf_float+0x224>
 800d248:	2b79      	cmp	r3, #121	@ 0x79
 800d24a:	e7f6      	b.n	800d23a <_scanf_float+0x12e>
 800d24c:	6821      	ldr	r1, [r4, #0]
 800d24e:	05c8      	lsls	r0, r1, #23
 800d250:	d51e      	bpl.n	800d290 <_scanf_float+0x184>
 800d252:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d256:	3701      	adds	r7, #1
 800d258:	6021      	str	r1, [r4, #0]
 800d25a:	f1bb 0f00 	cmp.w	fp, #0
 800d25e:	d003      	beq.n	800d268 <_scanf_float+0x15c>
 800d260:	3201      	adds	r2, #1
 800d262:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d266:	60a2      	str	r2, [r4, #8]
 800d268:	68a3      	ldr	r3, [r4, #8]
 800d26a:	3b01      	subs	r3, #1
 800d26c:	60a3      	str	r3, [r4, #8]
 800d26e:	6923      	ldr	r3, [r4, #16]
 800d270:	3301      	adds	r3, #1
 800d272:	6123      	str	r3, [r4, #16]
 800d274:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d278:	3b01      	subs	r3, #1
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	f8c9 3004 	str.w	r3, [r9, #4]
 800d280:	f340 8083 	ble.w	800d38a <_scanf_float+0x27e>
 800d284:	f8d9 3000 	ldr.w	r3, [r9]
 800d288:	3301      	adds	r3, #1
 800d28a:	f8c9 3000 	str.w	r3, [r9]
 800d28e:	e762      	b.n	800d156 <_scanf_float+0x4a>
 800d290:	eb1a 0105 	adds.w	r1, sl, r5
 800d294:	f47f af6d 	bne.w	800d172 <_scanf_float+0x66>
 800d298:	6822      	ldr	r2, [r4, #0]
 800d29a:	460d      	mov	r5, r1
 800d29c:	468a      	mov	sl, r1
 800d29e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d2a2:	6022      	str	r2, [r4, #0]
 800d2a4:	f806 3b01 	strb.w	r3, [r6], #1
 800d2a8:	e7de      	b.n	800d268 <_scanf_float+0x15c>
 800d2aa:	6822      	ldr	r2, [r4, #0]
 800d2ac:	0610      	lsls	r0, r2, #24
 800d2ae:	f57f af60 	bpl.w	800d172 <_scanf_float+0x66>
 800d2b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d2b6:	6022      	str	r2, [r4, #0]
 800d2b8:	e7f4      	b.n	800d2a4 <_scanf_float+0x198>
 800d2ba:	f1ba 0f00 	cmp.w	sl, #0
 800d2be:	d10c      	bne.n	800d2da <_scanf_float+0x1ce>
 800d2c0:	b977      	cbnz	r7, 800d2e0 <_scanf_float+0x1d4>
 800d2c2:	6822      	ldr	r2, [r4, #0]
 800d2c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d2c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d2cc:	d108      	bne.n	800d2e0 <_scanf_float+0x1d4>
 800d2ce:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d2d2:	f04f 0a01 	mov.w	sl, #1
 800d2d6:	6022      	str	r2, [r4, #0]
 800d2d8:	e7e4      	b.n	800d2a4 <_scanf_float+0x198>
 800d2da:	f1ba 0f02 	cmp.w	sl, #2
 800d2de:	d051      	beq.n	800d384 <_scanf_float+0x278>
 800d2e0:	2d01      	cmp	r5, #1
 800d2e2:	d002      	beq.n	800d2ea <_scanf_float+0x1de>
 800d2e4:	2d04      	cmp	r5, #4
 800d2e6:	f47f af44 	bne.w	800d172 <_scanf_float+0x66>
 800d2ea:	3501      	adds	r5, #1
 800d2ec:	b2ed      	uxtb	r5, r5
 800d2ee:	e7d9      	b.n	800d2a4 <_scanf_float+0x198>
 800d2f0:	f1ba 0f01 	cmp.w	sl, #1
 800d2f4:	f47f af3d 	bne.w	800d172 <_scanf_float+0x66>
 800d2f8:	f04f 0a02 	mov.w	sl, #2
 800d2fc:	e7d2      	b.n	800d2a4 <_scanf_float+0x198>
 800d2fe:	b975      	cbnz	r5, 800d31e <_scanf_float+0x212>
 800d300:	2f00      	cmp	r7, #0
 800d302:	f47f af37 	bne.w	800d174 <_scanf_float+0x68>
 800d306:	6822      	ldr	r2, [r4, #0]
 800d308:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d30c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d310:	f040 8103 	bne.w	800d51a <_scanf_float+0x40e>
 800d314:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d318:	2501      	movs	r5, #1
 800d31a:	6022      	str	r2, [r4, #0]
 800d31c:	e7c2      	b.n	800d2a4 <_scanf_float+0x198>
 800d31e:	2d03      	cmp	r5, #3
 800d320:	d0e3      	beq.n	800d2ea <_scanf_float+0x1de>
 800d322:	2d05      	cmp	r5, #5
 800d324:	e7df      	b.n	800d2e6 <_scanf_float+0x1da>
 800d326:	2d02      	cmp	r5, #2
 800d328:	f47f af23 	bne.w	800d172 <_scanf_float+0x66>
 800d32c:	2503      	movs	r5, #3
 800d32e:	e7b9      	b.n	800d2a4 <_scanf_float+0x198>
 800d330:	2d06      	cmp	r5, #6
 800d332:	f47f af1e 	bne.w	800d172 <_scanf_float+0x66>
 800d336:	2507      	movs	r5, #7
 800d338:	e7b4      	b.n	800d2a4 <_scanf_float+0x198>
 800d33a:	6822      	ldr	r2, [r4, #0]
 800d33c:	0591      	lsls	r1, r2, #22
 800d33e:	f57f af18 	bpl.w	800d172 <_scanf_float+0x66>
 800d342:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d346:	9702      	str	r7, [sp, #8]
 800d348:	6022      	str	r2, [r4, #0]
 800d34a:	e7ab      	b.n	800d2a4 <_scanf_float+0x198>
 800d34c:	6822      	ldr	r2, [r4, #0]
 800d34e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d352:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d356:	d005      	beq.n	800d364 <_scanf_float+0x258>
 800d358:	0550      	lsls	r0, r2, #21
 800d35a:	f57f af0a 	bpl.w	800d172 <_scanf_float+0x66>
 800d35e:	2f00      	cmp	r7, #0
 800d360:	f000 80db 	beq.w	800d51a <_scanf_float+0x40e>
 800d364:	0591      	lsls	r1, r2, #22
 800d366:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d36a:	bf58      	it	pl
 800d36c:	9902      	ldrpl	r1, [sp, #8]
 800d36e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d372:	bf58      	it	pl
 800d374:	1a79      	subpl	r1, r7, r1
 800d376:	6022      	str	r2, [r4, #0]
 800d378:	f04f 0700 	mov.w	r7, #0
 800d37c:	bf58      	it	pl
 800d37e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d382:	e78f      	b.n	800d2a4 <_scanf_float+0x198>
 800d384:	f04f 0a03 	mov.w	sl, #3
 800d388:	e78c      	b.n	800d2a4 <_scanf_float+0x198>
 800d38a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d38e:	4649      	mov	r1, r9
 800d390:	4640      	mov	r0, r8
 800d392:	4798      	blx	r3
 800d394:	2800      	cmp	r0, #0
 800d396:	f43f aede 	beq.w	800d156 <_scanf_float+0x4a>
 800d39a:	e6ea      	b.n	800d172 <_scanf_float+0x66>
 800d39c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3a0:	464a      	mov	r2, r9
 800d3a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d3a6:	4640      	mov	r0, r8
 800d3a8:	4798      	blx	r3
 800d3aa:	6923      	ldr	r3, [r4, #16]
 800d3ac:	3b01      	subs	r3, #1
 800d3ae:	6123      	str	r3, [r4, #16]
 800d3b0:	e6ea      	b.n	800d188 <_scanf_float+0x7c>
 800d3b2:	1e6b      	subs	r3, r5, #1
 800d3b4:	2b06      	cmp	r3, #6
 800d3b6:	d824      	bhi.n	800d402 <_scanf_float+0x2f6>
 800d3b8:	2d02      	cmp	r5, #2
 800d3ba:	d836      	bhi.n	800d42a <_scanf_float+0x31e>
 800d3bc:	9b01      	ldr	r3, [sp, #4]
 800d3be:	429e      	cmp	r6, r3
 800d3c0:	f67f aee6 	bls.w	800d190 <_scanf_float+0x84>
 800d3c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3c8:	464a      	mov	r2, r9
 800d3ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d3ce:	4640      	mov	r0, r8
 800d3d0:	4798      	blx	r3
 800d3d2:	6923      	ldr	r3, [r4, #16]
 800d3d4:	3b01      	subs	r3, #1
 800d3d6:	6123      	str	r3, [r4, #16]
 800d3d8:	e7f0      	b.n	800d3bc <_scanf_float+0x2b0>
 800d3da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3de:	464a      	mov	r2, r9
 800d3e0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d3e4:	4640      	mov	r0, r8
 800d3e6:	4798      	blx	r3
 800d3e8:	6923      	ldr	r3, [r4, #16]
 800d3ea:	3b01      	subs	r3, #1
 800d3ec:	6123      	str	r3, [r4, #16]
 800d3ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d3f2:	fa5f fa8a 	uxtb.w	sl, sl
 800d3f6:	f1ba 0f02 	cmp.w	sl, #2
 800d3fa:	d1ee      	bne.n	800d3da <_scanf_float+0x2ce>
 800d3fc:	3d03      	subs	r5, #3
 800d3fe:	b2ed      	uxtb	r5, r5
 800d400:	1b76      	subs	r6, r6, r5
 800d402:	6823      	ldr	r3, [r4, #0]
 800d404:	05da      	lsls	r2, r3, #23
 800d406:	d52f      	bpl.n	800d468 <_scanf_float+0x35c>
 800d408:	055b      	lsls	r3, r3, #21
 800d40a:	d511      	bpl.n	800d430 <_scanf_float+0x324>
 800d40c:	9b01      	ldr	r3, [sp, #4]
 800d40e:	429e      	cmp	r6, r3
 800d410:	f67f aebe 	bls.w	800d190 <_scanf_float+0x84>
 800d414:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d418:	464a      	mov	r2, r9
 800d41a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d41e:	4640      	mov	r0, r8
 800d420:	4798      	blx	r3
 800d422:	6923      	ldr	r3, [r4, #16]
 800d424:	3b01      	subs	r3, #1
 800d426:	6123      	str	r3, [r4, #16]
 800d428:	e7f0      	b.n	800d40c <_scanf_float+0x300>
 800d42a:	46aa      	mov	sl, r5
 800d42c:	46b3      	mov	fp, r6
 800d42e:	e7de      	b.n	800d3ee <_scanf_float+0x2e2>
 800d430:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d434:	1e75      	subs	r5, r6, #1
 800d436:	6923      	ldr	r3, [r4, #16]
 800d438:	2965      	cmp	r1, #101	@ 0x65
 800d43a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d43e:	6123      	str	r3, [r4, #16]
 800d440:	d00c      	beq.n	800d45c <_scanf_float+0x350>
 800d442:	2945      	cmp	r1, #69	@ 0x45
 800d444:	d00a      	beq.n	800d45c <_scanf_float+0x350>
 800d446:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d44a:	464a      	mov	r2, r9
 800d44c:	4640      	mov	r0, r8
 800d44e:	1eb5      	subs	r5, r6, #2
 800d450:	4798      	blx	r3
 800d452:	6923      	ldr	r3, [r4, #16]
 800d454:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d458:	3b01      	subs	r3, #1
 800d45a:	6123      	str	r3, [r4, #16]
 800d45c:	462e      	mov	r6, r5
 800d45e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d462:	464a      	mov	r2, r9
 800d464:	4640      	mov	r0, r8
 800d466:	4798      	blx	r3
 800d468:	6822      	ldr	r2, [r4, #0]
 800d46a:	f012 0210 	ands.w	r2, r2, #16
 800d46e:	d001      	beq.n	800d474 <_scanf_float+0x368>
 800d470:	2000      	movs	r0, #0
 800d472:	e68e      	b.n	800d192 <_scanf_float+0x86>
 800d474:	7032      	strb	r2, [r6, #0]
 800d476:	6823      	ldr	r3, [r4, #0]
 800d478:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d47c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d480:	d125      	bne.n	800d4ce <_scanf_float+0x3c2>
 800d482:	9b02      	ldr	r3, [sp, #8]
 800d484:	429f      	cmp	r7, r3
 800d486:	d00a      	beq.n	800d49e <_scanf_float+0x392>
 800d488:	1bda      	subs	r2, r3, r7
 800d48a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d48e:	4924      	ldr	r1, [pc, #144]	@ (800d520 <_scanf_float+0x414>)
 800d490:	429e      	cmp	r6, r3
 800d492:	bf28      	it	cs
 800d494:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d498:	4630      	mov	r0, r6
 800d49a:	f000 f93d 	bl	800d718 <siprintf>
 800d49e:	2200      	movs	r2, #0
 800d4a0:	9901      	ldr	r1, [sp, #4]
 800d4a2:	4640      	mov	r0, r8
 800d4a4:	f002 fc4c 	bl	800fd40 <_strtod_r>
 800d4a8:	6821      	ldr	r1, [r4, #0]
 800d4aa:	9b03      	ldr	r3, [sp, #12]
 800d4ac:	f011 0f02 	tst.w	r1, #2
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	ec57 6b10 	vmov	r6, r7, d0
 800d4b6:	f103 0204 	add.w	r2, r3, #4
 800d4ba:	d015      	beq.n	800d4e8 <_scanf_float+0x3dc>
 800d4bc:	9903      	ldr	r1, [sp, #12]
 800d4be:	600a      	str	r2, [r1, #0]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	e9c3 6700 	strd	r6, r7, [r3]
 800d4c6:	68e3      	ldr	r3, [r4, #12]
 800d4c8:	3301      	adds	r3, #1
 800d4ca:	60e3      	str	r3, [r4, #12]
 800d4cc:	e7d0      	b.n	800d470 <_scanf_float+0x364>
 800d4ce:	9b04      	ldr	r3, [sp, #16]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d0e4      	beq.n	800d49e <_scanf_float+0x392>
 800d4d4:	9905      	ldr	r1, [sp, #20]
 800d4d6:	230a      	movs	r3, #10
 800d4d8:	4640      	mov	r0, r8
 800d4da:	3101      	adds	r1, #1
 800d4dc:	f002 fcb0 	bl	800fe40 <_strtol_r>
 800d4e0:	9b04      	ldr	r3, [sp, #16]
 800d4e2:	9e05      	ldr	r6, [sp, #20]
 800d4e4:	1ac2      	subs	r2, r0, r3
 800d4e6:	e7d0      	b.n	800d48a <_scanf_float+0x37e>
 800d4e8:	f011 0f04 	tst.w	r1, #4
 800d4ec:	9903      	ldr	r1, [sp, #12]
 800d4ee:	600a      	str	r2, [r1, #0]
 800d4f0:	d1e6      	bne.n	800d4c0 <_scanf_float+0x3b4>
 800d4f2:	681d      	ldr	r5, [r3, #0]
 800d4f4:	4632      	mov	r2, r6
 800d4f6:	463b      	mov	r3, r7
 800d4f8:	4630      	mov	r0, r6
 800d4fa:	4639      	mov	r1, r7
 800d4fc:	f7f3 fb26 	bl	8000b4c <__aeabi_dcmpun>
 800d500:	b128      	cbz	r0, 800d50e <_scanf_float+0x402>
 800d502:	4808      	ldr	r0, [pc, #32]	@ (800d524 <_scanf_float+0x418>)
 800d504:	f000 f9fc 	bl	800d900 <nanf>
 800d508:	ed85 0a00 	vstr	s0, [r5]
 800d50c:	e7db      	b.n	800d4c6 <_scanf_float+0x3ba>
 800d50e:	4630      	mov	r0, r6
 800d510:	4639      	mov	r1, r7
 800d512:	f7f3 fb79 	bl	8000c08 <__aeabi_d2f>
 800d516:	6028      	str	r0, [r5, #0]
 800d518:	e7d5      	b.n	800d4c6 <_scanf_float+0x3ba>
 800d51a:	2700      	movs	r7, #0
 800d51c:	e62e      	b.n	800d17c <_scanf_float+0x70>
 800d51e:	bf00      	nop
 800d520:	080110c8 	.word	0x080110c8
 800d524:	08011209 	.word	0x08011209

0800d528 <std>:
 800d528:	2300      	movs	r3, #0
 800d52a:	b510      	push	{r4, lr}
 800d52c:	4604      	mov	r4, r0
 800d52e:	6083      	str	r3, [r0, #8]
 800d530:	8181      	strh	r1, [r0, #12]
 800d532:	4619      	mov	r1, r3
 800d534:	6643      	str	r3, [r0, #100]	@ 0x64
 800d536:	81c2      	strh	r2, [r0, #14]
 800d538:	2208      	movs	r2, #8
 800d53a:	6183      	str	r3, [r0, #24]
 800d53c:	e9c0 3300 	strd	r3, r3, [r0]
 800d540:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d544:	305c      	adds	r0, #92	@ 0x5c
 800d546:	f000 f94c 	bl	800d7e2 <memset>
 800d54a:	4b0d      	ldr	r3, [pc, #52]	@ (800d580 <std+0x58>)
 800d54c:	6224      	str	r4, [r4, #32]
 800d54e:	6263      	str	r3, [r4, #36]	@ 0x24
 800d550:	4b0c      	ldr	r3, [pc, #48]	@ (800d584 <std+0x5c>)
 800d552:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d554:	4b0c      	ldr	r3, [pc, #48]	@ (800d588 <std+0x60>)
 800d556:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d558:	4b0c      	ldr	r3, [pc, #48]	@ (800d58c <std+0x64>)
 800d55a:	6323      	str	r3, [r4, #48]	@ 0x30
 800d55c:	4b0c      	ldr	r3, [pc, #48]	@ (800d590 <std+0x68>)
 800d55e:	429c      	cmp	r4, r3
 800d560:	d006      	beq.n	800d570 <std+0x48>
 800d562:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d566:	4294      	cmp	r4, r2
 800d568:	d002      	beq.n	800d570 <std+0x48>
 800d56a:	33d0      	adds	r3, #208	@ 0xd0
 800d56c:	429c      	cmp	r4, r3
 800d56e:	d105      	bne.n	800d57c <std+0x54>
 800d570:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d578:	f000 b9b0 	b.w	800d8dc <__retarget_lock_init_recursive>
 800d57c:	bd10      	pop	{r4, pc}
 800d57e:	bf00      	nop
 800d580:	0800d75d 	.word	0x0800d75d
 800d584:	0800d77f 	.word	0x0800d77f
 800d588:	0800d7b7 	.word	0x0800d7b7
 800d58c:	0800d7db 	.word	0x0800d7db
 800d590:	20000418 	.word	0x20000418

0800d594 <stdio_exit_handler>:
 800d594:	4a02      	ldr	r2, [pc, #8]	@ (800d5a0 <stdio_exit_handler+0xc>)
 800d596:	4903      	ldr	r1, [pc, #12]	@ (800d5a4 <stdio_exit_handler+0x10>)
 800d598:	4803      	ldr	r0, [pc, #12]	@ (800d5a8 <stdio_exit_handler+0x14>)
 800d59a:	f000 b869 	b.w	800d670 <_fwalk_sglue>
 800d59e:	bf00      	nop
 800d5a0:	2000000c 	.word	0x2000000c
 800d5a4:	080101fd 	.word	0x080101fd
 800d5a8:	2000001c 	.word	0x2000001c

0800d5ac <cleanup_stdio>:
 800d5ac:	6841      	ldr	r1, [r0, #4]
 800d5ae:	4b0c      	ldr	r3, [pc, #48]	@ (800d5e0 <cleanup_stdio+0x34>)
 800d5b0:	4299      	cmp	r1, r3
 800d5b2:	b510      	push	{r4, lr}
 800d5b4:	4604      	mov	r4, r0
 800d5b6:	d001      	beq.n	800d5bc <cleanup_stdio+0x10>
 800d5b8:	f002 fe20 	bl	80101fc <_fflush_r>
 800d5bc:	68a1      	ldr	r1, [r4, #8]
 800d5be:	4b09      	ldr	r3, [pc, #36]	@ (800d5e4 <cleanup_stdio+0x38>)
 800d5c0:	4299      	cmp	r1, r3
 800d5c2:	d002      	beq.n	800d5ca <cleanup_stdio+0x1e>
 800d5c4:	4620      	mov	r0, r4
 800d5c6:	f002 fe19 	bl	80101fc <_fflush_r>
 800d5ca:	68e1      	ldr	r1, [r4, #12]
 800d5cc:	4b06      	ldr	r3, [pc, #24]	@ (800d5e8 <cleanup_stdio+0x3c>)
 800d5ce:	4299      	cmp	r1, r3
 800d5d0:	d004      	beq.n	800d5dc <cleanup_stdio+0x30>
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5d8:	f002 be10 	b.w	80101fc <_fflush_r>
 800d5dc:	bd10      	pop	{r4, pc}
 800d5de:	bf00      	nop
 800d5e0:	20000418 	.word	0x20000418
 800d5e4:	20000480 	.word	0x20000480
 800d5e8:	200004e8 	.word	0x200004e8

0800d5ec <global_stdio_init.part.0>:
 800d5ec:	b510      	push	{r4, lr}
 800d5ee:	4b0b      	ldr	r3, [pc, #44]	@ (800d61c <global_stdio_init.part.0+0x30>)
 800d5f0:	2104      	movs	r1, #4
 800d5f2:	4c0b      	ldr	r4, [pc, #44]	@ (800d620 <global_stdio_init.part.0+0x34>)
 800d5f4:	4a0b      	ldr	r2, [pc, #44]	@ (800d624 <global_stdio_init.part.0+0x38>)
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	601a      	str	r2, [r3, #0]
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	f7ff ff94 	bl	800d528 <std>
 800d600:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d604:	2201      	movs	r2, #1
 800d606:	2109      	movs	r1, #9
 800d608:	f7ff ff8e 	bl	800d528 <std>
 800d60c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d610:	2202      	movs	r2, #2
 800d612:	2112      	movs	r1, #18
 800d614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d618:	f7ff bf86 	b.w	800d528 <std>
 800d61c:	20000550 	.word	0x20000550
 800d620:	20000418 	.word	0x20000418
 800d624:	0800d595 	.word	0x0800d595

0800d628 <__sfp_lock_acquire>:
 800d628:	4801      	ldr	r0, [pc, #4]	@ (800d630 <__sfp_lock_acquire+0x8>)
 800d62a:	f000 b958 	b.w	800d8de <__retarget_lock_acquire_recursive>
 800d62e:	bf00      	nop
 800d630:	20000559 	.word	0x20000559

0800d634 <__sfp_lock_release>:
 800d634:	4801      	ldr	r0, [pc, #4]	@ (800d63c <__sfp_lock_release+0x8>)
 800d636:	f000 b953 	b.w	800d8e0 <__retarget_lock_release_recursive>
 800d63a:	bf00      	nop
 800d63c:	20000559 	.word	0x20000559

0800d640 <__sinit>:
 800d640:	b510      	push	{r4, lr}
 800d642:	4604      	mov	r4, r0
 800d644:	f7ff fff0 	bl	800d628 <__sfp_lock_acquire>
 800d648:	6a23      	ldr	r3, [r4, #32]
 800d64a:	b11b      	cbz	r3, 800d654 <__sinit+0x14>
 800d64c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d650:	f7ff bff0 	b.w	800d634 <__sfp_lock_release>
 800d654:	4b04      	ldr	r3, [pc, #16]	@ (800d668 <__sinit+0x28>)
 800d656:	6223      	str	r3, [r4, #32]
 800d658:	4b04      	ldr	r3, [pc, #16]	@ (800d66c <__sinit+0x2c>)
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d1f5      	bne.n	800d64c <__sinit+0xc>
 800d660:	f7ff ffc4 	bl	800d5ec <global_stdio_init.part.0>
 800d664:	e7f2      	b.n	800d64c <__sinit+0xc>
 800d666:	bf00      	nop
 800d668:	0800d5ad 	.word	0x0800d5ad
 800d66c:	20000550 	.word	0x20000550

0800d670 <_fwalk_sglue>:
 800d670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d674:	4607      	mov	r7, r0
 800d676:	4688      	mov	r8, r1
 800d678:	4614      	mov	r4, r2
 800d67a:	2600      	movs	r6, #0
 800d67c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d680:	f1b9 0901 	subs.w	r9, r9, #1
 800d684:	d505      	bpl.n	800d692 <_fwalk_sglue+0x22>
 800d686:	6824      	ldr	r4, [r4, #0]
 800d688:	2c00      	cmp	r4, #0
 800d68a:	d1f7      	bne.n	800d67c <_fwalk_sglue+0xc>
 800d68c:	4630      	mov	r0, r6
 800d68e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d692:	89ab      	ldrh	r3, [r5, #12]
 800d694:	2b01      	cmp	r3, #1
 800d696:	d907      	bls.n	800d6a8 <_fwalk_sglue+0x38>
 800d698:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d69c:	3301      	adds	r3, #1
 800d69e:	d003      	beq.n	800d6a8 <_fwalk_sglue+0x38>
 800d6a0:	4629      	mov	r1, r5
 800d6a2:	4638      	mov	r0, r7
 800d6a4:	47c0      	blx	r8
 800d6a6:	4306      	orrs	r6, r0
 800d6a8:	3568      	adds	r5, #104	@ 0x68
 800d6aa:	e7e9      	b.n	800d680 <_fwalk_sglue+0x10>

0800d6ac <sniprintf>:
 800d6ac:	b40c      	push	{r2, r3}
 800d6ae:	4b19      	ldr	r3, [pc, #100]	@ (800d714 <sniprintf+0x68>)
 800d6b0:	b530      	push	{r4, r5, lr}
 800d6b2:	1e0c      	subs	r4, r1, #0
 800d6b4:	b09d      	sub	sp, #116	@ 0x74
 800d6b6:	681d      	ldr	r5, [r3, #0]
 800d6b8:	da08      	bge.n	800d6cc <sniprintf+0x20>
 800d6ba:	238b      	movs	r3, #139	@ 0x8b
 800d6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d6c0:	602b      	str	r3, [r5, #0]
 800d6c2:	b01d      	add	sp, #116	@ 0x74
 800d6c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d6c8:	b002      	add	sp, #8
 800d6ca:	4770      	bx	lr
 800d6cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d6d0:	9002      	str	r0, [sp, #8]
 800d6d2:	9006      	str	r0, [sp, #24]
 800d6d4:	a902      	add	r1, sp, #8
 800d6d6:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d6da:	f04f 0300 	mov.w	r3, #0
 800d6de:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d6e0:	4628      	mov	r0, r5
 800d6e2:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d6e4:	bf14      	ite	ne
 800d6e6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d6ea:	4623      	moveq	r3, r4
 800d6ec:	9304      	str	r3, [sp, #16]
 800d6ee:	9307      	str	r3, [sp, #28]
 800d6f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d6f4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d6f8:	ab21      	add	r3, sp, #132	@ 0x84
 800d6fa:	9301      	str	r3, [sp, #4]
 800d6fc:	f002 fbfe 	bl	800fefc <_svfiprintf_r>
 800d700:	1c43      	adds	r3, r0, #1
 800d702:	bfbc      	itt	lt
 800d704:	238b      	movlt	r3, #139	@ 0x8b
 800d706:	602b      	strlt	r3, [r5, #0]
 800d708:	2c00      	cmp	r4, #0
 800d70a:	d0da      	beq.n	800d6c2 <sniprintf+0x16>
 800d70c:	9b02      	ldr	r3, [sp, #8]
 800d70e:	2200      	movs	r2, #0
 800d710:	701a      	strb	r2, [r3, #0]
 800d712:	e7d6      	b.n	800d6c2 <sniprintf+0x16>
 800d714:	20000018 	.word	0x20000018

0800d718 <siprintf>:
 800d718:	b40e      	push	{r1, r2, r3}
 800d71a:	b510      	push	{r4, lr}
 800d71c:	b09d      	sub	sp, #116	@ 0x74
 800d71e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d722:	2400      	movs	r4, #0
 800d724:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d726:	9002      	str	r0, [sp, #8]
 800d728:	9006      	str	r0, [sp, #24]
 800d72a:	9107      	str	r1, [sp, #28]
 800d72c:	9104      	str	r1, [sp, #16]
 800d72e:	4809      	ldr	r0, [pc, #36]	@ (800d754 <siprintf+0x3c>)
 800d730:	4909      	ldr	r1, [pc, #36]	@ (800d758 <siprintf+0x40>)
 800d732:	f853 2b04 	ldr.w	r2, [r3], #4
 800d736:	9105      	str	r1, [sp, #20]
 800d738:	a902      	add	r1, sp, #8
 800d73a:	6800      	ldr	r0, [r0, #0]
 800d73c:	9301      	str	r3, [sp, #4]
 800d73e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d740:	f002 fbdc 	bl	800fefc <_svfiprintf_r>
 800d744:	9b02      	ldr	r3, [sp, #8]
 800d746:	701c      	strb	r4, [r3, #0]
 800d748:	b01d      	add	sp, #116	@ 0x74
 800d74a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d74e:	b003      	add	sp, #12
 800d750:	4770      	bx	lr
 800d752:	bf00      	nop
 800d754:	20000018 	.word	0x20000018
 800d758:	ffff0208 	.word	0xffff0208

0800d75c <__sread>:
 800d75c:	b510      	push	{r4, lr}
 800d75e:	460c      	mov	r4, r1
 800d760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d764:	f000 f86c 	bl	800d840 <_read_r>
 800d768:	2800      	cmp	r0, #0
 800d76a:	bfab      	itete	ge
 800d76c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d76e:	89a3      	ldrhlt	r3, [r4, #12]
 800d770:	181b      	addge	r3, r3, r0
 800d772:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d776:	bfac      	ite	ge
 800d778:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d77a:	81a3      	strhlt	r3, [r4, #12]
 800d77c:	bd10      	pop	{r4, pc}

0800d77e <__swrite>:
 800d77e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d782:	461f      	mov	r7, r3
 800d784:	898b      	ldrh	r3, [r1, #12]
 800d786:	4605      	mov	r5, r0
 800d788:	460c      	mov	r4, r1
 800d78a:	05db      	lsls	r3, r3, #23
 800d78c:	4616      	mov	r6, r2
 800d78e:	d505      	bpl.n	800d79c <__swrite+0x1e>
 800d790:	2302      	movs	r3, #2
 800d792:	2200      	movs	r2, #0
 800d794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d798:	f000 f840 	bl	800d81c <_lseek_r>
 800d79c:	89a3      	ldrh	r3, [r4, #12]
 800d79e:	4632      	mov	r2, r6
 800d7a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7a4:	4628      	mov	r0, r5
 800d7a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d7aa:	81a3      	strh	r3, [r4, #12]
 800d7ac:	463b      	mov	r3, r7
 800d7ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7b2:	f000 b857 	b.w	800d864 <_write_r>

0800d7b6 <__sseek>:
 800d7b6:	b510      	push	{r4, lr}
 800d7b8:	460c      	mov	r4, r1
 800d7ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7be:	f000 f82d 	bl	800d81c <_lseek_r>
 800d7c2:	1c43      	adds	r3, r0, #1
 800d7c4:	89a3      	ldrh	r3, [r4, #12]
 800d7c6:	bf15      	itete	ne
 800d7c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d7ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d7ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d7d2:	81a3      	strheq	r3, [r4, #12]
 800d7d4:	bf18      	it	ne
 800d7d6:	81a3      	strhne	r3, [r4, #12]
 800d7d8:	bd10      	pop	{r4, pc}

0800d7da <__sclose>:
 800d7da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7de:	f000 b80d 	b.w	800d7fc <_close_r>

0800d7e2 <memset>:
 800d7e2:	4402      	add	r2, r0
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	4293      	cmp	r3, r2
 800d7e8:	d100      	bne.n	800d7ec <memset+0xa>
 800d7ea:	4770      	bx	lr
 800d7ec:	f803 1b01 	strb.w	r1, [r3], #1
 800d7f0:	e7f9      	b.n	800d7e6 <memset+0x4>
	...

0800d7f4 <_localeconv_r>:
 800d7f4:	4800      	ldr	r0, [pc, #0]	@ (800d7f8 <_localeconv_r+0x4>)
 800d7f6:	4770      	bx	lr
 800d7f8:	20000158 	.word	0x20000158

0800d7fc <_close_r>:
 800d7fc:	b538      	push	{r3, r4, r5, lr}
 800d7fe:	2300      	movs	r3, #0
 800d800:	4d05      	ldr	r5, [pc, #20]	@ (800d818 <_close_r+0x1c>)
 800d802:	4604      	mov	r4, r0
 800d804:	4608      	mov	r0, r1
 800d806:	602b      	str	r3, [r5, #0]
 800d808:	f7f4 f84a 	bl	80018a0 <_close>
 800d80c:	1c43      	adds	r3, r0, #1
 800d80e:	d102      	bne.n	800d816 <_close_r+0x1a>
 800d810:	682b      	ldr	r3, [r5, #0]
 800d812:	b103      	cbz	r3, 800d816 <_close_r+0x1a>
 800d814:	6023      	str	r3, [r4, #0]
 800d816:	bd38      	pop	{r3, r4, r5, pc}
 800d818:	20000554 	.word	0x20000554

0800d81c <_lseek_r>:
 800d81c:	b538      	push	{r3, r4, r5, lr}
 800d81e:	4604      	mov	r4, r0
 800d820:	4d06      	ldr	r5, [pc, #24]	@ (800d83c <_lseek_r+0x20>)
 800d822:	4608      	mov	r0, r1
 800d824:	4611      	mov	r1, r2
 800d826:	2200      	movs	r2, #0
 800d828:	602a      	str	r2, [r5, #0]
 800d82a:	461a      	mov	r2, r3
 800d82c:	f7f4 f85f 	bl	80018ee <_lseek>
 800d830:	1c43      	adds	r3, r0, #1
 800d832:	d102      	bne.n	800d83a <_lseek_r+0x1e>
 800d834:	682b      	ldr	r3, [r5, #0]
 800d836:	b103      	cbz	r3, 800d83a <_lseek_r+0x1e>
 800d838:	6023      	str	r3, [r4, #0]
 800d83a:	bd38      	pop	{r3, r4, r5, pc}
 800d83c:	20000554 	.word	0x20000554

0800d840 <_read_r>:
 800d840:	b538      	push	{r3, r4, r5, lr}
 800d842:	4604      	mov	r4, r0
 800d844:	4d06      	ldr	r5, [pc, #24]	@ (800d860 <_read_r+0x20>)
 800d846:	4608      	mov	r0, r1
 800d848:	4611      	mov	r1, r2
 800d84a:	2200      	movs	r2, #0
 800d84c:	602a      	str	r2, [r5, #0]
 800d84e:	461a      	mov	r2, r3
 800d850:	f7f3 ffed 	bl	800182e <_read>
 800d854:	1c43      	adds	r3, r0, #1
 800d856:	d102      	bne.n	800d85e <_read_r+0x1e>
 800d858:	682b      	ldr	r3, [r5, #0]
 800d85a:	b103      	cbz	r3, 800d85e <_read_r+0x1e>
 800d85c:	6023      	str	r3, [r4, #0]
 800d85e:	bd38      	pop	{r3, r4, r5, pc}
 800d860:	20000554 	.word	0x20000554

0800d864 <_write_r>:
 800d864:	b538      	push	{r3, r4, r5, lr}
 800d866:	4604      	mov	r4, r0
 800d868:	4d06      	ldr	r5, [pc, #24]	@ (800d884 <_write_r+0x20>)
 800d86a:	4608      	mov	r0, r1
 800d86c:	4611      	mov	r1, r2
 800d86e:	2200      	movs	r2, #0
 800d870:	602a      	str	r2, [r5, #0]
 800d872:	461a      	mov	r2, r3
 800d874:	f7f3 fff8 	bl	8001868 <_write>
 800d878:	1c43      	adds	r3, r0, #1
 800d87a:	d102      	bne.n	800d882 <_write_r+0x1e>
 800d87c:	682b      	ldr	r3, [r5, #0]
 800d87e:	b103      	cbz	r3, 800d882 <_write_r+0x1e>
 800d880:	6023      	str	r3, [r4, #0]
 800d882:	bd38      	pop	{r3, r4, r5, pc}
 800d884:	20000554 	.word	0x20000554

0800d888 <__errno>:
 800d888:	4b01      	ldr	r3, [pc, #4]	@ (800d890 <__errno+0x8>)
 800d88a:	6818      	ldr	r0, [r3, #0]
 800d88c:	4770      	bx	lr
 800d88e:	bf00      	nop
 800d890:	20000018 	.word	0x20000018

0800d894 <__libc_init_array>:
 800d894:	b570      	push	{r4, r5, r6, lr}
 800d896:	4d0d      	ldr	r5, [pc, #52]	@ (800d8cc <__libc_init_array+0x38>)
 800d898:	2600      	movs	r6, #0
 800d89a:	4c0d      	ldr	r4, [pc, #52]	@ (800d8d0 <__libc_init_array+0x3c>)
 800d89c:	1b64      	subs	r4, r4, r5
 800d89e:	10a4      	asrs	r4, r4, #2
 800d8a0:	42a6      	cmp	r6, r4
 800d8a2:	d109      	bne.n	800d8b8 <__libc_init_array+0x24>
 800d8a4:	4d0b      	ldr	r5, [pc, #44]	@ (800d8d4 <__libc_init_array+0x40>)
 800d8a6:	2600      	movs	r6, #0
 800d8a8:	4c0b      	ldr	r4, [pc, #44]	@ (800d8d8 <__libc_init_array+0x44>)
 800d8aa:	f003 fb93 	bl	8010fd4 <_init>
 800d8ae:	1b64      	subs	r4, r4, r5
 800d8b0:	10a4      	asrs	r4, r4, #2
 800d8b2:	42a6      	cmp	r6, r4
 800d8b4:	d105      	bne.n	800d8c2 <__libc_init_array+0x2e>
 800d8b6:	bd70      	pop	{r4, r5, r6, pc}
 800d8b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8bc:	3601      	adds	r6, #1
 800d8be:	4798      	blx	r3
 800d8c0:	e7ee      	b.n	800d8a0 <__libc_init_array+0xc>
 800d8c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8c6:	3601      	adds	r6, #1
 800d8c8:	4798      	blx	r3
 800d8ca:	e7f2      	b.n	800d8b2 <__libc_init_array+0x1e>
 800d8cc:	080114c4 	.word	0x080114c4
 800d8d0:	080114c4 	.word	0x080114c4
 800d8d4:	080114c4 	.word	0x080114c4
 800d8d8:	080114c8 	.word	0x080114c8

0800d8dc <__retarget_lock_init_recursive>:
 800d8dc:	4770      	bx	lr

0800d8de <__retarget_lock_acquire_recursive>:
 800d8de:	4770      	bx	lr

0800d8e0 <__retarget_lock_release_recursive>:
 800d8e0:	4770      	bx	lr

0800d8e2 <memchr>:
 800d8e2:	b2c9      	uxtb	r1, r1
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	4402      	add	r2, r0
 800d8e8:	b510      	push	{r4, lr}
 800d8ea:	4293      	cmp	r3, r2
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	d101      	bne.n	800d8f4 <memchr+0x12>
 800d8f0:	2000      	movs	r0, #0
 800d8f2:	e003      	b.n	800d8fc <memchr+0x1a>
 800d8f4:	7804      	ldrb	r4, [r0, #0]
 800d8f6:	3301      	adds	r3, #1
 800d8f8:	428c      	cmp	r4, r1
 800d8fa:	d1f6      	bne.n	800d8ea <memchr+0x8>
 800d8fc:	bd10      	pop	{r4, pc}
	...

0800d900 <nanf>:
 800d900:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d908 <nanf+0x8>
 800d904:	4770      	bx	lr
 800d906:	bf00      	nop
 800d908:	7fc00000 	.word	0x7fc00000

0800d90c <quorem>:
 800d90c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d910:	6903      	ldr	r3, [r0, #16]
 800d912:	4607      	mov	r7, r0
 800d914:	690c      	ldr	r4, [r1, #16]
 800d916:	42a3      	cmp	r3, r4
 800d918:	f2c0 8083 	blt.w	800da22 <quorem+0x116>
 800d91c:	3c01      	subs	r4, #1
 800d91e:	f100 0514 	add.w	r5, r0, #20
 800d922:	f101 0814 	add.w	r8, r1, #20
 800d926:	00a3      	lsls	r3, r4, #2
 800d928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d92c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d930:	9300      	str	r3, [sp, #0]
 800d932:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d936:	9301      	str	r3, [sp, #4]
 800d938:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d93c:	3301      	adds	r3, #1
 800d93e:	429a      	cmp	r2, r3
 800d940:	fbb2 f6f3 	udiv	r6, r2, r3
 800d944:	d331      	bcc.n	800d9aa <quorem+0x9e>
 800d946:	f04f 0a00 	mov.w	sl, #0
 800d94a:	46c4      	mov	ip, r8
 800d94c:	46ae      	mov	lr, r5
 800d94e:	46d3      	mov	fp, sl
 800d950:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d954:	b298      	uxth	r0, r3
 800d956:	45e1      	cmp	r9, ip
 800d958:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d95c:	fb06 a000 	mla	r0, r6, r0, sl
 800d960:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d964:	b280      	uxth	r0, r0
 800d966:	fb06 2303 	mla	r3, r6, r3, r2
 800d96a:	f8de 2000 	ldr.w	r2, [lr]
 800d96e:	b292      	uxth	r2, r2
 800d970:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d974:	eba2 0200 	sub.w	r2, r2, r0
 800d978:	b29b      	uxth	r3, r3
 800d97a:	f8de 0000 	ldr.w	r0, [lr]
 800d97e:	445a      	add	r2, fp
 800d980:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d984:	b292      	uxth	r2, r2
 800d986:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d98a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d98e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d992:	f84e 2b04 	str.w	r2, [lr], #4
 800d996:	d2db      	bcs.n	800d950 <quorem+0x44>
 800d998:	9b00      	ldr	r3, [sp, #0]
 800d99a:	58eb      	ldr	r3, [r5, r3]
 800d99c:	b92b      	cbnz	r3, 800d9aa <quorem+0x9e>
 800d99e:	9b01      	ldr	r3, [sp, #4]
 800d9a0:	3b04      	subs	r3, #4
 800d9a2:	429d      	cmp	r5, r3
 800d9a4:	461a      	mov	r2, r3
 800d9a6:	d330      	bcc.n	800da0a <quorem+0xfe>
 800d9a8:	613c      	str	r4, [r7, #16]
 800d9aa:	4638      	mov	r0, r7
 800d9ac:	f001 f9ce 	bl	800ed4c <__mcmp>
 800d9b0:	2800      	cmp	r0, #0
 800d9b2:	db26      	blt.n	800da02 <quorem+0xf6>
 800d9b4:	4629      	mov	r1, r5
 800d9b6:	2000      	movs	r0, #0
 800d9b8:	f858 2b04 	ldr.w	r2, [r8], #4
 800d9bc:	f8d1 c000 	ldr.w	ip, [r1]
 800d9c0:	fa1f fe82 	uxth.w	lr, r2
 800d9c4:	45c1      	cmp	r9, r8
 800d9c6:	fa1f f38c 	uxth.w	r3, ip
 800d9ca:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d9ce:	eba3 030e 	sub.w	r3, r3, lr
 800d9d2:	4403      	add	r3, r0
 800d9d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d9d8:	b29b      	uxth	r3, r3
 800d9da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d9de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d9e6:	f841 3b04 	str.w	r3, [r1], #4
 800d9ea:	d2e5      	bcs.n	800d9b8 <quorem+0xac>
 800d9ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d9f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9f4:	b922      	cbnz	r2, 800da00 <quorem+0xf4>
 800d9f6:	3b04      	subs	r3, #4
 800d9f8:	429d      	cmp	r5, r3
 800d9fa:	461a      	mov	r2, r3
 800d9fc:	d30b      	bcc.n	800da16 <quorem+0x10a>
 800d9fe:	613c      	str	r4, [r7, #16]
 800da00:	3601      	adds	r6, #1
 800da02:	4630      	mov	r0, r6
 800da04:	b003      	add	sp, #12
 800da06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da0a:	6812      	ldr	r2, [r2, #0]
 800da0c:	3b04      	subs	r3, #4
 800da0e:	2a00      	cmp	r2, #0
 800da10:	d1ca      	bne.n	800d9a8 <quorem+0x9c>
 800da12:	3c01      	subs	r4, #1
 800da14:	e7c5      	b.n	800d9a2 <quorem+0x96>
 800da16:	6812      	ldr	r2, [r2, #0]
 800da18:	3b04      	subs	r3, #4
 800da1a:	2a00      	cmp	r2, #0
 800da1c:	d1ef      	bne.n	800d9fe <quorem+0xf2>
 800da1e:	3c01      	subs	r4, #1
 800da20:	e7ea      	b.n	800d9f8 <quorem+0xec>
 800da22:	2000      	movs	r0, #0
 800da24:	e7ee      	b.n	800da04 <quorem+0xf8>
	...

0800da28 <_dtoa_r>:
 800da28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da2c:	69c7      	ldr	r7, [r0, #28]
 800da2e:	b097      	sub	sp, #92	@ 0x5c
 800da30:	4681      	mov	r9, r0
 800da32:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800da34:	9107      	str	r1, [sp, #28]
 800da36:	920c      	str	r2, [sp, #48]	@ 0x30
 800da38:	9311      	str	r3, [sp, #68]	@ 0x44
 800da3a:	ec55 4b10 	vmov	r4, r5, d0
 800da3e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800da42:	b97f      	cbnz	r7, 800da64 <_dtoa_r+0x3c>
 800da44:	2010      	movs	r0, #16
 800da46:	f000 fe0b 	bl	800e660 <malloc>
 800da4a:	4602      	mov	r2, r0
 800da4c:	f8c9 001c 	str.w	r0, [r9, #28]
 800da50:	b920      	cbnz	r0, 800da5c <_dtoa_r+0x34>
 800da52:	4ba9      	ldr	r3, [pc, #676]	@ (800dcf8 <_dtoa_r+0x2d0>)
 800da54:	21ef      	movs	r1, #239	@ 0xef
 800da56:	48a9      	ldr	r0, [pc, #676]	@ (800dcfc <_dtoa_r+0x2d4>)
 800da58:	f002 fc4a 	bl	80102f0 <__assert_func>
 800da5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800da60:	6007      	str	r7, [r0, #0]
 800da62:	60c7      	str	r7, [r0, #12]
 800da64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da68:	6819      	ldr	r1, [r3, #0]
 800da6a:	b159      	cbz	r1, 800da84 <_dtoa_r+0x5c>
 800da6c:	685a      	ldr	r2, [r3, #4]
 800da6e:	2301      	movs	r3, #1
 800da70:	4648      	mov	r0, r9
 800da72:	4093      	lsls	r3, r2
 800da74:	604a      	str	r2, [r1, #4]
 800da76:	608b      	str	r3, [r1, #8]
 800da78:	f000 fee8 	bl	800e84c <_Bfree>
 800da7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da80:	2200      	movs	r2, #0
 800da82:	601a      	str	r2, [r3, #0]
 800da84:	1e2b      	subs	r3, r5, #0
 800da86:	bfb7      	itett	lt
 800da88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800da8c:	2300      	movge	r3, #0
 800da8e:	2201      	movlt	r2, #1
 800da90:	9305      	strlt	r3, [sp, #20]
 800da92:	bfa8      	it	ge
 800da94:	6033      	strge	r3, [r6, #0]
 800da96:	9f05      	ldr	r7, [sp, #20]
 800da98:	4b99      	ldr	r3, [pc, #612]	@ (800dd00 <_dtoa_r+0x2d8>)
 800da9a:	bfb8      	it	lt
 800da9c:	6032      	strlt	r2, [r6, #0]
 800da9e:	43bb      	bics	r3, r7
 800daa0:	d112      	bne.n	800dac8 <_dtoa_r+0xa0>
 800daa2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800daa6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800daa8:	6013      	str	r3, [r2, #0]
 800daaa:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800daae:	4323      	orrs	r3, r4
 800dab0:	f000 855a 	beq.w	800e568 <_dtoa_r+0xb40>
 800dab4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dab6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dd14 <_dtoa_r+0x2ec>
 800daba:	2b00      	cmp	r3, #0
 800dabc:	f000 855c 	beq.w	800e578 <_dtoa_r+0xb50>
 800dac0:	f10a 0303 	add.w	r3, sl, #3
 800dac4:	f000 bd56 	b.w	800e574 <_dtoa_r+0xb4c>
 800dac8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dacc:	2200      	movs	r2, #0
 800dace:	2300      	movs	r3, #0
 800dad0:	ec51 0b17 	vmov	r0, r1, d7
 800dad4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dad8:	f7f3 f806 	bl	8000ae8 <__aeabi_dcmpeq>
 800dadc:	4680      	mov	r8, r0
 800dade:	b158      	cbz	r0, 800daf8 <_dtoa_r+0xd0>
 800dae0:	2301      	movs	r3, #1
 800dae2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dae4:	6013      	str	r3, [r2, #0]
 800dae6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dae8:	b113      	cbz	r3, 800daf0 <_dtoa_r+0xc8>
 800daea:	4b86      	ldr	r3, [pc, #536]	@ (800dd04 <_dtoa_r+0x2dc>)
 800daec:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800daee:	6013      	str	r3, [r2, #0]
 800daf0:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800dd18 <_dtoa_r+0x2f0>
 800daf4:	f000 bd40 	b.w	800e578 <_dtoa_r+0xb50>
 800daf8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dafc:	aa14      	add	r2, sp, #80	@ 0x50
 800dafe:	a915      	add	r1, sp, #84	@ 0x54
 800db00:	4648      	mov	r0, r9
 800db02:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800db06:	f001 fa49 	bl	800ef9c <__d2b>
 800db0a:	9002      	str	r0, [sp, #8]
 800db0c:	2e00      	cmp	r6, #0
 800db0e:	d076      	beq.n	800dbfe <_dtoa_r+0x1d6>
 800db10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db12:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800db16:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800db1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db1e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800db22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800db26:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800db2a:	4619      	mov	r1, r3
 800db2c:	2200      	movs	r2, #0
 800db2e:	4b76      	ldr	r3, [pc, #472]	@ (800dd08 <_dtoa_r+0x2e0>)
 800db30:	f7f2 fbba 	bl	80002a8 <__aeabi_dsub>
 800db34:	a36a      	add	r3, pc, #424	@ (adr r3, 800dce0 <_dtoa_r+0x2b8>)
 800db36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db3a:	f7f2 fd6d 	bl	8000618 <__aeabi_dmul>
 800db3e:	a36a      	add	r3, pc, #424	@ (adr r3, 800dce8 <_dtoa_r+0x2c0>)
 800db40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db44:	f7f2 fbb2 	bl	80002ac <__adddf3>
 800db48:	4604      	mov	r4, r0
 800db4a:	460d      	mov	r5, r1
 800db4c:	4630      	mov	r0, r6
 800db4e:	f7f2 fcf9 	bl	8000544 <__aeabi_i2d>
 800db52:	a367      	add	r3, pc, #412	@ (adr r3, 800dcf0 <_dtoa_r+0x2c8>)
 800db54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db58:	f7f2 fd5e 	bl	8000618 <__aeabi_dmul>
 800db5c:	4602      	mov	r2, r0
 800db5e:	460b      	mov	r3, r1
 800db60:	4620      	mov	r0, r4
 800db62:	4629      	mov	r1, r5
 800db64:	f7f2 fba2 	bl	80002ac <__adddf3>
 800db68:	4604      	mov	r4, r0
 800db6a:	460d      	mov	r5, r1
 800db6c:	f7f3 f804 	bl	8000b78 <__aeabi_d2iz>
 800db70:	2200      	movs	r2, #0
 800db72:	4607      	mov	r7, r0
 800db74:	2300      	movs	r3, #0
 800db76:	4620      	mov	r0, r4
 800db78:	4629      	mov	r1, r5
 800db7a:	f7f2 ffbf 	bl	8000afc <__aeabi_dcmplt>
 800db7e:	b140      	cbz	r0, 800db92 <_dtoa_r+0x16a>
 800db80:	4638      	mov	r0, r7
 800db82:	f7f2 fcdf 	bl	8000544 <__aeabi_i2d>
 800db86:	4622      	mov	r2, r4
 800db88:	462b      	mov	r3, r5
 800db8a:	f7f2 ffad 	bl	8000ae8 <__aeabi_dcmpeq>
 800db8e:	b900      	cbnz	r0, 800db92 <_dtoa_r+0x16a>
 800db90:	3f01      	subs	r7, #1
 800db92:	2f16      	cmp	r7, #22
 800db94:	d852      	bhi.n	800dc3c <_dtoa_r+0x214>
 800db96:	4b5d      	ldr	r3, [pc, #372]	@ (800dd0c <_dtoa_r+0x2e4>)
 800db98:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800db9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba4:	f7f2 ffaa 	bl	8000afc <__aeabi_dcmplt>
 800dba8:	2800      	cmp	r0, #0
 800dbaa:	d049      	beq.n	800dc40 <_dtoa_r+0x218>
 800dbac:	3f01      	subs	r7, #1
 800dbae:	2300      	movs	r3, #0
 800dbb0:	9310      	str	r3, [sp, #64]	@ 0x40
 800dbb2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dbb4:	1b9b      	subs	r3, r3, r6
 800dbb6:	1e5a      	subs	r2, r3, #1
 800dbb8:	bf4c      	ite	mi
 800dbba:	f1c3 0301 	rsbmi	r3, r3, #1
 800dbbe:	2300      	movpl	r3, #0
 800dbc0:	9206      	str	r2, [sp, #24]
 800dbc2:	bf45      	ittet	mi
 800dbc4:	9300      	strmi	r3, [sp, #0]
 800dbc6:	2300      	movmi	r3, #0
 800dbc8:	9300      	strpl	r3, [sp, #0]
 800dbca:	9306      	strmi	r3, [sp, #24]
 800dbcc:	2f00      	cmp	r7, #0
 800dbce:	db39      	blt.n	800dc44 <_dtoa_r+0x21c>
 800dbd0:	9b06      	ldr	r3, [sp, #24]
 800dbd2:	970d      	str	r7, [sp, #52]	@ 0x34
 800dbd4:	443b      	add	r3, r7
 800dbd6:	9306      	str	r3, [sp, #24]
 800dbd8:	2300      	movs	r3, #0
 800dbda:	9308      	str	r3, [sp, #32]
 800dbdc:	9b07      	ldr	r3, [sp, #28]
 800dbde:	2b09      	cmp	r3, #9
 800dbe0:	d863      	bhi.n	800dcaa <_dtoa_r+0x282>
 800dbe2:	2b05      	cmp	r3, #5
 800dbe4:	bfc5      	ittet	gt
 800dbe6:	3b04      	subgt	r3, #4
 800dbe8:	2400      	movgt	r4, #0
 800dbea:	2401      	movle	r4, #1
 800dbec:	9307      	strgt	r3, [sp, #28]
 800dbee:	9b07      	ldr	r3, [sp, #28]
 800dbf0:	3b02      	subs	r3, #2
 800dbf2:	2b03      	cmp	r3, #3
 800dbf4:	d865      	bhi.n	800dcc2 <_dtoa_r+0x29a>
 800dbf6:	e8df f003 	tbb	[pc, r3]
 800dbfa:	5654      	.short	0x5654
 800dbfc:	2d39      	.short	0x2d39
 800dbfe:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dc02:	441e      	add	r6, r3
 800dc04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dc08:	2b20      	cmp	r3, #32
 800dc0a:	bfc9      	itett	gt
 800dc0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dc10:	f1c3 0320 	rsble	r3, r3, #32
 800dc14:	409f      	lslgt	r7, r3
 800dc16:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dc1a:	bfd8      	it	le
 800dc1c:	fa04 f003 	lslle.w	r0, r4, r3
 800dc20:	f106 36ff 	add.w	r6, r6, #4294967295
 800dc24:	bfc4      	itt	gt
 800dc26:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dc2a:	ea47 0003 	orrgt.w	r0, r7, r3
 800dc2e:	f7f2 fc79 	bl	8000524 <__aeabi_ui2d>
 800dc32:	2201      	movs	r2, #1
 800dc34:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dc38:	9212      	str	r2, [sp, #72]	@ 0x48
 800dc3a:	e776      	b.n	800db2a <_dtoa_r+0x102>
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	e7b7      	b.n	800dbb0 <_dtoa_r+0x188>
 800dc40:	9010      	str	r0, [sp, #64]	@ 0x40
 800dc42:	e7b6      	b.n	800dbb2 <_dtoa_r+0x18a>
 800dc44:	9b00      	ldr	r3, [sp, #0]
 800dc46:	1bdb      	subs	r3, r3, r7
 800dc48:	9300      	str	r3, [sp, #0]
 800dc4a:	427b      	negs	r3, r7
 800dc4c:	9308      	str	r3, [sp, #32]
 800dc4e:	2300      	movs	r3, #0
 800dc50:	930d      	str	r3, [sp, #52]	@ 0x34
 800dc52:	e7c3      	b.n	800dbdc <_dtoa_r+0x1b4>
 800dc54:	2301      	movs	r3, #1
 800dc56:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc5a:	eb07 0b03 	add.w	fp, r7, r3
 800dc5e:	f10b 0301 	add.w	r3, fp, #1
 800dc62:	2b01      	cmp	r3, #1
 800dc64:	9303      	str	r3, [sp, #12]
 800dc66:	bfb8      	it	lt
 800dc68:	2301      	movlt	r3, #1
 800dc6a:	e006      	b.n	800dc7a <_dtoa_r+0x252>
 800dc6c:	2301      	movs	r3, #1
 800dc6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	dd28      	ble.n	800dcc8 <_dtoa_r+0x2a0>
 800dc76:	469b      	mov	fp, r3
 800dc78:	9303      	str	r3, [sp, #12]
 800dc7a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dc7e:	2100      	movs	r1, #0
 800dc80:	2204      	movs	r2, #4
 800dc82:	f102 0514 	add.w	r5, r2, #20
 800dc86:	429d      	cmp	r5, r3
 800dc88:	d926      	bls.n	800dcd8 <_dtoa_r+0x2b0>
 800dc8a:	6041      	str	r1, [r0, #4]
 800dc8c:	4648      	mov	r0, r9
 800dc8e:	f000 fd9d 	bl	800e7cc <_Balloc>
 800dc92:	4682      	mov	sl, r0
 800dc94:	2800      	cmp	r0, #0
 800dc96:	d141      	bne.n	800dd1c <_dtoa_r+0x2f4>
 800dc98:	4b1d      	ldr	r3, [pc, #116]	@ (800dd10 <_dtoa_r+0x2e8>)
 800dc9a:	4602      	mov	r2, r0
 800dc9c:	f240 11af 	movw	r1, #431	@ 0x1af
 800dca0:	e6d9      	b.n	800da56 <_dtoa_r+0x2e>
 800dca2:	2300      	movs	r3, #0
 800dca4:	e7e3      	b.n	800dc6e <_dtoa_r+0x246>
 800dca6:	2300      	movs	r3, #0
 800dca8:	e7d5      	b.n	800dc56 <_dtoa_r+0x22e>
 800dcaa:	2401      	movs	r4, #1
 800dcac:	2300      	movs	r3, #0
 800dcae:	9409      	str	r4, [sp, #36]	@ 0x24
 800dcb0:	9307      	str	r3, [sp, #28]
 800dcb2:	f04f 3bff 	mov.w	fp, #4294967295
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	2312      	movs	r3, #18
 800dcba:	f8cd b00c 	str.w	fp, [sp, #12]
 800dcbe:	920c      	str	r2, [sp, #48]	@ 0x30
 800dcc0:	e7db      	b.n	800dc7a <_dtoa_r+0x252>
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcc6:	e7f4      	b.n	800dcb2 <_dtoa_r+0x28a>
 800dcc8:	f04f 0b01 	mov.w	fp, #1
 800dccc:	465b      	mov	r3, fp
 800dcce:	f8cd b00c 	str.w	fp, [sp, #12]
 800dcd2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dcd6:	e7d0      	b.n	800dc7a <_dtoa_r+0x252>
 800dcd8:	3101      	adds	r1, #1
 800dcda:	0052      	lsls	r2, r2, #1
 800dcdc:	e7d1      	b.n	800dc82 <_dtoa_r+0x25a>
 800dcde:	bf00      	nop
 800dce0:	636f4361 	.word	0x636f4361
 800dce4:	3fd287a7 	.word	0x3fd287a7
 800dce8:	8b60c8b3 	.word	0x8b60c8b3
 800dcec:	3fc68a28 	.word	0x3fc68a28
 800dcf0:	509f79fb 	.word	0x509f79fb
 800dcf4:	3fd34413 	.word	0x3fd34413
 800dcf8:	080110da 	.word	0x080110da
 800dcfc:	080110f1 	.word	0x080110f1
 800dd00:	7ff00000 	.word	0x7ff00000
 800dd04:	080110a5 	.word	0x080110a5
 800dd08:	3ff80000 	.word	0x3ff80000
 800dd0c:	080112a0 	.word	0x080112a0
 800dd10:	08011149 	.word	0x08011149
 800dd14:	080110d6 	.word	0x080110d6
 800dd18:	080110a4 	.word	0x080110a4
 800dd1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dd20:	6018      	str	r0, [r3, #0]
 800dd22:	9b03      	ldr	r3, [sp, #12]
 800dd24:	2b0e      	cmp	r3, #14
 800dd26:	f200 80a1 	bhi.w	800de6c <_dtoa_r+0x444>
 800dd2a:	2c00      	cmp	r4, #0
 800dd2c:	f000 809e 	beq.w	800de6c <_dtoa_r+0x444>
 800dd30:	2f00      	cmp	r7, #0
 800dd32:	dd33      	ble.n	800dd9c <_dtoa_r+0x374>
 800dd34:	f007 020f 	and.w	r2, r7, #15
 800dd38:	4b9b      	ldr	r3, [pc, #620]	@ (800dfa8 <_dtoa_r+0x580>)
 800dd3a:	05f8      	lsls	r0, r7, #23
 800dd3c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dd40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd44:	ed93 7b00 	vldr	d7, [r3]
 800dd48:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dd4c:	d516      	bpl.n	800dd7c <_dtoa_r+0x354>
 800dd4e:	4b97      	ldr	r3, [pc, #604]	@ (800dfac <_dtoa_r+0x584>)
 800dd50:	f004 040f 	and.w	r4, r4, #15
 800dd54:	2603      	movs	r6, #3
 800dd56:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dd5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dd5e:	f7f2 fd85 	bl	800086c <__aeabi_ddiv>
 800dd62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd66:	4d91      	ldr	r5, [pc, #580]	@ (800dfac <_dtoa_r+0x584>)
 800dd68:	b954      	cbnz	r4, 800dd80 <_dtoa_r+0x358>
 800dd6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dd6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd72:	f7f2 fd7b 	bl	800086c <__aeabi_ddiv>
 800dd76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd7a:	e028      	b.n	800ddce <_dtoa_r+0x3a6>
 800dd7c:	2602      	movs	r6, #2
 800dd7e:	e7f2      	b.n	800dd66 <_dtoa_r+0x33e>
 800dd80:	07e1      	lsls	r1, r4, #31
 800dd82:	d508      	bpl.n	800dd96 <_dtoa_r+0x36e>
 800dd84:	3601      	adds	r6, #1
 800dd86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd8a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dd8e:	f7f2 fc43 	bl	8000618 <__aeabi_dmul>
 800dd92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dd96:	1064      	asrs	r4, r4, #1
 800dd98:	3508      	adds	r5, #8
 800dd9a:	e7e5      	b.n	800dd68 <_dtoa_r+0x340>
 800dd9c:	f000 80af 	beq.w	800defe <_dtoa_r+0x4d6>
 800dda0:	427c      	negs	r4, r7
 800dda2:	4b81      	ldr	r3, [pc, #516]	@ (800dfa8 <_dtoa_r+0x580>)
 800dda4:	4d81      	ldr	r5, [pc, #516]	@ (800dfac <_dtoa_r+0x584>)
 800dda6:	2602      	movs	r6, #2
 800dda8:	f004 020f 	and.w	r2, r4, #15
 800ddac:	1124      	asrs	r4, r4, #4
 800ddae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ddb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ddb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddba:	f7f2 fc2d 	bl	8000618 <__aeabi_dmul>
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddc4:	2c00      	cmp	r4, #0
 800ddc6:	f040 808f 	bne.w	800dee8 <_dtoa_r+0x4c0>
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d1d3      	bne.n	800dd76 <_dtoa_r+0x34e>
 800ddce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ddd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	f000 8094 	beq.w	800df02 <_dtoa_r+0x4da>
 800ddda:	2200      	movs	r2, #0
 800dddc:	4b74      	ldr	r3, [pc, #464]	@ (800dfb0 <_dtoa_r+0x588>)
 800ddde:	4620      	mov	r0, r4
 800dde0:	4629      	mov	r1, r5
 800dde2:	f7f2 fe8b 	bl	8000afc <__aeabi_dcmplt>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	f000 808b 	beq.w	800df02 <_dtoa_r+0x4da>
 800ddec:	9b03      	ldr	r3, [sp, #12]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	f000 8087 	beq.w	800df02 <_dtoa_r+0x4da>
 800ddf4:	f1bb 0f00 	cmp.w	fp, #0
 800ddf8:	dd34      	ble.n	800de64 <_dtoa_r+0x43c>
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	f107 38ff 	add.w	r8, r7, #4294967295
 800de00:	3601      	adds	r6, #1
 800de02:	465c      	mov	r4, fp
 800de04:	2200      	movs	r2, #0
 800de06:	4b6b      	ldr	r3, [pc, #428]	@ (800dfb4 <_dtoa_r+0x58c>)
 800de08:	4629      	mov	r1, r5
 800de0a:	f7f2 fc05 	bl	8000618 <__aeabi_dmul>
 800de0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de12:	4630      	mov	r0, r6
 800de14:	f7f2 fb96 	bl	8000544 <__aeabi_i2d>
 800de18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de1c:	f7f2 fbfc 	bl	8000618 <__aeabi_dmul>
 800de20:	2200      	movs	r2, #0
 800de22:	4b65      	ldr	r3, [pc, #404]	@ (800dfb8 <_dtoa_r+0x590>)
 800de24:	f7f2 fa42 	bl	80002ac <__adddf3>
 800de28:	4605      	mov	r5, r0
 800de2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800de2e:	2c00      	cmp	r4, #0
 800de30:	d16a      	bne.n	800df08 <_dtoa_r+0x4e0>
 800de32:	2200      	movs	r2, #0
 800de34:	4b61      	ldr	r3, [pc, #388]	@ (800dfbc <_dtoa_r+0x594>)
 800de36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de3a:	f7f2 fa35 	bl	80002a8 <__aeabi_dsub>
 800de3e:	4602      	mov	r2, r0
 800de40:	460b      	mov	r3, r1
 800de42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800de46:	462a      	mov	r2, r5
 800de48:	4633      	mov	r3, r6
 800de4a:	f7f2 fe75 	bl	8000b38 <__aeabi_dcmpgt>
 800de4e:	2800      	cmp	r0, #0
 800de50:	f040 8298 	bne.w	800e384 <_dtoa_r+0x95c>
 800de54:	462a      	mov	r2, r5
 800de56:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800de5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de5e:	f7f2 fe4d 	bl	8000afc <__aeabi_dcmplt>
 800de62:	bb38      	cbnz	r0, 800deb4 <_dtoa_r+0x48c>
 800de64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800de68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800de6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800de6e:	2b00      	cmp	r3, #0
 800de70:	f2c0 8157 	blt.w	800e122 <_dtoa_r+0x6fa>
 800de74:	2f0e      	cmp	r7, #14
 800de76:	f300 8154 	bgt.w	800e122 <_dtoa_r+0x6fa>
 800de7a:	4b4b      	ldr	r3, [pc, #300]	@ (800dfa8 <_dtoa_r+0x580>)
 800de7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800de80:	ed93 7b00 	vldr	d7, [r3]
 800de84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de86:	2b00      	cmp	r3, #0
 800de88:	ed8d 7b00 	vstr	d7, [sp]
 800de8c:	f280 80e5 	bge.w	800e05a <_dtoa_r+0x632>
 800de90:	9b03      	ldr	r3, [sp, #12]
 800de92:	2b00      	cmp	r3, #0
 800de94:	f300 80e1 	bgt.w	800e05a <_dtoa_r+0x632>
 800de98:	d10c      	bne.n	800deb4 <_dtoa_r+0x48c>
 800de9a:	2200      	movs	r2, #0
 800de9c:	4b47      	ldr	r3, [pc, #284]	@ (800dfbc <_dtoa_r+0x594>)
 800de9e:	ec51 0b17 	vmov	r0, r1, d7
 800dea2:	f7f2 fbb9 	bl	8000618 <__aeabi_dmul>
 800dea6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800deaa:	f7f2 fe3b 	bl	8000b24 <__aeabi_dcmpge>
 800deae:	2800      	cmp	r0, #0
 800deb0:	f000 8266 	beq.w	800e380 <_dtoa_r+0x958>
 800deb4:	2400      	movs	r4, #0
 800deb6:	4625      	mov	r5, r4
 800deb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800deba:	4656      	mov	r6, sl
 800debc:	ea6f 0803 	mvn.w	r8, r3
 800dec0:	2700      	movs	r7, #0
 800dec2:	4621      	mov	r1, r4
 800dec4:	4648      	mov	r0, r9
 800dec6:	f000 fcc1 	bl	800e84c <_Bfree>
 800deca:	2d00      	cmp	r5, #0
 800decc:	f000 80bd 	beq.w	800e04a <_dtoa_r+0x622>
 800ded0:	b12f      	cbz	r7, 800dede <_dtoa_r+0x4b6>
 800ded2:	42af      	cmp	r7, r5
 800ded4:	d003      	beq.n	800dede <_dtoa_r+0x4b6>
 800ded6:	4639      	mov	r1, r7
 800ded8:	4648      	mov	r0, r9
 800deda:	f000 fcb7 	bl	800e84c <_Bfree>
 800dede:	4629      	mov	r1, r5
 800dee0:	4648      	mov	r0, r9
 800dee2:	f000 fcb3 	bl	800e84c <_Bfree>
 800dee6:	e0b0      	b.n	800e04a <_dtoa_r+0x622>
 800dee8:	07e2      	lsls	r2, r4, #31
 800deea:	d505      	bpl.n	800def8 <_dtoa_r+0x4d0>
 800deec:	3601      	adds	r6, #1
 800deee:	e9d5 2300 	ldrd	r2, r3, [r5]
 800def2:	f7f2 fb91 	bl	8000618 <__aeabi_dmul>
 800def6:	2301      	movs	r3, #1
 800def8:	1064      	asrs	r4, r4, #1
 800defa:	3508      	adds	r5, #8
 800defc:	e762      	b.n	800ddc4 <_dtoa_r+0x39c>
 800defe:	2602      	movs	r6, #2
 800df00:	e765      	b.n	800ddce <_dtoa_r+0x3a6>
 800df02:	46b8      	mov	r8, r7
 800df04:	9c03      	ldr	r4, [sp, #12]
 800df06:	e784      	b.n	800de12 <_dtoa_r+0x3ea>
 800df08:	4b27      	ldr	r3, [pc, #156]	@ (800dfa8 <_dtoa_r+0x580>)
 800df0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800df10:	4454      	add	r4, sl
 800df12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800df16:	2900      	cmp	r1, #0
 800df18:	d054      	beq.n	800dfc4 <_dtoa_r+0x59c>
 800df1a:	2000      	movs	r0, #0
 800df1c:	4928      	ldr	r1, [pc, #160]	@ (800dfc0 <_dtoa_r+0x598>)
 800df1e:	f7f2 fca5 	bl	800086c <__aeabi_ddiv>
 800df22:	4633      	mov	r3, r6
 800df24:	4656      	mov	r6, sl
 800df26:	462a      	mov	r2, r5
 800df28:	f7f2 f9be 	bl	80002a8 <__aeabi_dsub>
 800df2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df34:	f7f2 fe20 	bl	8000b78 <__aeabi_d2iz>
 800df38:	4605      	mov	r5, r0
 800df3a:	f7f2 fb03 	bl	8000544 <__aeabi_i2d>
 800df3e:	4602      	mov	r2, r0
 800df40:	460b      	mov	r3, r1
 800df42:	3530      	adds	r5, #48	@ 0x30
 800df44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df48:	f7f2 f9ae 	bl	80002a8 <__aeabi_dsub>
 800df4c:	4602      	mov	r2, r0
 800df4e:	460b      	mov	r3, r1
 800df50:	f806 5b01 	strb.w	r5, [r6], #1
 800df54:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800df5c:	f7f2 fdce 	bl	8000afc <__aeabi_dcmplt>
 800df60:	2800      	cmp	r0, #0
 800df62:	d172      	bne.n	800e04a <_dtoa_r+0x622>
 800df64:	2000      	movs	r0, #0
 800df66:	4912      	ldr	r1, [pc, #72]	@ (800dfb0 <_dtoa_r+0x588>)
 800df68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df6c:	f7f2 f99c 	bl	80002a8 <__aeabi_dsub>
 800df70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800df74:	f7f2 fdc2 	bl	8000afc <__aeabi_dcmplt>
 800df78:	2800      	cmp	r0, #0
 800df7a:	f040 80b4 	bne.w	800e0e6 <_dtoa_r+0x6be>
 800df7e:	42a6      	cmp	r6, r4
 800df80:	f43f af70 	beq.w	800de64 <_dtoa_r+0x43c>
 800df84:	2200      	movs	r2, #0
 800df86:	4b0b      	ldr	r3, [pc, #44]	@ (800dfb4 <_dtoa_r+0x58c>)
 800df88:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800df8c:	f7f2 fb44 	bl	8000618 <__aeabi_dmul>
 800df90:	2200      	movs	r2, #0
 800df92:	4b08      	ldr	r3, [pc, #32]	@ (800dfb4 <_dtoa_r+0x58c>)
 800df94:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df9c:	f7f2 fb3c 	bl	8000618 <__aeabi_dmul>
 800dfa0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dfa4:	e7c4      	b.n	800df30 <_dtoa_r+0x508>
 800dfa6:	bf00      	nop
 800dfa8:	080112a0 	.word	0x080112a0
 800dfac:	08011278 	.word	0x08011278
 800dfb0:	3ff00000 	.word	0x3ff00000
 800dfb4:	40240000 	.word	0x40240000
 800dfb8:	401c0000 	.word	0x401c0000
 800dfbc:	40140000 	.word	0x40140000
 800dfc0:	3fe00000 	.word	0x3fe00000
 800dfc4:	4631      	mov	r1, r6
 800dfc6:	4656      	mov	r6, sl
 800dfc8:	4628      	mov	r0, r5
 800dfca:	f7f2 fb25 	bl	8000618 <__aeabi_dmul>
 800dfce:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dfd0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dfd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfd8:	f7f2 fdce 	bl	8000b78 <__aeabi_d2iz>
 800dfdc:	4605      	mov	r5, r0
 800dfde:	f7f2 fab1 	bl	8000544 <__aeabi_i2d>
 800dfe2:	4602      	mov	r2, r0
 800dfe4:	3530      	adds	r5, #48	@ 0x30
 800dfe6:	460b      	mov	r3, r1
 800dfe8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfec:	f7f2 f95c 	bl	80002a8 <__aeabi_dsub>
 800dff0:	f806 5b01 	strb.w	r5, [r6], #1
 800dff4:	4602      	mov	r2, r0
 800dff6:	460b      	mov	r3, r1
 800dff8:	42a6      	cmp	r6, r4
 800dffa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dffe:	f04f 0200 	mov.w	r2, #0
 800e002:	d124      	bne.n	800e04e <_dtoa_r+0x626>
 800e004:	4baf      	ldr	r3, [pc, #700]	@ (800e2c4 <_dtoa_r+0x89c>)
 800e006:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e00a:	f7f2 f94f 	bl	80002ac <__adddf3>
 800e00e:	4602      	mov	r2, r0
 800e010:	460b      	mov	r3, r1
 800e012:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e016:	f7f2 fd8f 	bl	8000b38 <__aeabi_dcmpgt>
 800e01a:	2800      	cmp	r0, #0
 800e01c:	d163      	bne.n	800e0e6 <_dtoa_r+0x6be>
 800e01e:	2000      	movs	r0, #0
 800e020:	49a8      	ldr	r1, [pc, #672]	@ (800e2c4 <_dtoa_r+0x89c>)
 800e022:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e026:	f7f2 f93f 	bl	80002a8 <__aeabi_dsub>
 800e02a:	4602      	mov	r2, r0
 800e02c:	460b      	mov	r3, r1
 800e02e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e032:	f7f2 fd63 	bl	8000afc <__aeabi_dcmplt>
 800e036:	2800      	cmp	r0, #0
 800e038:	f43f af14 	beq.w	800de64 <_dtoa_r+0x43c>
 800e03c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e03e:	1e73      	subs	r3, r6, #1
 800e040:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e042:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e046:	2b30      	cmp	r3, #48	@ 0x30
 800e048:	d0f8      	beq.n	800e03c <_dtoa_r+0x614>
 800e04a:	4647      	mov	r7, r8
 800e04c:	e03b      	b.n	800e0c6 <_dtoa_r+0x69e>
 800e04e:	4b9e      	ldr	r3, [pc, #632]	@ (800e2c8 <_dtoa_r+0x8a0>)
 800e050:	f7f2 fae2 	bl	8000618 <__aeabi_dmul>
 800e054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e058:	e7bc      	b.n	800dfd4 <_dtoa_r+0x5ac>
 800e05a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e05e:	4656      	mov	r6, sl
 800e060:	4620      	mov	r0, r4
 800e062:	4629      	mov	r1, r5
 800e064:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e068:	f7f2 fc00 	bl	800086c <__aeabi_ddiv>
 800e06c:	f7f2 fd84 	bl	8000b78 <__aeabi_d2iz>
 800e070:	4680      	mov	r8, r0
 800e072:	f7f2 fa67 	bl	8000544 <__aeabi_i2d>
 800e076:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e07a:	f7f2 facd 	bl	8000618 <__aeabi_dmul>
 800e07e:	4602      	mov	r2, r0
 800e080:	4620      	mov	r0, r4
 800e082:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e086:	460b      	mov	r3, r1
 800e088:	4629      	mov	r1, r5
 800e08a:	f7f2 f90d 	bl	80002a8 <__aeabi_dsub>
 800e08e:	9d03      	ldr	r5, [sp, #12]
 800e090:	f806 4b01 	strb.w	r4, [r6], #1
 800e094:	eba6 040a 	sub.w	r4, r6, sl
 800e098:	4602      	mov	r2, r0
 800e09a:	460b      	mov	r3, r1
 800e09c:	42a5      	cmp	r5, r4
 800e09e:	d133      	bne.n	800e108 <_dtoa_r+0x6e0>
 800e0a0:	f7f2 f904 	bl	80002ac <__adddf3>
 800e0a4:	4604      	mov	r4, r0
 800e0a6:	460d      	mov	r5, r1
 800e0a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0ac:	f7f2 fd44 	bl	8000b38 <__aeabi_dcmpgt>
 800e0b0:	b9c0      	cbnz	r0, 800e0e4 <_dtoa_r+0x6bc>
 800e0b2:	4620      	mov	r0, r4
 800e0b4:	4629      	mov	r1, r5
 800e0b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0ba:	f7f2 fd15 	bl	8000ae8 <__aeabi_dcmpeq>
 800e0be:	b110      	cbz	r0, 800e0c6 <_dtoa_r+0x69e>
 800e0c0:	f018 0f01 	tst.w	r8, #1
 800e0c4:	d10e      	bne.n	800e0e4 <_dtoa_r+0x6bc>
 800e0c6:	9902      	ldr	r1, [sp, #8]
 800e0c8:	4648      	mov	r0, r9
 800e0ca:	f000 fbbf 	bl	800e84c <_Bfree>
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	3701      	adds	r7, #1
 800e0d2:	7033      	strb	r3, [r6, #0]
 800e0d4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e0d6:	601f      	str	r7, [r3, #0]
 800e0d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	f000 824c 	beq.w	800e578 <_dtoa_r+0xb50>
 800e0e0:	601e      	str	r6, [r3, #0]
 800e0e2:	e249      	b.n	800e578 <_dtoa_r+0xb50>
 800e0e4:	46b8      	mov	r8, r7
 800e0e6:	4633      	mov	r3, r6
 800e0e8:	461e      	mov	r6, r3
 800e0ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0ee:	2a39      	cmp	r2, #57	@ 0x39
 800e0f0:	d106      	bne.n	800e100 <_dtoa_r+0x6d8>
 800e0f2:	459a      	cmp	sl, r3
 800e0f4:	d1f8      	bne.n	800e0e8 <_dtoa_r+0x6c0>
 800e0f6:	2230      	movs	r2, #48	@ 0x30
 800e0f8:	f108 0801 	add.w	r8, r8, #1
 800e0fc:	f88a 2000 	strb.w	r2, [sl]
 800e100:	781a      	ldrb	r2, [r3, #0]
 800e102:	3201      	adds	r2, #1
 800e104:	701a      	strb	r2, [r3, #0]
 800e106:	e7a0      	b.n	800e04a <_dtoa_r+0x622>
 800e108:	2200      	movs	r2, #0
 800e10a:	4b6f      	ldr	r3, [pc, #444]	@ (800e2c8 <_dtoa_r+0x8a0>)
 800e10c:	f7f2 fa84 	bl	8000618 <__aeabi_dmul>
 800e110:	2200      	movs	r2, #0
 800e112:	2300      	movs	r3, #0
 800e114:	4604      	mov	r4, r0
 800e116:	460d      	mov	r5, r1
 800e118:	f7f2 fce6 	bl	8000ae8 <__aeabi_dcmpeq>
 800e11c:	2800      	cmp	r0, #0
 800e11e:	d09f      	beq.n	800e060 <_dtoa_r+0x638>
 800e120:	e7d1      	b.n	800e0c6 <_dtoa_r+0x69e>
 800e122:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e124:	2a00      	cmp	r2, #0
 800e126:	f000 80ea 	beq.w	800e2fe <_dtoa_r+0x8d6>
 800e12a:	9a07      	ldr	r2, [sp, #28]
 800e12c:	2a01      	cmp	r2, #1
 800e12e:	f300 80cd 	bgt.w	800e2cc <_dtoa_r+0x8a4>
 800e132:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e134:	2a00      	cmp	r2, #0
 800e136:	f000 80c1 	beq.w	800e2bc <_dtoa_r+0x894>
 800e13a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e13e:	9c08      	ldr	r4, [sp, #32]
 800e140:	9e00      	ldr	r6, [sp, #0]
 800e142:	9a00      	ldr	r2, [sp, #0]
 800e144:	2101      	movs	r1, #1
 800e146:	4648      	mov	r0, r9
 800e148:	441a      	add	r2, r3
 800e14a:	9200      	str	r2, [sp, #0]
 800e14c:	9a06      	ldr	r2, [sp, #24]
 800e14e:	441a      	add	r2, r3
 800e150:	9206      	str	r2, [sp, #24]
 800e152:	f000 fc7b 	bl	800ea4c <__i2b>
 800e156:	4605      	mov	r5, r0
 800e158:	b166      	cbz	r6, 800e174 <_dtoa_r+0x74c>
 800e15a:	9b06      	ldr	r3, [sp, #24]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	dd09      	ble.n	800e174 <_dtoa_r+0x74c>
 800e160:	42b3      	cmp	r3, r6
 800e162:	9a00      	ldr	r2, [sp, #0]
 800e164:	bfa8      	it	ge
 800e166:	4633      	movge	r3, r6
 800e168:	1ad2      	subs	r2, r2, r3
 800e16a:	1af6      	subs	r6, r6, r3
 800e16c:	9200      	str	r2, [sp, #0]
 800e16e:	9a06      	ldr	r2, [sp, #24]
 800e170:	1ad3      	subs	r3, r2, r3
 800e172:	9306      	str	r3, [sp, #24]
 800e174:	9b08      	ldr	r3, [sp, #32]
 800e176:	b30b      	cbz	r3, 800e1bc <_dtoa_r+0x794>
 800e178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	f000 80c6 	beq.w	800e30c <_dtoa_r+0x8e4>
 800e180:	2c00      	cmp	r4, #0
 800e182:	f000 80c0 	beq.w	800e306 <_dtoa_r+0x8de>
 800e186:	4629      	mov	r1, r5
 800e188:	4622      	mov	r2, r4
 800e18a:	4648      	mov	r0, r9
 800e18c:	f000 fd18 	bl	800ebc0 <__pow5mult>
 800e190:	9a02      	ldr	r2, [sp, #8]
 800e192:	4601      	mov	r1, r0
 800e194:	4605      	mov	r5, r0
 800e196:	4648      	mov	r0, r9
 800e198:	f000 fc6e 	bl	800ea78 <__multiply>
 800e19c:	9902      	ldr	r1, [sp, #8]
 800e19e:	4680      	mov	r8, r0
 800e1a0:	4648      	mov	r0, r9
 800e1a2:	f000 fb53 	bl	800e84c <_Bfree>
 800e1a6:	9b08      	ldr	r3, [sp, #32]
 800e1a8:	1b1b      	subs	r3, r3, r4
 800e1aa:	9308      	str	r3, [sp, #32]
 800e1ac:	f000 80b1 	beq.w	800e312 <_dtoa_r+0x8ea>
 800e1b0:	9a08      	ldr	r2, [sp, #32]
 800e1b2:	4641      	mov	r1, r8
 800e1b4:	4648      	mov	r0, r9
 800e1b6:	f000 fd03 	bl	800ebc0 <__pow5mult>
 800e1ba:	9002      	str	r0, [sp, #8]
 800e1bc:	2101      	movs	r1, #1
 800e1be:	4648      	mov	r0, r9
 800e1c0:	f000 fc44 	bl	800ea4c <__i2b>
 800e1c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e1c6:	4604      	mov	r4, r0
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	f000 81d9 	beq.w	800e580 <_dtoa_r+0xb58>
 800e1ce:	461a      	mov	r2, r3
 800e1d0:	4601      	mov	r1, r0
 800e1d2:	4648      	mov	r0, r9
 800e1d4:	f000 fcf4 	bl	800ebc0 <__pow5mult>
 800e1d8:	9b07      	ldr	r3, [sp, #28]
 800e1da:	4604      	mov	r4, r0
 800e1dc:	2b01      	cmp	r3, #1
 800e1de:	f300 809f 	bgt.w	800e320 <_dtoa_r+0x8f8>
 800e1e2:	9b04      	ldr	r3, [sp, #16]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	f040 8097 	bne.w	800e318 <_dtoa_r+0x8f0>
 800e1ea:	9b05      	ldr	r3, [sp, #20]
 800e1ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	f040 8093 	bne.w	800e31c <_dtoa_r+0x8f4>
 800e1f6:	9b05      	ldr	r3, [sp, #20]
 800e1f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e1fc:	0d1b      	lsrs	r3, r3, #20
 800e1fe:	051b      	lsls	r3, r3, #20
 800e200:	b133      	cbz	r3, 800e210 <_dtoa_r+0x7e8>
 800e202:	9b00      	ldr	r3, [sp, #0]
 800e204:	3301      	adds	r3, #1
 800e206:	9300      	str	r3, [sp, #0]
 800e208:	9b06      	ldr	r3, [sp, #24]
 800e20a:	3301      	adds	r3, #1
 800e20c:	9306      	str	r3, [sp, #24]
 800e20e:	2301      	movs	r3, #1
 800e210:	9308      	str	r3, [sp, #32]
 800e212:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e214:	2b00      	cmp	r3, #0
 800e216:	f000 81b9 	beq.w	800e58c <_dtoa_r+0xb64>
 800e21a:	6923      	ldr	r3, [r4, #16]
 800e21c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e220:	6918      	ldr	r0, [r3, #16]
 800e222:	f000 fbc7 	bl	800e9b4 <__hi0bits>
 800e226:	f1c0 0020 	rsb	r0, r0, #32
 800e22a:	9b06      	ldr	r3, [sp, #24]
 800e22c:	4418      	add	r0, r3
 800e22e:	f010 001f 	ands.w	r0, r0, #31
 800e232:	f000 8082 	beq.w	800e33a <_dtoa_r+0x912>
 800e236:	f1c0 0320 	rsb	r3, r0, #32
 800e23a:	2b04      	cmp	r3, #4
 800e23c:	dd73      	ble.n	800e326 <_dtoa_r+0x8fe>
 800e23e:	f1c0 001c 	rsb	r0, r0, #28
 800e242:	9b00      	ldr	r3, [sp, #0]
 800e244:	4403      	add	r3, r0
 800e246:	4406      	add	r6, r0
 800e248:	9300      	str	r3, [sp, #0]
 800e24a:	9b06      	ldr	r3, [sp, #24]
 800e24c:	4403      	add	r3, r0
 800e24e:	9306      	str	r3, [sp, #24]
 800e250:	9b00      	ldr	r3, [sp, #0]
 800e252:	2b00      	cmp	r3, #0
 800e254:	dd05      	ble.n	800e262 <_dtoa_r+0x83a>
 800e256:	461a      	mov	r2, r3
 800e258:	9902      	ldr	r1, [sp, #8]
 800e25a:	4648      	mov	r0, r9
 800e25c:	f000 fd0a 	bl	800ec74 <__lshift>
 800e260:	9002      	str	r0, [sp, #8]
 800e262:	9b06      	ldr	r3, [sp, #24]
 800e264:	2b00      	cmp	r3, #0
 800e266:	dd05      	ble.n	800e274 <_dtoa_r+0x84c>
 800e268:	4621      	mov	r1, r4
 800e26a:	461a      	mov	r2, r3
 800e26c:	4648      	mov	r0, r9
 800e26e:	f000 fd01 	bl	800ec74 <__lshift>
 800e272:	4604      	mov	r4, r0
 800e274:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e276:	2b00      	cmp	r3, #0
 800e278:	d061      	beq.n	800e33e <_dtoa_r+0x916>
 800e27a:	4621      	mov	r1, r4
 800e27c:	9802      	ldr	r0, [sp, #8]
 800e27e:	f000 fd65 	bl	800ed4c <__mcmp>
 800e282:	2800      	cmp	r0, #0
 800e284:	da5b      	bge.n	800e33e <_dtoa_r+0x916>
 800e286:	2300      	movs	r3, #0
 800e288:	220a      	movs	r2, #10
 800e28a:	9902      	ldr	r1, [sp, #8]
 800e28c:	4648      	mov	r0, r9
 800e28e:	f000 faff 	bl	800e890 <__multadd>
 800e292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e294:	f107 38ff 	add.w	r8, r7, #4294967295
 800e298:	9002      	str	r0, [sp, #8]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	f000 8178 	beq.w	800e590 <_dtoa_r+0xb68>
 800e2a0:	4629      	mov	r1, r5
 800e2a2:	2300      	movs	r3, #0
 800e2a4:	220a      	movs	r2, #10
 800e2a6:	4648      	mov	r0, r9
 800e2a8:	f000 faf2 	bl	800e890 <__multadd>
 800e2ac:	f1bb 0f00 	cmp.w	fp, #0
 800e2b0:	4605      	mov	r5, r0
 800e2b2:	dc6f      	bgt.n	800e394 <_dtoa_r+0x96c>
 800e2b4:	9b07      	ldr	r3, [sp, #28]
 800e2b6:	2b02      	cmp	r3, #2
 800e2b8:	dc49      	bgt.n	800e34e <_dtoa_r+0x926>
 800e2ba:	e06b      	b.n	800e394 <_dtoa_r+0x96c>
 800e2bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e2be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e2c2:	e73c      	b.n	800e13e <_dtoa_r+0x716>
 800e2c4:	3fe00000 	.word	0x3fe00000
 800e2c8:	40240000 	.word	0x40240000
 800e2cc:	9b03      	ldr	r3, [sp, #12]
 800e2ce:	1e5c      	subs	r4, r3, #1
 800e2d0:	9b08      	ldr	r3, [sp, #32]
 800e2d2:	42a3      	cmp	r3, r4
 800e2d4:	db09      	blt.n	800e2ea <_dtoa_r+0x8c2>
 800e2d6:	1b1c      	subs	r4, r3, r4
 800e2d8:	9b03      	ldr	r3, [sp, #12]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	f6bf af30 	bge.w	800e140 <_dtoa_r+0x718>
 800e2e0:	9b00      	ldr	r3, [sp, #0]
 800e2e2:	9a03      	ldr	r2, [sp, #12]
 800e2e4:	1a9e      	subs	r6, r3, r2
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	e72b      	b.n	800e142 <_dtoa_r+0x71a>
 800e2ea:	9b08      	ldr	r3, [sp, #32]
 800e2ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e2ee:	1ae3      	subs	r3, r4, r3
 800e2f0:	9408      	str	r4, [sp, #32]
 800e2f2:	9e00      	ldr	r6, [sp, #0]
 800e2f4:	2400      	movs	r4, #0
 800e2f6:	441a      	add	r2, r3
 800e2f8:	9b03      	ldr	r3, [sp, #12]
 800e2fa:	920d      	str	r2, [sp, #52]	@ 0x34
 800e2fc:	e721      	b.n	800e142 <_dtoa_r+0x71a>
 800e2fe:	9c08      	ldr	r4, [sp, #32]
 800e300:	9e00      	ldr	r6, [sp, #0]
 800e302:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e304:	e728      	b.n	800e158 <_dtoa_r+0x730>
 800e306:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e30a:	e751      	b.n	800e1b0 <_dtoa_r+0x788>
 800e30c:	9a08      	ldr	r2, [sp, #32]
 800e30e:	9902      	ldr	r1, [sp, #8]
 800e310:	e750      	b.n	800e1b4 <_dtoa_r+0x78c>
 800e312:	f8cd 8008 	str.w	r8, [sp, #8]
 800e316:	e751      	b.n	800e1bc <_dtoa_r+0x794>
 800e318:	2300      	movs	r3, #0
 800e31a:	e779      	b.n	800e210 <_dtoa_r+0x7e8>
 800e31c:	9b04      	ldr	r3, [sp, #16]
 800e31e:	e777      	b.n	800e210 <_dtoa_r+0x7e8>
 800e320:	2300      	movs	r3, #0
 800e322:	9308      	str	r3, [sp, #32]
 800e324:	e779      	b.n	800e21a <_dtoa_r+0x7f2>
 800e326:	d093      	beq.n	800e250 <_dtoa_r+0x828>
 800e328:	331c      	adds	r3, #28
 800e32a:	9a00      	ldr	r2, [sp, #0]
 800e32c:	441a      	add	r2, r3
 800e32e:	441e      	add	r6, r3
 800e330:	9200      	str	r2, [sp, #0]
 800e332:	9a06      	ldr	r2, [sp, #24]
 800e334:	441a      	add	r2, r3
 800e336:	9206      	str	r2, [sp, #24]
 800e338:	e78a      	b.n	800e250 <_dtoa_r+0x828>
 800e33a:	4603      	mov	r3, r0
 800e33c:	e7f4      	b.n	800e328 <_dtoa_r+0x900>
 800e33e:	9b03      	ldr	r3, [sp, #12]
 800e340:	46b8      	mov	r8, r7
 800e342:	2b00      	cmp	r3, #0
 800e344:	dc20      	bgt.n	800e388 <_dtoa_r+0x960>
 800e346:	469b      	mov	fp, r3
 800e348:	9b07      	ldr	r3, [sp, #28]
 800e34a:	2b02      	cmp	r3, #2
 800e34c:	dd1e      	ble.n	800e38c <_dtoa_r+0x964>
 800e34e:	f1bb 0f00 	cmp.w	fp, #0
 800e352:	f47f adb1 	bne.w	800deb8 <_dtoa_r+0x490>
 800e356:	4621      	mov	r1, r4
 800e358:	465b      	mov	r3, fp
 800e35a:	2205      	movs	r2, #5
 800e35c:	4648      	mov	r0, r9
 800e35e:	f000 fa97 	bl	800e890 <__multadd>
 800e362:	4601      	mov	r1, r0
 800e364:	4604      	mov	r4, r0
 800e366:	9802      	ldr	r0, [sp, #8]
 800e368:	f000 fcf0 	bl	800ed4c <__mcmp>
 800e36c:	2800      	cmp	r0, #0
 800e36e:	f77f ada3 	ble.w	800deb8 <_dtoa_r+0x490>
 800e372:	4656      	mov	r6, sl
 800e374:	2331      	movs	r3, #49	@ 0x31
 800e376:	f108 0801 	add.w	r8, r8, #1
 800e37a:	f806 3b01 	strb.w	r3, [r6], #1
 800e37e:	e59f      	b.n	800dec0 <_dtoa_r+0x498>
 800e380:	46b8      	mov	r8, r7
 800e382:	9c03      	ldr	r4, [sp, #12]
 800e384:	4625      	mov	r5, r4
 800e386:	e7f4      	b.n	800e372 <_dtoa_r+0x94a>
 800e388:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e38c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e38e:	2b00      	cmp	r3, #0
 800e390:	f000 8102 	beq.w	800e598 <_dtoa_r+0xb70>
 800e394:	2e00      	cmp	r6, #0
 800e396:	dd05      	ble.n	800e3a4 <_dtoa_r+0x97c>
 800e398:	4629      	mov	r1, r5
 800e39a:	4632      	mov	r2, r6
 800e39c:	4648      	mov	r0, r9
 800e39e:	f000 fc69 	bl	800ec74 <__lshift>
 800e3a2:	4605      	mov	r5, r0
 800e3a4:	9b08      	ldr	r3, [sp, #32]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d05c      	beq.n	800e464 <_dtoa_r+0xa3c>
 800e3aa:	6869      	ldr	r1, [r5, #4]
 800e3ac:	4648      	mov	r0, r9
 800e3ae:	f000 fa0d 	bl	800e7cc <_Balloc>
 800e3b2:	4606      	mov	r6, r0
 800e3b4:	b928      	cbnz	r0, 800e3c2 <_dtoa_r+0x99a>
 800e3b6:	4b83      	ldr	r3, [pc, #524]	@ (800e5c4 <_dtoa_r+0xb9c>)
 800e3b8:	4602      	mov	r2, r0
 800e3ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e3be:	f7ff bb4a 	b.w	800da56 <_dtoa_r+0x2e>
 800e3c2:	692a      	ldr	r2, [r5, #16]
 800e3c4:	f105 010c 	add.w	r1, r5, #12
 800e3c8:	300c      	adds	r0, #12
 800e3ca:	3202      	adds	r2, #2
 800e3cc:	0092      	lsls	r2, r2, #2
 800e3ce:	f001 ff79 	bl	80102c4 <memcpy>
 800e3d2:	2201      	movs	r2, #1
 800e3d4:	4631      	mov	r1, r6
 800e3d6:	4648      	mov	r0, r9
 800e3d8:	f000 fc4c 	bl	800ec74 <__lshift>
 800e3dc:	f10a 0301 	add.w	r3, sl, #1
 800e3e0:	462f      	mov	r7, r5
 800e3e2:	4605      	mov	r5, r0
 800e3e4:	9300      	str	r3, [sp, #0]
 800e3e6:	eb0a 030b 	add.w	r3, sl, fp
 800e3ea:	9308      	str	r3, [sp, #32]
 800e3ec:	9b04      	ldr	r3, [sp, #16]
 800e3ee:	f003 0301 	and.w	r3, r3, #1
 800e3f2:	9306      	str	r3, [sp, #24]
 800e3f4:	9b00      	ldr	r3, [sp, #0]
 800e3f6:	4621      	mov	r1, r4
 800e3f8:	9802      	ldr	r0, [sp, #8]
 800e3fa:	f103 3bff 	add.w	fp, r3, #4294967295
 800e3fe:	f7ff fa85 	bl	800d90c <quorem>
 800e402:	4603      	mov	r3, r0
 800e404:	4639      	mov	r1, r7
 800e406:	9003      	str	r0, [sp, #12]
 800e408:	3330      	adds	r3, #48	@ 0x30
 800e40a:	9802      	ldr	r0, [sp, #8]
 800e40c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e40e:	f000 fc9d 	bl	800ed4c <__mcmp>
 800e412:	462a      	mov	r2, r5
 800e414:	9004      	str	r0, [sp, #16]
 800e416:	4621      	mov	r1, r4
 800e418:	4648      	mov	r0, r9
 800e41a:	f000 fcb3 	bl	800ed84 <__mdiff>
 800e41e:	68c2      	ldr	r2, [r0, #12]
 800e420:	4606      	mov	r6, r0
 800e422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e424:	bb02      	cbnz	r2, 800e468 <_dtoa_r+0xa40>
 800e426:	4601      	mov	r1, r0
 800e428:	9802      	ldr	r0, [sp, #8]
 800e42a:	f000 fc8f 	bl	800ed4c <__mcmp>
 800e42e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e430:	4602      	mov	r2, r0
 800e432:	4631      	mov	r1, r6
 800e434:	4648      	mov	r0, r9
 800e436:	920c      	str	r2, [sp, #48]	@ 0x30
 800e438:	9309      	str	r3, [sp, #36]	@ 0x24
 800e43a:	f000 fa07 	bl	800e84c <_Bfree>
 800e43e:	9b07      	ldr	r3, [sp, #28]
 800e440:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e442:	9e00      	ldr	r6, [sp, #0]
 800e444:	ea42 0103 	orr.w	r1, r2, r3
 800e448:	9b06      	ldr	r3, [sp, #24]
 800e44a:	4319      	orrs	r1, r3
 800e44c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e44e:	d10d      	bne.n	800e46c <_dtoa_r+0xa44>
 800e450:	2b39      	cmp	r3, #57	@ 0x39
 800e452:	d027      	beq.n	800e4a4 <_dtoa_r+0xa7c>
 800e454:	9a04      	ldr	r2, [sp, #16]
 800e456:	2a00      	cmp	r2, #0
 800e458:	dd01      	ble.n	800e45e <_dtoa_r+0xa36>
 800e45a:	9b03      	ldr	r3, [sp, #12]
 800e45c:	3331      	adds	r3, #49	@ 0x31
 800e45e:	f88b 3000 	strb.w	r3, [fp]
 800e462:	e52e      	b.n	800dec2 <_dtoa_r+0x49a>
 800e464:	4628      	mov	r0, r5
 800e466:	e7b9      	b.n	800e3dc <_dtoa_r+0x9b4>
 800e468:	2201      	movs	r2, #1
 800e46a:	e7e2      	b.n	800e432 <_dtoa_r+0xa0a>
 800e46c:	9904      	ldr	r1, [sp, #16]
 800e46e:	2900      	cmp	r1, #0
 800e470:	db04      	blt.n	800e47c <_dtoa_r+0xa54>
 800e472:	9807      	ldr	r0, [sp, #28]
 800e474:	4301      	orrs	r1, r0
 800e476:	9806      	ldr	r0, [sp, #24]
 800e478:	4301      	orrs	r1, r0
 800e47a:	d120      	bne.n	800e4be <_dtoa_r+0xa96>
 800e47c:	2a00      	cmp	r2, #0
 800e47e:	ddee      	ble.n	800e45e <_dtoa_r+0xa36>
 800e480:	2201      	movs	r2, #1
 800e482:	9902      	ldr	r1, [sp, #8]
 800e484:	4648      	mov	r0, r9
 800e486:	9300      	str	r3, [sp, #0]
 800e488:	f000 fbf4 	bl	800ec74 <__lshift>
 800e48c:	4621      	mov	r1, r4
 800e48e:	9002      	str	r0, [sp, #8]
 800e490:	f000 fc5c 	bl	800ed4c <__mcmp>
 800e494:	2800      	cmp	r0, #0
 800e496:	9b00      	ldr	r3, [sp, #0]
 800e498:	dc02      	bgt.n	800e4a0 <_dtoa_r+0xa78>
 800e49a:	d1e0      	bne.n	800e45e <_dtoa_r+0xa36>
 800e49c:	07da      	lsls	r2, r3, #31
 800e49e:	d5de      	bpl.n	800e45e <_dtoa_r+0xa36>
 800e4a0:	2b39      	cmp	r3, #57	@ 0x39
 800e4a2:	d1da      	bne.n	800e45a <_dtoa_r+0xa32>
 800e4a4:	2339      	movs	r3, #57	@ 0x39
 800e4a6:	f88b 3000 	strb.w	r3, [fp]
 800e4aa:	4633      	mov	r3, r6
 800e4ac:	461e      	mov	r6, r3
 800e4ae:	3b01      	subs	r3, #1
 800e4b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e4b4:	2a39      	cmp	r2, #57	@ 0x39
 800e4b6:	d04f      	beq.n	800e558 <_dtoa_r+0xb30>
 800e4b8:	3201      	adds	r2, #1
 800e4ba:	701a      	strb	r2, [r3, #0]
 800e4bc:	e501      	b.n	800dec2 <_dtoa_r+0x49a>
 800e4be:	2a00      	cmp	r2, #0
 800e4c0:	dd03      	ble.n	800e4ca <_dtoa_r+0xaa2>
 800e4c2:	2b39      	cmp	r3, #57	@ 0x39
 800e4c4:	d0ee      	beq.n	800e4a4 <_dtoa_r+0xa7c>
 800e4c6:	3301      	adds	r3, #1
 800e4c8:	e7c9      	b.n	800e45e <_dtoa_r+0xa36>
 800e4ca:	9a00      	ldr	r2, [sp, #0]
 800e4cc:	9908      	ldr	r1, [sp, #32]
 800e4ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e4d2:	428a      	cmp	r2, r1
 800e4d4:	d029      	beq.n	800e52a <_dtoa_r+0xb02>
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	220a      	movs	r2, #10
 800e4da:	9902      	ldr	r1, [sp, #8]
 800e4dc:	4648      	mov	r0, r9
 800e4de:	f000 f9d7 	bl	800e890 <__multadd>
 800e4e2:	42af      	cmp	r7, r5
 800e4e4:	9002      	str	r0, [sp, #8]
 800e4e6:	f04f 0300 	mov.w	r3, #0
 800e4ea:	f04f 020a 	mov.w	r2, #10
 800e4ee:	4639      	mov	r1, r7
 800e4f0:	4648      	mov	r0, r9
 800e4f2:	d107      	bne.n	800e504 <_dtoa_r+0xadc>
 800e4f4:	f000 f9cc 	bl	800e890 <__multadd>
 800e4f8:	4607      	mov	r7, r0
 800e4fa:	4605      	mov	r5, r0
 800e4fc:	9b00      	ldr	r3, [sp, #0]
 800e4fe:	3301      	adds	r3, #1
 800e500:	9300      	str	r3, [sp, #0]
 800e502:	e777      	b.n	800e3f4 <_dtoa_r+0x9cc>
 800e504:	f000 f9c4 	bl	800e890 <__multadd>
 800e508:	4629      	mov	r1, r5
 800e50a:	4607      	mov	r7, r0
 800e50c:	2300      	movs	r3, #0
 800e50e:	220a      	movs	r2, #10
 800e510:	4648      	mov	r0, r9
 800e512:	f000 f9bd 	bl	800e890 <__multadd>
 800e516:	4605      	mov	r5, r0
 800e518:	e7f0      	b.n	800e4fc <_dtoa_r+0xad4>
 800e51a:	f1bb 0f00 	cmp.w	fp, #0
 800e51e:	f04f 0700 	mov.w	r7, #0
 800e522:	bfcc      	ite	gt
 800e524:	465e      	movgt	r6, fp
 800e526:	2601      	movle	r6, #1
 800e528:	4456      	add	r6, sl
 800e52a:	2201      	movs	r2, #1
 800e52c:	9902      	ldr	r1, [sp, #8]
 800e52e:	4648      	mov	r0, r9
 800e530:	9300      	str	r3, [sp, #0]
 800e532:	f000 fb9f 	bl	800ec74 <__lshift>
 800e536:	4621      	mov	r1, r4
 800e538:	9002      	str	r0, [sp, #8]
 800e53a:	f000 fc07 	bl	800ed4c <__mcmp>
 800e53e:	2800      	cmp	r0, #0
 800e540:	dcb3      	bgt.n	800e4aa <_dtoa_r+0xa82>
 800e542:	d102      	bne.n	800e54a <_dtoa_r+0xb22>
 800e544:	9b00      	ldr	r3, [sp, #0]
 800e546:	07db      	lsls	r3, r3, #31
 800e548:	d4af      	bmi.n	800e4aa <_dtoa_r+0xa82>
 800e54a:	4633      	mov	r3, r6
 800e54c:	461e      	mov	r6, r3
 800e54e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e552:	2a30      	cmp	r2, #48	@ 0x30
 800e554:	d0fa      	beq.n	800e54c <_dtoa_r+0xb24>
 800e556:	e4b4      	b.n	800dec2 <_dtoa_r+0x49a>
 800e558:	459a      	cmp	sl, r3
 800e55a:	d1a7      	bne.n	800e4ac <_dtoa_r+0xa84>
 800e55c:	2331      	movs	r3, #49	@ 0x31
 800e55e:	f108 0801 	add.w	r8, r8, #1
 800e562:	f88a 3000 	strb.w	r3, [sl]
 800e566:	e4ac      	b.n	800dec2 <_dtoa_r+0x49a>
 800e568:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e56a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e5c8 <_dtoa_r+0xba0>
 800e56e:	b11b      	cbz	r3, 800e578 <_dtoa_r+0xb50>
 800e570:	f10a 0308 	add.w	r3, sl, #8
 800e574:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e576:	6013      	str	r3, [r2, #0]
 800e578:	4650      	mov	r0, sl
 800e57a:	b017      	add	sp, #92	@ 0x5c
 800e57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e580:	9b07      	ldr	r3, [sp, #28]
 800e582:	2b01      	cmp	r3, #1
 800e584:	f77f ae2d 	ble.w	800e1e2 <_dtoa_r+0x7ba>
 800e588:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e58a:	9308      	str	r3, [sp, #32]
 800e58c:	2001      	movs	r0, #1
 800e58e:	e64c      	b.n	800e22a <_dtoa_r+0x802>
 800e590:	f1bb 0f00 	cmp.w	fp, #0
 800e594:	f77f aed8 	ble.w	800e348 <_dtoa_r+0x920>
 800e598:	4656      	mov	r6, sl
 800e59a:	4621      	mov	r1, r4
 800e59c:	9802      	ldr	r0, [sp, #8]
 800e59e:	f7ff f9b5 	bl	800d90c <quorem>
 800e5a2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e5a6:	f806 3b01 	strb.w	r3, [r6], #1
 800e5aa:	eba6 020a 	sub.w	r2, r6, sl
 800e5ae:	4593      	cmp	fp, r2
 800e5b0:	ddb3      	ble.n	800e51a <_dtoa_r+0xaf2>
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	220a      	movs	r2, #10
 800e5b6:	9902      	ldr	r1, [sp, #8]
 800e5b8:	4648      	mov	r0, r9
 800e5ba:	f000 f969 	bl	800e890 <__multadd>
 800e5be:	9002      	str	r0, [sp, #8]
 800e5c0:	e7eb      	b.n	800e59a <_dtoa_r+0xb72>
 800e5c2:	bf00      	nop
 800e5c4:	08011149 	.word	0x08011149
 800e5c8:	080110cd 	.word	0x080110cd

0800e5cc <_free_r>:
 800e5cc:	b538      	push	{r3, r4, r5, lr}
 800e5ce:	4605      	mov	r5, r0
 800e5d0:	2900      	cmp	r1, #0
 800e5d2:	d041      	beq.n	800e658 <_free_r+0x8c>
 800e5d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5d8:	1f0c      	subs	r4, r1, #4
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	bfb8      	it	lt
 800e5de:	18e4      	addlt	r4, r4, r3
 800e5e0:	f000 f8e8 	bl	800e7b4 <__malloc_lock>
 800e5e4:	4a1d      	ldr	r2, [pc, #116]	@ (800e65c <_free_r+0x90>)
 800e5e6:	6813      	ldr	r3, [r2, #0]
 800e5e8:	b933      	cbnz	r3, 800e5f8 <_free_r+0x2c>
 800e5ea:	6063      	str	r3, [r4, #4]
 800e5ec:	6014      	str	r4, [r2, #0]
 800e5ee:	4628      	mov	r0, r5
 800e5f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e5f4:	f000 b8e4 	b.w	800e7c0 <__malloc_unlock>
 800e5f8:	42a3      	cmp	r3, r4
 800e5fa:	d908      	bls.n	800e60e <_free_r+0x42>
 800e5fc:	6820      	ldr	r0, [r4, #0]
 800e5fe:	1821      	adds	r1, r4, r0
 800e600:	428b      	cmp	r3, r1
 800e602:	bf01      	itttt	eq
 800e604:	6819      	ldreq	r1, [r3, #0]
 800e606:	685b      	ldreq	r3, [r3, #4]
 800e608:	1809      	addeq	r1, r1, r0
 800e60a:	6021      	streq	r1, [r4, #0]
 800e60c:	e7ed      	b.n	800e5ea <_free_r+0x1e>
 800e60e:	461a      	mov	r2, r3
 800e610:	685b      	ldr	r3, [r3, #4]
 800e612:	b10b      	cbz	r3, 800e618 <_free_r+0x4c>
 800e614:	42a3      	cmp	r3, r4
 800e616:	d9fa      	bls.n	800e60e <_free_r+0x42>
 800e618:	6811      	ldr	r1, [r2, #0]
 800e61a:	1850      	adds	r0, r2, r1
 800e61c:	42a0      	cmp	r0, r4
 800e61e:	d10b      	bne.n	800e638 <_free_r+0x6c>
 800e620:	6820      	ldr	r0, [r4, #0]
 800e622:	4401      	add	r1, r0
 800e624:	1850      	adds	r0, r2, r1
 800e626:	6011      	str	r1, [r2, #0]
 800e628:	4283      	cmp	r3, r0
 800e62a:	d1e0      	bne.n	800e5ee <_free_r+0x22>
 800e62c:	6818      	ldr	r0, [r3, #0]
 800e62e:	685b      	ldr	r3, [r3, #4]
 800e630:	4408      	add	r0, r1
 800e632:	6053      	str	r3, [r2, #4]
 800e634:	6010      	str	r0, [r2, #0]
 800e636:	e7da      	b.n	800e5ee <_free_r+0x22>
 800e638:	d902      	bls.n	800e640 <_free_r+0x74>
 800e63a:	230c      	movs	r3, #12
 800e63c:	602b      	str	r3, [r5, #0]
 800e63e:	e7d6      	b.n	800e5ee <_free_r+0x22>
 800e640:	6820      	ldr	r0, [r4, #0]
 800e642:	1821      	adds	r1, r4, r0
 800e644:	428b      	cmp	r3, r1
 800e646:	bf02      	ittt	eq
 800e648:	6819      	ldreq	r1, [r3, #0]
 800e64a:	685b      	ldreq	r3, [r3, #4]
 800e64c:	1809      	addeq	r1, r1, r0
 800e64e:	6063      	str	r3, [r4, #4]
 800e650:	bf08      	it	eq
 800e652:	6021      	streq	r1, [r4, #0]
 800e654:	6054      	str	r4, [r2, #4]
 800e656:	e7ca      	b.n	800e5ee <_free_r+0x22>
 800e658:	bd38      	pop	{r3, r4, r5, pc}
 800e65a:	bf00      	nop
 800e65c:	20000560 	.word	0x20000560

0800e660 <malloc>:
 800e660:	4b02      	ldr	r3, [pc, #8]	@ (800e66c <malloc+0xc>)
 800e662:	4601      	mov	r1, r0
 800e664:	6818      	ldr	r0, [r3, #0]
 800e666:	f000 b825 	b.w	800e6b4 <_malloc_r>
 800e66a:	bf00      	nop
 800e66c:	20000018 	.word	0x20000018

0800e670 <sbrk_aligned>:
 800e670:	b570      	push	{r4, r5, r6, lr}
 800e672:	4e0f      	ldr	r6, [pc, #60]	@ (800e6b0 <sbrk_aligned+0x40>)
 800e674:	460c      	mov	r4, r1
 800e676:	4605      	mov	r5, r0
 800e678:	6831      	ldr	r1, [r6, #0]
 800e67a:	b911      	cbnz	r1, 800e682 <sbrk_aligned+0x12>
 800e67c:	f001 fe12 	bl	80102a4 <_sbrk_r>
 800e680:	6030      	str	r0, [r6, #0]
 800e682:	4621      	mov	r1, r4
 800e684:	4628      	mov	r0, r5
 800e686:	f001 fe0d 	bl	80102a4 <_sbrk_r>
 800e68a:	1c43      	adds	r3, r0, #1
 800e68c:	d103      	bne.n	800e696 <sbrk_aligned+0x26>
 800e68e:	f04f 34ff 	mov.w	r4, #4294967295
 800e692:	4620      	mov	r0, r4
 800e694:	bd70      	pop	{r4, r5, r6, pc}
 800e696:	1cc4      	adds	r4, r0, #3
 800e698:	f024 0403 	bic.w	r4, r4, #3
 800e69c:	42a0      	cmp	r0, r4
 800e69e:	d0f8      	beq.n	800e692 <sbrk_aligned+0x22>
 800e6a0:	1a21      	subs	r1, r4, r0
 800e6a2:	4628      	mov	r0, r5
 800e6a4:	f001 fdfe 	bl	80102a4 <_sbrk_r>
 800e6a8:	3001      	adds	r0, #1
 800e6aa:	d1f2      	bne.n	800e692 <sbrk_aligned+0x22>
 800e6ac:	e7ef      	b.n	800e68e <sbrk_aligned+0x1e>
 800e6ae:	bf00      	nop
 800e6b0:	2000055c 	.word	0x2000055c

0800e6b4 <_malloc_r>:
 800e6b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6b8:	1ccd      	adds	r5, r1, #3
 800e6ba:	4606      	mov	r6, r0
 800e6bc:	f025 0503 	bic.w	r5, r5, #3
 800e6c0:	3508      	adds	r5, #8
 800e6c2:	2d0c      	cmp	r5, #12
 800e6c4:	bf38      	it	cc
 800e6c6:	250c      	movcc	r5, #12
 800e6c8:	2d00      	cmp	r5, #0
 800e6ca:	db01      	blt.n	800e6d0 <_malloc_r+0x1c>
 800e6cc:	42a9      	cmp	r1, r5
 800e6ce:	d904      	bls.n	800e6da <_malloc_r+0x26>
 800e6d0:	230c      	movs	r3, #12
 800e6d2:	6033      	str	r3, [r6, #0]
 800e6d4:	2000      	movs	r0, #0
 800e6d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e7b0 <_malloc_r+0xfc>
 800e6de:	f000 f869 	bl	800e7b4 <__malloc_lock>
 800e6e2:	f8d8 3000 	ldr.w	r3, [r8]
 800e6e6:	461c      	mov	r4, r3
 800e6e8:	bb44      	cbnz	r4, 800e73c <_malloc_r+0x88>
 800e6ea:	4629      	mov	r1, r5
 800e6ec:	4630      	mov	r0, r6
 800e6ee:	f7ff ffbf 	bl	800e670 <sbrk_aligned>
 800e6f2:	1c43      	adds	r3, r0, #1
 800e6f4:	4604      	mov	r4, r0
 800e6f6:	d158      	bne.n	800e7aa <_malloc_r+0xf6>
 800e6f8:	f8d8 4000 	ldr.w	r4, [r8]
 800e6fc:	4627      	mov	r7, r4
 800e6fe:	2f00      	cmp	r7, #0
 800e700:	d143      	bne.n	800e78a <_malloc_r+0xd6>
 800e702:	2c00      	cmp	r4, #0
 800e704:	d04b      	beq.n	800e79e <_malloc_r+0xea>
 800e706:	6823      	ldr	r3, [r4, #0]
 800e708:	4639      	mov	r1, r7
 800e70a:	4630      	mov	r0, r6
 800e70c:	eb04 0903 	add.w	r9, r4, r3
 800e710:	f001 fdc8 	bl	80102a4 <_sbrk_r>
 800e714:	4581      	cmp	r9, r0
 800e716:	d142      	bne.n	800e79e <_malloc_r+0xea>
 800e718:	6821      	ldr	r1, [r4, #0]
 800e71a:	4630      	mov	r0, r6
 800e71c:	1a6d      	subs	r5, r5, r1
 800e71e:	4629      	mov	r1, r5
 800e720:	f7ff ffa6 	bl	800e670 <sbrk_aligned>
 800e724:	3001      	adds	r0, #1
 800e726:	d03a      	beq.n	800e79e <_malloc_r+0xea>
 800e728:	6823      	ldr	r3, [r4, #0]
 800e72a:	442b      	add	r3, r5
 800e72c:	6023      	str	r3, [r4, #0]
 800e72e:	f8d8 3000 	ldr.w	r3, [r8]
 800e732:	685a      	ldr	r2, [r3, #4]
 800e734:	bb62      	cbnz	r2, 800e790 <_malloc_r+0xdc>
 800e736:	f8c8 7000 	str.w	r7, [r8]
 800e73a:	e00f      	b.n	800e75c <_malloc_r+0xa8>
 800e73c:	6822      	ldr	r2, [r4, #0]
 800e73e:	1b52      	subs	r2, r2, r5
 800e740:	d420      	bmi.n	800e784 <_malloc_r+0xd0>
 800e742:	2a0b      	cmp	r2, #11
 800e744:	d917      	bls.n	800e776 <_malloc_r+0xc2>
 800e746:	1961      	adds	r1, r4, r5
 800e748:	42a3      	cmp	r3, r4
 800e74a:	6025      	str	r5, [r4, #0]
 800e74c:	bf18      	it	ne
 800e74e:	6059      	strne	r1, [r3, #4]
 800e750:	6863      	ldr	r3, [r4, #4]
 800e752:	bf08      	it	eq
 800e754:	f8c8 1000 	streq.w	r1, [r8]
 800e758:	5162      	str	r2, [r4, r5]
 800e75a:	604b      	str	r3, [r1, #4]
 800e75c:	4630      	mov	r0, r6
 800e75e:	f000 f82f 	bl	800e7c0 <__malloc_unlock>
 800e762:	f104 000b 	add.w	r0, r4, #11
 800e766:	1d23      	adds	r3, r4, #4
 800e768:	f020 0007 	bic.w	r0, r0, #7
 800e76c:	1ac2      	subs	r2, r0, r3
 800e76e:	bf1c      	itt	ne
 800e770:	1a1b      	subne	r3, r3, r0
 800e772:	50a3      	strne	r3, [r4, r2]
 800e774:	e7af      	b.n	800e6d6 <_malloc_r+0x22>
 800e776:	6862      	ldr	r2, [r4, #4]
 800e778:	42a3      	cmp	r3, r4
 800e77a:	bf0c      	ite	eq
 800e77c:	f8c8 2000 	streq.w	r2, [r8]
 800e780:	605a      	strne	r2, [r3, #4]
 800e782:	e7eb      	b.n	800e75c <_malloc_r+0xa8>
 800e784:	4623      	mov	r3, r4
 800e786:	6864      	ldr	r4, [r4, #4]
 800e788:	e7ae      	b.n	800e6e8 <_malloc_r+0x34>
 800e78a:	463c      	mov	r4, r7
 800e78c:	687f      	ldr	r7, [r7, #4]
 800e78e:	e7b6      	b.n	800e6fe <_malloc_r+0x4a>
 800e790:	461a      	mov	r2, r3
 800e792:	685b      	ldr	r3, [r3, #4]
 800e794:	42a3      	cmp	r3, r4
 800e796:	d1fb      	bne.n	800e790 <_malloc_r+0xdc>
 800e798:	2300      	movs	r3, #0
 800e79a:	6053      	str	r3, [r2, #4]
 800e79c:	e7de      	b.n	800e75c <_malloc_r+0xa8>
 800e79e:	230c      	movs	r3, #12
 800e7a0:	4630      	mov	r0, r6
 800e7a2:	6033      	str	r3, [r6, #0]
 800e7a4:	f000 f80c 	bl	800e7c0 <__malloc_unlock>
 800e7a8:	e794      	b.n	800e6d4 <_malloc_r+0x20>
 800e7aa:	6005      	str	r5, [r0, #0]
 800e7ac:	e7d6      	b.n	800e75c <_malloc_r+0xa8>
 800e7ae:	bf00      	nop
 800e7b0:	20000560 	.word	0x20000560

0800e7b4 <__malloc_lock>:
 800e7b4:	4801      	ldr	r0, [pc, #4]	@ (800e7bc <__malloc_lock+0x8>)
 800e7b6:	f7ff b892 	b.w	800d8de <__retarget_lock_acquire_recursive>
 800e7ba:	bf00      	nop
 800e7bc:	20000558 	.word	0x20000558

0800e7c0 <__malloc_unlock>:
 800e7c0:	4801      	ldr	r0, [pc, #4]	@ (800e7c8 <__malloc_unlock+0x8>)
 800e7c2:	f7ff b88d 	b.w	800d8e0 <__retarget_lock_release_recursive>
 800e7c6:	bf00      	nop
 800e7c8:	20000558 	.word	0x20000558

0800e7cc <_Balloc>:
 800e7cc:	b570      	push	{r4, r5, r6, lr}
 800e7ce:	69c6      	ldr	r6, [r0, #28]
 800e7d0:	4604      	mov	r4, r0
 800e7d2:	460d      	mov	r5, r1
 800e7d4:	b976      	cbnz	r6, 800e7f4 <_Balloc+0x28>
 800e7d6:	2010      	movs	r0, #16
 800e7d8:	f7ff ff42 	bl	800e660 <malloc>
 800e7dc:	4602      	mov	r2, r0
 800e7de:	61e0      	str	r0, [r4, #28]
 800e7e0:	b920      	cbnz	r0, 800e7ec <_Balloc+0x20>
 800e7e2:	4b18      	ldr	r3, [pc, #96]	@ (800e844 <_Balloc+0x78>)
 800e7e4:	216b      	movs	r1, #107	@ 0x6b
 800e7e6:	4818      	ldr	r0, [pc, #96]	@ (800e848 <_Balloc+0x7c>)
 800e7e8:	f001 fd82 	bl	80102f0 <__assert_func>
 800e7ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7f0:	6006      	str	r6, [r0, #0]
 800e7f2:	60c6      	str	r6, [r0, #12]
 800e7f4:	69e6      	ldr	r6, [r4, #28]
 800e7f6:	68f3      	ldr	r3, [r6, #12]
 800e7f8:	b183      	cbz	r3, 800e81c <_Balloc+0x50>
 800e7fa:	69e3      	ldr	r3, [r4, #28]
 800e7fc:	68db      	ldr	r3, [r3, #12]
 800e7fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e802:	b9b8      	cbnz	r0, 800e834 <_Balloc+0x68>
 800e804:	2101      	movs	r1, #1
 800e806:	4620      	mov	r0, r4
 800e808:	fa01 f605 	lsl.w	r6, r1, r5
 800e80c:	1d72      	adds	r2, r6, #5
 800e80e:	0092      	lsls	r2, r2, #2
 800e810:	f001 fd8c 	bl	801032c <_calloc_r>
 800e814:	b160      	cbz	r0, 800e830 <_Balloc+0x64>
 800e816:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e81a:	e00e      	b.n	800e83a <_Balloc+0x6e>
 800e81c:	2221      	movs	r2, #33	@ 0x21
 800e81e:	2104      	movs	r1, #4
 800e820:	4620      	mov	r0, r4
 800e822:	f001 fd83 	bl	801032c <_calloc_r>
 800e826:	69e3      	ldr	r3, [r4, #28]
 800e828:	60f0      	str	r0, [r6, #12]
 800e82a:	68db      	ldr	r3, [r3, #12]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d1e4      	bne.n	800e7fa <_Balloc+0x2e>
 800e830:	2000      	movs	r0, #0
 800e832:	bd70      	pop	{r4, r5, r6, pc}
 800e834:	6802      	ldr	r2, [r0, #0]
 800e836:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e83a:	2300      	movs	r3, #0
 800e83c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e840:	e7f7      	b.n	800e832 <_Balloc+0x66>
 800e842:	bf00      	nop
 800e844:	080110da 	.word	0x080110da
 800e848:	0801115a 	.word	0x0801115a

0800e84c <_Bfree>:
 800e84c:	b570      	push	{r4, r5, r6, lr}
 800e84e:	69c6      	ldr	r6, [r0, #28]
 800e850:	4605      	mov	r5, r0
 800e852:	460c      	mov	r4, r1
 800e854:	b976      	cbnz	r6, 800e874 <_Bfree+0x28>
 800e856:	2010      	movs	r0, #16
 800e858:	f7ff ff02 	bl	800e660 <malloc>
 800e85c:	4602      	mov	r2, r0
 800e85e:	61e8      	str	r0, [r5, #28]
 800e860:	b920      	cbnz	r0, 800e86c <_Bfree+0x20>
 800e862:	4b09      	ldr	r3, [pc, #36]	@ (800e888 <_Bfree+0x3c>)
 800e864:	218f      	movs	r1, #143	@ 0x8f
 800e866:	4809      	ldr	r0, [pc, #36]	@ (800e88c <_Bfree+0x40>)
 800e868:	f001 fd42 	bl	80102f0 <__assert_func>
 800e86c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e870:	6006      	str	r6, [r0, #0]
 800e872:	60c6      	str	r6, [r0, #12]
 800e874:	b13c      	cbz	r4, 800e886 <_Bfree+0x3a>
 800e876:	69eb      	ldr	r3, [r5, #28]
 800e878:	6862      	ldr	r2, [r4, #4]
 800e87a:	68db      	ldr	r3, [r3, #12]
 800e87c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e880:	6021      	str	r1, [r4, #0]
 800e882:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e886:	bd70      	pop	{r4, r5, r6, pc}
 800e888:	080110da 	.word	0x080110da
 800e88c:	0801115a 	.word	0x0801115a

0800e890 <__multadd>:
 800e890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e894:	f101 0c14 	add.w	ip, r1, #20
 800e898:	4607      	mov	r7, r0
 800e89a:	460c      	mov	r4, r1
 800e89c:	461e      	mov	r6, r3
 800e89e:	690d      	ldr	r5, [r1, #16]
 800e8a0:	2000      	movs	r0, #0
 800e8a2:	f8dc 3000 	ldr.w	r3, [ip]
 800e8a6:	3001      	adds	r0, #1
 800e8a8:	b299      	uxth	r1, r3
 800e8aa:	4285      	cmp	r5, r0
 800e8ac:	fb02 6101 	mla	r1, r2, r1, r6
 800e8b0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e8b4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e8b8:	b289      	uxth	r1, r1
 800e8ba:	fb02 3306 	mla	r3, r2, r6, r3
 800e8be:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e8c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e8c6:	f84c 1b04 	str.w	r1, [ip], #4
 800e8ca:	dcea      	bgt.n	800e8a2 <__multadd+0x12>
 800e8cc:	b30e      	cbz	r6, 800e912 <__multadd+0x82>
 800e8ce:	68a3      	ldr	r3, [r4, #8]
 800e8d0:	42ab      	cmp	r3, r5
 800e8d2:	dc19      	bgt.n	800e908 <__multadd+0x78>
 800e8d4:	6861      	ldr	r1, [r4, #4]
 800e8d6:	4638      	mov	r0, r7
 800e8d8:	3101      	adds	r1, #1
 800e8da:	f7ff ff77 	bl	800e7cc <_Balloc>
 800e8de:	4680      	mov	r8, r0
 800e8e0:	b928      	cbnz	r0, 800e8ee <__multadd+0x5e>
 800e8e2:	4602      	mov	r2, r0
 800e8e4:	4b0c      	ldr	r3, [pc, #48]	@ (800e918 <__multadd+0x88>)
 800e8e6:	21ba      	movs	r1, #186	@ 0xba
 800e8e8:	480c      	ldr	r0, [pc, #48]	@ (800e91c <__multadd+0x8c>)
 800e8ea:	f001 fd01 	bl	80102f0 <__assert_func>
 800e8ee:	6922      	ldr	r2, [r4, #16]
 800e8f0:	f104 010c 	add.w	r1, r4, #12
 800e8f4:	300c      	adds	r0, #12
 800e8f6:	3202      	adds	r2, #2
 800e8f8:	0092      	lsls	r2, r2, #2
 800e8fa:	f001 fce3 	bl	80102c4 <memcpy>
 800e8fe:	4621      	mov	r1, r4
 800e900:	4644      	mov	r4, r8
 800e902:	4638      	mov	r0, r7
 800e904:	f7ff ffa2 	bl	800e84c <_Bfree>
 800e908:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e90c:	3501      	adds	r5, #1
 800e90e:	615e      	str	r6, [r3, #20]
 800e910:	6125      	str	r5, [r4, #16]
 800e912:	4620      	mov	r0, r4
 800e914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e918:	08011149 	.word	0x08011149
 800e91c:	0801115a 	.word	0x0801115a

0800e920 <__s2b>:
 800e920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e924:	4615      	mov	r5, r2
 800e926:	461f      	mov	r7, r3
 800e928:	2209      	movs	r2, #9
 800e92a:	3308      	adds	r3, #8
 800e92c:	460c      	mov	r4, r1
 800e92e:	4606      	mov	r6, r0
 800e930:	2100      	movs	r1, #0
 800e932:	fb93 f3f2 	sdiv	r3, r3, r2
 800e936:	2201      	movs	r2, #1
 800e938:	429a      	cmp	r2, r3
 800e93a:	db09      	blt.n	800e950 <__s2b+0x30>
 800e93c:	4630      	mov	r0, r6
 800e93e:	f7ff ff45 	bl	800e7cc <_Balloc>
 800e942:	b940      	cbnz	r0, 800e956 <__s2b+0x36>
 800e944:	4602      	mov	r2, r0
 800e946:	4b19      	ldr	r3, [pc, #100]	@ (800e9ac <__s2b+0x8c>)
 800e948:	21d3      	movs	r1, #211	@ 0xd3
 800e94a:	4819      	ldr	r0, [pc, #100]	@ (800e9b0 <__s2b+0x90>)
 800e94c:	f001 fcd0 	bl	80102f0 <__assert_func>
 800e950:	0052      	lsls	r2, r2, #1
 800e952:	3101      	adds	r1, #1
 800e954:	e7f0      	b.n	800e938 <__s2b+0x18>
 800e956:	9b08      	ldr	r3, [sp, #32]
 800e958:	2d09      	cmp	r5, #9
 800e95a:	6143      	str	r3, [r0, #20]
 800e95c:	f04f 0301 	mov.w	r3, #1
 800e960:	6103      	str	r3, [r0, #16]
 800e962:	dd16      	ble.n	800e992 <__s2b+0x72>
 800e964:	f104 0909 	add.w	r9, r4, #9
 800e968:	442c      	add	r4, r5
 800e96a:	46c8      	mov	r8, r9
 800e96c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e970:	4601      	mov	r1, r0
 800e972:	220a      	movs	r2, #10
 800e974:	4630      	mov	r0, r6
 800e976:	3b30      	subs	r3, #48	@ 0x30
 800e978:	f7ff ff8a 	bl	800e890 <__multadd>
 800e97c:	45a0      	cmp	r8, r4
 800e97e:	d1f5      	bne.n	800e96c <__s2b+0x4c>
 800e980:	f1a5 0408 	sub.w	r4, r5, #8
 800e984:	444c      	add	r4, r9
 800e986:	1b2d      	subs	r5, r5, r4
 800e988:	1963      	adds	r3, r4, r5
 800e98a:	42bb      	cmp	r3, r7
 800e98c:	db04      	blt.n	800e998 <__s2b+0x78>
 800e98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e992:	340a      	adds	r4, #10
 800e994:	2509      	movs	r5, #9
 800e996:	e7f6      	b.n	800e986 <__s2b+0x66>
 800e998:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e99c:	4601      	mov	r1, r0
 800e99e:	220a      	movs	r2, #10
 800e9a0:	4630      	mov	r0, r6
 800e9a2:	3b30      	subs	r3, #48	@ 0x30
 800e9a4:	f7ff ff74 	bl	800e890 <__multadd>
 800e9a8:	e7ee      	b.n	800e988 <__s2b+0x68>
 800e9aa:	bf00      	nop
 800e9ac:	08011149 	.word	0x08011149
 800e9b0:	0801115a 	.word	0x0801115a

0800e9b4 <__hi0bits>:
 800e9b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	bf36      	itet	cc
 800e9bc:	0403      	lslcc	r3, r0, #16
 800e9be:	2000      	movcs	r0, #0
 800e9c0:	2010      	movcc	r0, #16
 800e9c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e9c6:	bf3c      	itt	cc
 800e9c8:	021b      	lslcc	r3, r3, #8
 800e9ca:	3008      	addcc	r0, #8
 800e9cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e9d0:	bf3c      	itt	cc
 800e9d2:	011b      	lslcc	r3, r3, #4
 800e9d4:	3004      	addcc	r0, #4
 800e9d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9da:	bf3c      	itt	cc
 800e9dc:	009b      	lslcc	r3, r3, #2
 800e9de:	3002      	addcc	r0, #2
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	db05      	blt.n	800e9f0 <__hi0bits+0x3c>
 800e9e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e9e8:	f100 0001 	add.w	r0, r0, #1
 800e9ec:	bf08      	it	eq
 800e9ee:	2020      	moveq	r0, #32
 800e9f0:	4770      	bx	lr

0800e9f2 <__lo0bits>:
 800e9f2:	6803      	ldr	r3, [r0, #0]
 800e9f4:	4602      	mov	r2, r0
 800e9f6:	f013 0007 	ands.w	r0, r3, #7
 800e9fa:	d00b      	beq.n	800ea14 <__lo0bits+0x22>
 800e9fc:	07d9      	lsls	r1, r3, #31
 800e9fe:	d421      	bmi.n	800ea44 <__lo0bits+0x52>
 800ea00:	0798      	lsls	r0, r3, #30
 800ea02:	bf47      	ittee	mi
 800ea04:	085b      	lsrmi	r3, r3, #1
 800ea06:	2001      	movmi	r0, #1
 800ea08:	089b      	lsrpl	r3, r3, #2
 800ea0a:	2002      	movpl	r0, #2
 800ea0c:	bf4c      	ite	mi
 800ea0e:	6013      	strmi	r3, [r2, #0]
 800ea10:	6013      	strpl	r3, [r2, #0]
 800ea12:	4770      	bx	lr
 800ea14:	b299      	uxth	r1, r3
 800ea16:	b909      	cbnz	r1, 800ea1c <__lo0bits+0x2a>
 800ea18:	0c1b      	lsrs	r3, r3, #16
 800ea1a:	2010      	movs	r0, #16
 800ea1c:	b2d9      	uxtb	r1, r3
 800ea1e:	b909      	cbnz	r1, 800ea24 <__lo0bits+0x32>
 800ea20:	3008      	adds	r0, #8
 800ea22:	0a1b      	lsrs	r3, r3, #8
 800ea24:	0719      	lsls	r1, r3, #28
 800ea26:	bf04      	itt	eq
 800ea28:	091b      	lsreq	r3, r3, #4
 800ea2a:	3004      	addeq	r0, #4
 800ea2c:	0799      	lsls	r1, r3, #30
 800ea2e:	bf04      	itt	eq
 800ea30:	089b      	lsreq	r3, r3, #2
 800ea32:	3002      	addeq	r0, #2
 800ea34:	07d9      	lsls	r1, r3, #31
 800ea36:	d403      	bmi.n	800ea40 <__lo0bits+0x4e>
 800ea38:	085b      	lsrs	r3, r3, #1
 800ea3a:	f100 0001 	add.w	r0, r0, #1
 800ea3e:	d003      	beq.n	800ea48 <__lo0bits+0x56>
 800ea40:	6013      	str	r3, [r2, #0]
 800ea42:	4770      	bx	lr
 800ea44:	2000      	movs	r0, #0
 800ea46:	4770      	bx	lr
 800ea48:	2020      	movs	r0, #32
 800ea4a:	4770      	bx	lr

0800ea4c <__i2b>:
 800ea4c:	b510      	push	{r4, lr}
 800ea4e:	460c      	mov	r4, r1
 800ea50:	2101      	movs	r1, #1
 800ea52:	f7ff febb 	bl	800e7cc <_Balloc>
 800ea56:	4602      	mov	r2, r0
 800ea58:	b928      	cbnz	r0, 800ea66 <__i2b+0x1a>
 800ea5a:	4b05      	ldr	r3, [pc, #20]	@ (800ea70 <__i2b+0x24>)
 800ea5c:	f240 1145 	movw	r1, #325	@ 0x145
 800ea60:	4804      	ldr	r0, [pc, #16]	@ (800ea74 <__i2b+0x28>)
 800ea62:	f001 fc45 	bl	80102f0 <__assert_func>
 800ea66:	2301      	movs	r3, #1
 800ea68:	6144      	str	r4, [r0, #20]
 800ea6a:	6103      	str	r3, [r0, #16]
 800ea6c:	bd10      	pop	{r4, pc}
 800ea6e:	bf00      	nop
 800ea70:	08011149 	.word	0x08011149
 800ea74:	0801115a 	.word	0x0801115a

0800ea78 <__multiply>:
 800ea78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea7c:	4617      	mov	r7, r2
 800ea7e:	690a      	ldr	r2, [r1, #16]
 800ea80:	4689      	mov	r9, r1
 800ea82:	b085      	sub	sp, #20
 800ea84:	693b      	ldr	r3, [r7, #16]
 800ea86:	429a      	cmp	r2, r3
 800ea88:	bfa2      	ittt	ge
 800ea8a:	463b      	movge	r3, r7
 800ea8c:	460f      	movge	r7, r1
 800ea8e:	4699      	movge	r9, r3
 800ea90:	693d      	ldr	r5, [r7, #16]
 800ea92:	68bb      	ldr	r3, [r7, #8]
 800ea94:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea98:	6879      	ldr	r1, [r7, #4]
 800ea9a:	eb05 060a 	add.w	r6, r5, sl
 800ea9e:	42b3      	cmp	r3, r6
 800eaa0:	bfb8      	it	lt
 800eaa2:	3101      	addlt	r1, #1
 800eaa4:	f7ff fe92 	bl	800e7cc <_Balloc>
 800eaa8:	b930      	cbnz	r0, 800eab8 <__multiply+0x40>
 800eaaa:	4602      	mov	r2, r0
 800eaac:	4b42      	ldr	r3, [pc, #264]	@ (800ebb8 <__multiply+0x140>)
 800eaae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800eab2:	4842      	ldr	r0, [pc, #264]	@ (800ebbc <__multiply+0x144>)
 800eab4:	f001 fc1c 	bl	80102f0 <__assert_func>
 800eab8:	f100 0414 	add.w	r4, r0, #20
 800eabc:	2200      	movs	r2, #0
 800eabe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800eac2:	4623      	mov	r3, r4
 800eac4:	4573      	cmp	r3, lr
 800eac6:	d320      	bcc.n	800eb0a <__multiply+0x92>
 800eac8:	f107 0814 	add.w	r8, r7, #20
 800eacc:	f109 0114 	add.w	r1, r9, #20
 800ead0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ead4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ead8:	9302      	str	r3, [sp, #8]
 800eada:	1beb      	subs	r3, r5, r7
 800eadc:	3715      	adds	r7, #21
 800eade:	3b15      	subs	r3, #21
 800eae0:	f023 0303 	bic.w	r3, r3, #3
 800eae4:	3304      	adds	r3, #4
 800eae6:	42bd      	cmp	r5, r7
 800eae8:	bf38      	it	cc
 800eaea:	2304      	movcc	r3, #4
 800eaec:	9301      	str	r3, [sp, #4]
 800eaee:	9b02      	ldr	r3, [sp, #8]
 800eaf0:	9103      	str	r1, [sp, #12]
 800eaf2:	428b      	cmp	r3, r1
 800eaf4:	d80c      	bhi.n	800eb10 <__multiply+0x98>
 800eaf6:	2e00      	cmp	r6, #0
 800eaf8:	dd03      	ble.n	800eb02 <__multiply+0x8a>
 800eafa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d057      	beq.n	800ebb2 <__multiply+0x13a>
 800eb02:	6106      	str	r6, [r0, #16]
 800eb04:	b005      	add	sp, #20
 800eb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb0a:	f843 2b04 	str.w	r2, [r3], #4
 800eb0e:	e7d9      	b.n	800eac4 <__multiply+0x4c>
 800eb10:	f8b1 a000 	ldrh.w	sl, [r1]
 800eb14:	f1ba 0f00 	cmp.w	sl, #0
 800eb18:	d021      	beq.n	800eb5e <__multiply+0xe6>
 800eb1a:	46c4      	mov	ip, r8
 800eb1c:	46a1      	mov	r9, r4
 800eb1e:	2700      	movs	r7, #0
 800eb20:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eb24:	f8d9 3000 	ldr.w	r3, [r9]
 800eb28:	fa1f fb82 	uxth.w	fp, r2
 800eb2c:	4565      	cmp	r5, ip
 800eb2e:	b29b      	uxth	r3, r3
 800eb30:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800eb34:	fb0a 330b 	mla	r3, sl, fp, r3
 800eb38:	443b      	add	r3, r7
 800eb3a:	f8d9 7000 	ldr.w	r7, [r9]
 800eb3e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800eb42:	fb0a 7202 	mla	r2, sl, r2, r7
 800eb46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eb4a:	b29b      	uxth	r3, r3
 800eb4c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eb50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb54:	f849 3b04 	str.w	r3, [r9], #4
 800eb58:	d8e2      	bhi.n	800eb20 <__multiply+0xa8>
 800eb5a:	9b01      	ldr	r3, [sp, #4]
 800eb5c:	50e7      	str	r7, [r4, r3]
 800eb5e:	9b03      	ldr	r3, [sp, #12]
 800eb60:	3104      	adds	r1, #4
 800eb62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eb66:	f1b9 0f00 	cmp.w	r9, #0
 800eb6a:	d020      	beq.n	800ebae <__multiply+0x136>
 800eb6c:	6823      	ldr	r3, [r4, #0]
 800eb6e:	4647      	mov	r7, r8
 800eb70:	46a4      	mov	ip, r4
 800eb72:	f04f 0a00 	mov.w	sl, #0
 800eb76:	f8b7 b000 	ldrh.w	fp, [r7]
 800eb7a:	b29b      	uxth	r3, r3
 800eb7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eb80:	fb09 220b 	mla	r2, r9, fp, r2
 800eb84:	4452      	add	r2, sl
 800eb86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb8a:	f84c 3b04 	str.w	r3, [ip], #4
 800eb8e:	f857 3b04 	ldr.w	r3, [r7], #4
 800eb92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb96:	f8bc 3000 	ldrh.w	r3, [ip]
 800eb9a:	42bd      	cmp	r5, r7
 800eb9c:	fb09 330a 	mla	r3, r9, sl, r3
 800eba0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eba4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eba8:	d8e5      	bhi.n	800eb76 <__multiply+0xfe>
 800ebaa:	9a01      	ldr	r2, [sp, #4]
 800ebac:	50a3      	str	r3, [r4, r2]
 800ebae:	3404      	adds	r4, #4
 800ebb0:	e79d      	b.n	800eaee <__multiply+0x76>
 800ebb2:	3e01      	subs	r6, #1
 800ebb4:	e79f      	b.n	800eaf6 <__multiply+0x7e>
 800ebb6:	bf00      	nop
 800ebb8:	08011149 	.word	0x08011149
 800ebbc:	0801115a 	.word	0x0801115a

0800ebc0 <__pow5mult>:
 800ebc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebc4:	4615      	mov	r5, r2
 800ebc6:	f012 0203 	ands.w	r2, r2, #3
 800ebca:	4607      	mov	r7, r0
 800ebcc:	460e      	mov	r6, r1
 800ebce:	d007      	beq.n	800ebe0 <__pow5mult+0x20>
 800ebd0:	3a01      	subs	r2, #1
 800ebd2:	4c25      	ldr	r4, [pc, #148]	@ (800ec68 <__pow5mult+0xa8>)
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ebda:	f7ff fe59 	bl	800e890 <__multadd>
 800ebde:	4606      	mov	r6, r0
 800ebe0:	10ad      	asrs	r5, r5, #2
 800ebe2:	d03d      	beq.n	800ec60 <__pow5mult+0xa0>
 800ebe4:	69fc      	ldr	r4, [r7, #28]
 800ebe6:	b97c      	cbnz	r4, 800ec08 <__pow5mult+0x48>
 800ebe8:	2010      	movs	r0, #16
 800ebea:	f7ff fd39 	bl	800e660 <malloc>
 800ebee:	4602      	mov	r2, r0
 800ebf0:	61f8      	str	r0, [r7, #28]
 800ebf2:	b928      	cbnz	r0, 800ec00 <__pow5mult+0x40>
 800ebf4:	4b1d      	ldr	r3, [pc, #116]	@ (800ec6c <__pow5mult+0xac>)
 800ebf6:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ebfa:	481d      	ldr	r0, [pc, #116]	@ (800ec70 <__pow5mult+0xb0>)
 800ebfc:	f001 fb78 	bl	80102f0 <__assert_func>
 800ec00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ec04:	6004      	str	r4, [r0, #0]
 800ec06:	60c4      	str	r4, [r0, #12]
 800ec08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ec0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ec10:	b94c      	cbnz	r4, 800ec26 <__pow5mult+0x66>
 800ec12:	f240 2171 	movw	r1, #625	@ 0x271
 800ec16:	4638      	mov	r0, r7
 800ec18:	f7ff ff18 	bl	800ea4c <__i2b>
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	4604      	mov	r4, r0
 800ec20:	f8c8 0008 	str.w	r0, [r8, #8]
 800ec24:	6003      	str	r3, [r0, #0]
 800ec26:	f04f 0900 	mov.w	r9, #0
 800ec2a:	07eb      	lsls	r3, r5, #31
 800ec2c:	d50a      	bpl.n	800ec44 <__pow5mult+0x84>
 800ec2e:	4631      	mov	r1, r6
 800ec30:	4622      	mov	r2, r4
 800ec32:	4638      	mov	r0, r7
 800ec34:	f7ff ff20 	bl	800ea78 <__multiply>
 800ec38:	4680      	mov	r8, r0
 800ec3a:	4631      	mov	r1, r6
 800ec3c:	4638      	mov	r0, r7
 800ec3e:	4646      	mov	r6, r8
 800ec40:	f7ff fe04 	bl	800e84c <_Bfree>
 800ec44:	106d      	asrs	r5, r5, #1
 800ec46:	d00b      	beq.n	800ec60 <__pow5mult+0xa0>
 800ec48:	6820      	ldr	r0, [r4, #0]
 800ec4a:	b938      	cbnz	r0, 800ec5c <__pow5mult+0x9c>
 800ec4c:	4622      	mov	r2, r4
 800ec4e:	4621      	mov	r1, r4
 800ec50:	4638      	mov	r0, r7
 800ec52:	f7ff ff11 	bl	800ea78 <__multiply>
 800ec56:	6020      	str	r0, [r4, #0]
 800ec58:	f8c0 9000 	str.w	r9, [r0]
 800ec5c:	4604      	mov	r4, r0
 800ec5e:	e7e4      	b.n	800ec2a <__pow5mult+0x6a>
 800ec60:	4630      	mov	r0, r6
 800ec62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec66:	bf00      	nop
 800ec68:	0801126c 	.word	0x0801126c
 800ec6c:	080110da 	.word	0x080110da
 800ec70:	0801115a 	.word	0x0801115a

0800ec74 <__lshift>:
 800ec74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec78:	460c      	mov	r4, r1
 800ec7a:	4607      	mov	r7, r0
 800ec7c:	4691      	mov	r9, r2
 800ec7e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec82:	6923      	ldr	r3, [r4, #16]
 800ec84:	6849      	ldr	r1, [r1, #4]
 800ec86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec8a:	68a3      	ldr	r3, [r4, #8]
 800ec8c:	f108 0601 	add.w	r6, r8, #1
 800ec90:	42b3      	cmp	r3, r6
 800ec92:	db0b      	blt.n	800ecac <__lshift+0x38>
 800ec94:	4638      	mov	r0, r7
 800ec96:	f7ff fd99 	bl	800e7cc <_Balloc>
 800ec9a:	4605      	mov	r5, r0
 800ec9c:	b948      	cbnz	r0, 800ecb2 <__lshift+0x3e>
 800ec9e:	4602      	mov	r2, r0
 800eca0:	4b28      	ldr	r3, [pc, #160]	@ (800ed44 <__lshift+0xd0>)
 800eca2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800eca6:	4828      	ldr	r0, [pc, #160]	@ (800ed48 <__lshift+0xd4>)
 800eca8:	f001 fb22 	bl	80102f0 <__assert_func>
 800ecac:	3101      	adds	r1, #1
 800ecae:	005b      	lsls	r3, r3, #1
 800ecb0:	e7ee      	b.n	800ec90 <__lshift+0x1c>
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	f100 0114 	add.w	r1, r0, #20
 800ecb8:	f100 0210 	add.w	r2, r0, #16
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	4553      	cmp	r3, sl
 800ecc0:	db33      	blt.n	800ed2a <__lshift+0xb6>
 800ecc2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ecc6:	f104 0314 	add.w	r3, r4, #20
 800ecca:	6920      	ldr	r0, [r4, #16]
 800eccc:	f019 091f 	ands.w	r9, r9, #31
 800ecd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ecd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ecd8:	d02b      	beq.n	800ed32 <__lshift+0xbe>
 800ecda:	f1c9 0e20 	rsb	lr, r9, #32
 800ecde:	468a      	mov	sl, r1
 800ece0:	2200      	movs	r2, #0
 800ece2:	6818      	ldr	r0, [r3, #0]
 800ece4:	fa00 f009 	lsl.w	r0, r0, r9
 800ece8:	4310      	orrs	r0, r2
 800ecea:	f84a 0b04 	str.w	r0, [sl], #4
 800ecee:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecf2:	459c      	cmp	ip, r3
 800ecf4:	fa22 f20e 	lsr.w	r2, r2, lr
 800ecf8:	d8f3      	bhi.n	800ece2 <__lshift+0x6e>
 800ecfa:	ebac 0304 	sub.w	r3, ip, r4
 800ecfe:	f104 0015 	add.w	r0, r4, #21
 800ed02:	3b15      	subs	r3, #21
 800ed04:	f023 0303 	bic.w	r3, r3, #3
 800ed08:	3304      	adds	r3, #4
 800ed0a:	4560      	cmp	r0, ip
 800ed0c:	bf88      	it	hi
 800ed0e:	2304      	movhi	r3, #4
 800ed10:	50ca      	str	r2, [r1, r3]
 800ed12:	b10a      	cbz	r2, 800ed18 <__lshift+0xa4>
 800ed14:	f108 0602 	add.w	r6, r8, #2
 800ed18:	3e01      	subs	r6, #1
 800ed1a:	4638      	mov	r0, r7
 800ed1c:	4621      	mov	r1, r4
 800ed1e:	612e      	str	r6, [r5, #16]
 800ed20:	f7ff fd94 	bl	800e84c <_Bfree>
 800ed24:	4628      	mov	r0, r5
 800ed26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed2a:	3301      	adds	r3, #1
 800ed2c:	f842 0f04 	str.w	r0, [r2, #4]!
 800ed30:	e7c5      	b.n	800ecbe <__lshift+0x4a>
 800ed32:	3904      	subs	r1, #4
 800ed34:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed38:	459c      	cmp	ip, r3
 800ed3a:	f841 2f04 	str.w	r2, [r1, #4]!
 800ed3e:	d8f9      	bhi.n	800ed34 <__lshift+0xc0>
 800ed40:	e7ea      	b.n	800ed18 <__lshift+0xa4>
 800ed42:	bf00      	nop
 800ed44:	08011149 	.word	0x08011149
 800ed48:	0801115a 	.word	0x0801115a

0800ed4c <__mcmp>:
 800ed4c:	4603      	mov	r3, r0
 800ed4e:	690a      	ldr	r2, [r1, #16]
 800ed50:	6900      	ldr	r0, [r0, #16]
 800ed52:	1a80      	subs	r0, r0, r2
 800ed54:	b530      	push	{r4, r5, lr}
 800ed56:	d10e      	bne.n	800ed76 <__mcmp+0x2a>
 800ed58:	3314      	adds	r3, #20
 800ed5a:	3114      	adds	r1, #20
 800ed5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ed60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ed64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ed68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ed6c:	4295      	cmp	r5, r2
 800ed6e:	d003      	beq.n	800ed78 <__mcmp+0x2c>
 800ed70:	d205      	bcs.n	800ed7e <__mcmp+0x32>
 800ed72:	f04f 30ff 	mov.w	r0, #4294967295
 800ed76:	bd30      	pop	{r4, r5, pc}
 800ed78:	42a3      	cmp	r3, r4
 800ed7a:	d3f3      	bcc.n	800ed64 <__mcmp+0x18>
 800ed7c:	e7fb      	b.n	800ed76 <__mcmp+0x2a>
 800ed7e:	2001      	movs	r0, #1
 800ed80:	e7f9      	b.n	800ed76 <__mcmp+0x2a>
	...

0800ed84 <__mdiff>:
 800ed84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed88:	4689      	mov	r9, r1
 800ed8a:	4606      	mov	r6, r0
 800ed8c:	4611      	mov	r1, r2
 800ed8e:	4614      	mov	r4, r2
 800ed90:	4648      	mov	r0, r9
 800ed92:	f7ff ffdb 	bl	800ed4c <__mcmp>
 800ed96:	1e05      	subs	r5, r0, #0
 800ed98:	d112      	bne.n	800edc0 <__mdiff+0x3c>
 800ed9a:	4629      	mov	r1, r5
 800ed9c:	4630      	mov	r0, r6
 800ed9e:	f7ff fd15 	bl	800e7cc <_Balloc>
 800eda2:	4602      	mov	r2, r0
 800eda4:	b928      	cbnz	r0, 800edb2 <__mdiff+0x2e>
 800eda6:	4b41      	ldr	r3, [pc, #260]	@ (800eeac <__mdiff+0x128>)
 800eda8:	f240 2137 	movw	r1, #567	@ 0x237
 800edac:	4840      	ldr	r0, [pc, #256]	@ (800eeb0 <__mdiff+0x12c>)
 800edae:	f001 fa9f 	bl	80102f0 <__assert_func>
 800edb2:	2301      	movs	r3, #1
 800edb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800edb8:	4610      	mov	r0, r2
 800edba:	b003      	add	sp, #12
 800edbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edc0:	bfbc      	itt	lt
 800edc2:	464b      	movlt	r3, r9
 800edc4:	46a1      	movlt	r9, r4
 800edc6:	4630      	mov	r0, r6
 800edc8:	bfb8      	it	lt
 800edca:	2501      	movlt	r5, #1
 800edcc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800edd0:	bfb4      	ite	lt
 800edd2:	461c      	movlt	r4, r3
 800edd4:	2500      	movge	r5, #0
 800edd6:	f7ff fcf9 	bl	800e7cc <_Balloc>
 800edda:	4602      	mov	r2, r0
 800eddc:	b918      	cbnz	r0, 800ede6 <__mdiff+0x62>
 800edde:	4b33      	ldr	r3, [pc, #204]	@ (800eeac <__mdiff+0x128>)
 800ede0:	f240 2145 	movw	r1, #581	@ 0x245
 800ede4:	e7e2      	b.n	800edac <__mdiff+0x28>
 800ede6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800edea:	f104 0e14 	add.w	lr, r4, #20
 800edee:	6926      	ldr	r6, [r4, #16]
 800edf0:	f100 0b14 	add.w	fp, r0, #20
 800edf4:	60c5      	str	r5, [r0, #12]
 800edf6:	f109 0514 	add.w	r5, r9, #20
 800edfa:	f109 0310 	add.w	r3, r9, #16
 800edfe:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ee02:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ee06:	46d9      	mov	r9, fp
 800ee08:	f04f 0c00 	mov.w	ip, #0
 800ee0c:	9301      	str	r3, [sp, #4]
 800ee0e:	9b01      	ldr	r3, [sp, #4]
 800ee10:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ee14:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ee18:	4576      	cmp	r6, lr
 800ee1a:	9301      	str	r3, [sp, #4]
 800ee1c:	fa1f f38a 	uxth.w	r3, sl
 800ee20:	4619      	mov	r1, r3
 800ee22:	b283      	uxth	r3, r0
 800ee24:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ee28:	eba1 0303 	sub.w	r3, r1, r3
 800ee2c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ee30:	4463      	add	r3, ip
 800ee32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ee36:	b29b      	uxth	r3, r3
 800ee38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee3c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ee40:	f849 3b04 	str.w	r3, [r9], #4
 800ee44:	d8e3      	bhi.n	800ee0e <__mdiff+0x8a>
 800ee46:	1b33      	subs	r3, r6, r4
 800ee48:	3415      	adds	r4, #21
 800ee4a:	3b15      	subs	r3, #21
 800ee4c:	f023 0303 	bic.w	r3, r3, #3
 800ee50:	3304      	adds	r3, #4
 800ee52:	42a6      	cmp	r6, r4
 800ee54:	bf38      	it	cc
 800ee56:	2304      	movcc	r3, #4
 800ee58:	441d      	add	r5, r3
 800ee5a:	445b      	add	r3, fp
 800ee5c:	462c      	mov	r4, r5
 800ee5e:	461e      	mov	r6, r3
 800ee60:	4544      	cmp	r4, r8
 800ee62:	d30e      	bcc.n	800ee82 <__mdiff+0xfe>
 800ee64:	f108 0103 	add.w	r1, r8, #3
 800ee68:	1b49      	subs	r1, r1, r5
 800ee6a:	3d03      	subs	r5, #3
 800ee6c:	f021 0103 	bic.w	r1, r1, #3
 800ee70:	45a8      	cmp	r8, r5
 800ee72:	bf38      	it	cc
 800ee74:	2100      	movcc	r1, #0
 800ee76:	440b      	add	r3, r1
 800ee78:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee7c:	b199      	cbz	r1, 800eea6 <__mdiff+0x122>
 800ee7e:	6117      	str	r7, [r2, #16]
 800ee80:	e79a      	b.n	800edb8 <__mdiff+0x34>
 800ee82:	f854 1b04 	ldr.w	r1, [r4], #4
 800ee86:	46e6      	mov	lr, ip
 800ee88:	fa1f fc81 	uxth.w	ip, r1
 800ee8c:	0c08      	lsrs	r0, r1, #16
 800ee8e:	4471      	add	r1, lr
 800ee90:	44f4      	add	ip, lr
 800ee92:	b289      	uxth	r1, r1
 800ee94:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ee98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ee9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eea0:	f846 1b04 	str.w	r1, [r6], #4
 800eea4:	e7dc      	b.n	800ee60 <__mdiff+0xdc>
 800eea6:	3f01      	subs	r7, #1
 800eea8:	e7e6      	b.n	800ee78 <__mdiff+0xf4>
 800eeaa:	bf00      	nop
 800eeac:	08011149 	.word	0x08011149
 800eeb0:	0801115a 	.word	0x0801115a

0800eeb4 <__ulp>:
 800eeb4:	b082      	sub	sp, #8
 800eeb6:	4b11      	ldr	r3, [pc, #68]	@ (800eefc <__ulp+0x48>)
 800eeb8:	ed8d 0b00 	vstr	d0, [sp]
 800eebc:	9a01      	ldr	r2, [sp, #4]
 800eebe:	4013      	ands	r3, r2
 800eec0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	dc08      	bgt.n	800eeda <__ulp+0x26>
 800eec8:	425b      	negs	r3, r3
 800eeca:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800eece:	ea4f 5223 	mov.w	r2, r3, asr #20
 800eed2:	da04      	bge.n	800eede <__ulp+0x2a>
 800eed4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800eed8:	4113      	asrs	r3, r2
 800eeda:	2200      	movs	r2, #0
 800eedc:	e008      	b.n	800eef0 <__ulp+0x3c>
 800eede:	f1a2 0314 	sub.w	r3, r2, #20
 800eee2:	2b1e      	cmp	r3, #30
 800eee4:	bfd6      	itet	le
 800eee6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800eeea:	2201      	movgt	r2, #1
 800eeec:	40da      	lsrle	r2, r3
 800eeee:	2300      	movs	r3, #0
 800eef0:	4619      	mov	r1, r3
 800eef2:	4610      	mov	r0, r2
 800eef4:	ec41 0b10 	vmov	d0, r0, r1
 800eef8:	b002      	add	sp, #8
 800eefa:	4770      	bx	lr
 800eefc:	7ff00000 	.word	0x7ff00000

0800ef00 <__b2d>:
 800ef00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef04:	6906      	ldr	r6, [r0, #16]
 800ef06:	f100 0814 	add.w	r8, r0, #20
 800ef0a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ef0e:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ef12:	1f37      	subs	r7, r6, #4
 800ef14:	4610      	mov	r0, r2
 800ef16:	f7ff fd4d 	bl	800e9b4 <__hi0bits>
 800ef1a:	f1c0 0320 	rsb	r3, r0, #32
 800ef1e:	280a      	cmp	r0, #10
 800ef20:	600b      	str	r3, [r1, #0]
 800ef22:	491d      	ldr	r1, [pc, #116]	@ (800ef98 <__b2d+0x98>)
 800ef24:	dc16      	bgt.n	800ef54 <__b2d+0x54>
 800ef26:	f1c0 0c0b 	rsb	ip, r0, #11
 800ef2a:	45b8      	cmp	r8, r7
 800ef2c:	f100 0015 	add.w	r0, r0, #21
 800ef30:	fa22 f30c 	lsr.w	r3, r2, ip
 800ef34:	fa02 f000 	lsl.w	r0, r2, r0
 800ef38:	ea43 0501 	orr.w	r5, r3, r1
 800ef3c:	bf34      	ite	cc
 800ef3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ef42:	2300      	movcs	r3, #0
 800ef44:	fa23 f30c 	lsr.w	r3, r3, ip
 800ef48:	4303      	orrs	r3, r0
 800ef4a:	461c      	mov	r4, r3
 800ef4c:	ec45 4b10 	vmov	d0, r4, r5
 800ef50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef54:	45b8      	cmp	r8, r7
 800ef56:	bf3a      	itte	cc
 800ef58:	f1a6 0708 	subcc.w	r7, r6, #8
 800ef5c:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ef60:	2300      	movcs	r3, #0
 800ef62:	380b      	subs	r0, #11
 800ef64:	d014      	beq.n	800ef90 <__b2d+0x90>
 800ef66:	f1c0 0120 	rsb	r1, r0, #32
 800ef6a:	4082      	lsls	r2, r0
 800ef6c:	4547      	cmp	r7, r8
 800ef6e:	fa23 f401 	lsr.w	r4, r3, r1
 800ef72:	fa03 f300 	lsl.w	r3, r3, r0
 800ef76:	ea42 0204 	orr.w	r2, r2, r4
 800ef7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ef7e:	bf8c      	ite	hi
 800ef80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ef84:	2200      	movls	r2, #0
 800ef86:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ef8a:	40ca      	lsrs	r2, r1
 800ef8c:	4313      	orrs	r3, r2
 800ef8e:	e7dc      	b.n	800ef4a <__b2d+0x4a>
 800ef90:	ea42 0501 	orr.w	r5, r2, r1
 800ef94:	e7d9      	b.n	800ef4a <__b2d+0x4a>
 800ef96:	bf00      	nop
 800ef98:	3ff00000 	.word	0x3ff00000

0800ef9c <__d2b>:
 800ef9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800efa0:	460f      	mov	r7, r1
 800efa2:	2101      	movs	r1, #1
 800efa4:	4616      	mov	r6, r2
 800efa6:	ec59 8b10 	vmov	r8, r9, d0
 800efaa:	f7ff fc0f 	bl	800e7cc <_Balloc>
 800efae:	4604      	mov	r4, r0
 800efb0:	b930      	cbnz	r0, 800efc0 <__d2b+0x24>
 800efb2:	4602      	mov	r2, r0
 800efb4:	4b23      	ldr	r3, [pc, #140]	@ (800f044 <__d2b+0xa8>)
 800efb6:	f240 310f 	movw	r1, #783	@ 0x30f
 800efba:	4823      	ldr	r0, [pc, #140]	@ (800f048 <__d2b+0xac>)
 800efbc:	f001 f998 	bl	80102f0 <__assert_func>
 800efc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800efc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800efc8:	b10d      	cbz	r5, 800efce <__d2b+0x32>
 800efca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800efce:	9301      	str	r3, [sp, #4]
 800efd0:	f1b8 0300 	subs.w	r3, r8, #0
 800efd4:	d023      	beq.n	800f01e <__d2b+0x82>
 800efd6:	4668      	mov	r0, sp
 800efd8:	9300      	str	r3, [sp, #0]
 800efda:	f7ff fd0a 	bl	800e9f2 <__lo0bits>
 800efde:	e9dd 1200 	ldrd	r1, r2, [sp]
 800efe2:	b1d0      	cbz	r0, 800f01a <__d2b+0x7e>
 800efe4:	f1c0 0320 	rsb	r3, r0, #32
 800efe8:	fa02 f303 	lsl.w	r3, r2, r3
 800efec:	40c2      	lsrs	r2, r0
 800efee:	430b      	orrs	r3, r1
 800eff0:	9201      	str	r2, [sp, #4]
 800eff2:	6163      	str	r3, [r4, #20]
 800eff4:	9b01      	ldr	r3, [sp, #4]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	61a3      	str	r3, [r4, #24]
 800effa:	bf0c      	ite	eq
 800effc:	2201      	moveq	r2, #1
 800effe:	2202      	movne	r2, #2
 800f000:	6122      	str	r2, [r4, #16]
 800f002:	b1a5      	cbz	r5, 800f02e <__d2b+0x92>
 800f004:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f008:	4405      	add	r5, r0
 800f00a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f00e:	603d      	str	r5, [r7, #0]
 800f010:	6030      	str	r0, [r6, #0]
 800f012:	4620      	mov	r0, r4
 800f014:	b003      	add	sp, #12
 800f016:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f01a:	6161      	str	r1, [r4, #20]
 800f01c:	e7ea      	b.n	800eff4 <__d2b+0x58>
 800f01e:	a801      	add	r0, sp, #4
 800f020:	f7ff fce7 	bl	800e9f2 <__lo0bits>
 800f024:	9b01      	ldr	r3, [sp, #4]
 800f026:	3020      	adds	r0, #32
 800f028:	2201      	movs	r2, #1
 800f02a:	6163      	str	r3, [r4, #20]
 800f02c:	e7e8      	b.n	800f000 <__d2b+0x64>
 800f02e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f032:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f036:	6038      	str	r0, [r7, #0]
 800f038:	6918      	ldr	r0, [r3, #16]
 800f03a:	f7ff fcbb 	bl	800e9b4 <__hi0bits>
 800f03e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f042:	e7e5      	b.n	800f010 <__d2b+0x74>
 800f044:	08011149 	.word	0x08011149
 800f048:	0801115a 	.word	0x0801115a

0800f04c <__ratio>:
 800f04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f050:	b085      	sub	sp, #20
 800f052:	e9cd 1000 	strd	r1, r0, [sp]
 800f056:	a902      	add	r1, sp, #8
 800f058:	f7ff ff52 	bl	800ef00 <__b2d>
 800f05c:	a903      	add	r1, sp, #12
 800f05e:	9800      	ldr	r0, [sp, #0]
 800f060:	ec55 4b10 	vmov	r4, r5, d0
 800f064:	f7ff ff4c 	bl	800ef00 <__b2d>
 800f068:	9b01      	ldr	r3, [sp, #4]
 800f06a:	462f      	mov	r7, r5
 800f06c:	4620      	mov	r0, r4
 800f06e:	6919      	ldr	r1, [r3, #16]
 800f070:	9b00      	ldr	r3, [sp, #0]
 800f072:	691b      	ldr	r3, [r3, #16]
 800f074:	1ac9      	subs	r1, r1, r3
 800f076:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f07a:	ec5b ab10 	vmov	sl, fp, d0
 800f07e:	1a9b      	subs	r3, r3, r2
 800f080:	46d9      	mov	r9, fp
 800f082:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f086:	2b00      	cmp	r3, #0
 800f088:	bfcd      	iteet	gt
 800f08a:	462a      	movgt	r2, r5
 800f08c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f090:	465a      	movle	r2, fp
 800f092:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f096:	bfd8      	it	le
 800f098:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f09c:	4652      	mov	r2, sl
 800f09e:	4639      	mov	r1, r7
 800f0a0:	464b      	mov	r3, r9
 800f0a2:	f7f1 fbe3 	bl	800086c <__aeabi_ddiv>
 800f0a6:	ec41 0b10 	vmov	d0, r0, r1
 800f0aa:	b005      	add	sp, #20
 800f0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f0b0 <__copybits>:
 800f0b0:	3901      	subs	r1, #1
 800f0b2:	f102 0314 	add.w	r3, r2, #20
 800f0b6:	1149      	asrs	r1, r1, #5
 800f0b8:	b570      	push	{r4, r5, r6, lr}
 800f0ba:	3101      	adds	r1, #1
 800f0bc:	6914      	ldr	r4, [r2, #16]
 800f0be:	1f05      	subs	r5, r0, #4
 800f0c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f0c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f0c8:	42a3      	cmp	r3, r4
 800f0ca:	d30c      	bcc.n	800f0e6 <__copybits+0x36>
 800f0cc:	1aa3      	subs	r3, r4, r2
 800f0ce:	3211      	adds	r2, #17
 800f0d0:	3b11      	subs	r3, #17
 800f0d2:	f023 0303 	bic.w	r3, r3, #3
 800f0d6:	42a2      	cmp	r2, r4
 800f0d8:	bf88      	it	hi
 800f0da:	2300      	movhi	r3, #0
 800f0dc:	4418      	add	r0, r3
 800f0de:	2300      	movs	r3, #0
 800f0e0:	4288      	cmp	r0, r1
 800f0e2:	d305      	bcc.n	800f0f0 <__copybits+0x40>
 800f0e4:	bd70      	pop	{r4, r5, r6, pc}
 800f0e6:	f853 6b04 	ldr.w	r6, [r3], #4
 800f0ea:	f845 6f04 	str.w	r6, [r5, #4]!
 800f0ee:	e7eb      	b.n	800f0c8 <__copybits+0x18>
 800f0f0:	f840 3b04 	str.w	r3, [r0], #4
 800f0f4:	e7f4      	b.n	800f0e0 <__copybits+0x30>

0800f0f6 <__any_on>:
 800f0f6:	f100 0214 	add.w	r2, r0, #20
 800f0fa:	114b      	asrs	r3, r1, #5
 800f0fc:	6900      	ldr	r0, [r0, #16]
 800f0fe:	4298      	cmp	r0, r3
 800f100:	b510      	push	{r4, lr}
 800f102:	db11      	blt.n	800f128 <__any_on+0x32>
 800f104:	dd0a      	ble.n	800f11c <__any_on+0x26>
 800f106:	f011 011f 	ands.w	r1, r1, #31
 800f10a:	d007      	beq.n	800f11c <__any_on+0x26>
 800f10c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f110:	fa24 f001 	lsr.w	r0, r4, r1
 800f114:	fa00 f101 	lsl.w	r1, r0, r1
 800f118:	428c      	cmp	r4, r1
 800f11a:	d10b      	bne.n	800f134 <__any_on+0x3e>
 800f11c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f120:	4293      	cmp	r3, r2
 800f122:	d803      	bhi.n	800f12c <__any_on+0x36>
 800f124:	2000      	movs	r0, #0
 800f126:	bd10      	pop	{r4, pc}
 800f128:	4603      	mov	r3, r0
 800f12a:	e7f7      	b.n	800f11c <__any_on+0x26>
 800f12c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f130:	2900      	cmp	r1, #0
 800f132:	d0f5      	beq.n	800f120 <__any_on+0x2a>
 800f134:	2001      	movs	r0, #1
 800f136:	e7f6      	b.n	800f126 <__any_on+0x30>

0800f138 <sulp>:
 800f138:	b570      	push	{r4, r5, r6, lr}
 800f13a:	4604      	mov	r4, r0
 800f13c:	460d      	mov	r5, r1
 800f13e:	4616      	mov	r6, r2
 800f140:	ec45 4b10 	vmov	d0, r4, r5
 800f144:	f7ff feb6 	bl	800eeb4 <__ulp>
 800f148:	ec51 0b10 	vmov	r0, r1, d0
 800f14c:	b17e      	cbz	r6, 800f16e <sulp+0x36>
 800f14e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f152:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f156:	2b00      	cmp	r3, #0
 800f158:	dd09      	ble.n	800f16e <sulp+0x36>
 800f15a:	051b      	lsls	r3, r3, #20
 800f15c:	2400      	movs	r4, #0
 800f15e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f162:	4622      	mov	r2, r4
 800f164:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f168:	462b      	mov	r3, r5
 800f16a:	f7f1 fa55 	bl	8000618 <__aeabi_dmul>
 800f16e:	ec41 0b10 	vmov	d0, r0, r1
 800f172:	bd70      	pop	{r4, r5, r6, pc}
 800f174:	0000      	movs	r0, r0
	...

0800f178 <_strtod_l>:
 800f178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f17c:	b09f      	sub	sp, #124	@ 0x7c
 800f17e:	460c      	mov	r4, r1
 800f180:	f04f 0a00 	mov.w	sl, #0
 800f184:	f04f 0b00 	mov.w	fp, #0
 800f188:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f18a:	2200      	movs	r2, #0
 800f18c:	9005      	str	r0, [sp, #20]
 800f18e:	921a      	str	r2, [sp, #104]	@ 0x68
 800f190:	460a      	mov	r2, r1
 800f192:	9219      	str	r2, [sp, #100]	@ 0x64
 800f194:	7811      	ldrb	r1, [r2, #0]
 800f196:	292b      	cmp	r1, #43	@ 0x2b
 800f198:	d04a      	beq.n	800f230 <_strtod_l+0xb8>
 800f19a:	d838      	bhi.n	800f20e <_strtod_l+0x96>
 800f19c:	290d      	cmp	r1, #13
 800f19e:	d832      	bhi.n	800f206 <_strtod_l+0x8e>
 800f1a0:	2908      	cmp	r1, #8
 800f1a2:	d832      	bhi.n	800f20a <_strtod_l+0x92>
 800f1a4:	2900      	cmp	r1, #0
 800f1a6:	d03b      	beq.n	800f220 <_strtod_l+0xa8>
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	920e      	str	r2, [sp, #56]	@ 0x38
 800f1ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f1ae:	782a      	ldrb	r2, [r5, #0]
 800f1b0:	2a30      	cmp	r2, #48	@ 0x30
 800f1b2:	f040 80b2 	bne.w	800f31a <_strtod_l+0x1a2>
 800f1b6:	786a      	ldrb	r2, [r5, #1]
 800f1b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f1bc:	2a58      	cmp	r2, #88	@ 0x58
 800f1be:	d16e      	bne.n	800f29e <_strtod_l+0x126>
 800f1c0:	9302      	str	r3, [sp, #8]
 800f1c2:	a919      	add	r1, sp, #100	@ 0x64
 800f1c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1c6:	4a90      	ldr	r2, [pc, #576]	@ (800f408 <_strtod_l+0x290>)
 800f1c8:	9301      	str	r3, [sp, #4]
 800f1ca:	ab1a      	add	r3, sp, #104	@ 0x68
 800f1cc:	9805      	ldr	r0, [sp, #20]
 800f1ce:	9300      	str	r3, [sp, #0]
 800f1d0:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f1d2:	f001 f925 	bl	8010420 <__gethex>
 800f1d6:	f010 060f 	ands.w	r6, r0, #15
 800f1da:	4604      	mov	r4, r0
 800f1dc:	d005      	beq.n	800f1ea <_strtod_l+0x72>
 800f1de:	2e06      	cmp	r6, #6
 800f1e0:	d128      	bne.n	800f234 <_strtod_l+0xbc>
 800f1e2:	3501      	adds	r5, #1
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	9519      	str	r5, [sp, #100]	@ 0x64
 800f1e8:	930e      	str	r3, [sp, #56]	@ 0x38
 800f1ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	f040 858e 	bne.w	800fd0e <_strtod_l+0xb96>
 800f1f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1f4:	b1cb      	cbz	r3, 800f22a <_strtod_l+0xb2>
 800f1f6:	4652      	mov	r2, sl
 800f1f8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f1fc:	ec43 2b10 	vmov	d0, r2, r3
 800f200:	b01f      	add	sp, #124	@ 0x7c
 800f202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f206:	2920      	cmp	r1, #32
 800f208:	d1ce      	bne.n	800f1a8 <_strtod_l+0x30>
 800f20a:	3201      	adds	r2, #1
 800f20c:	e7c1      	b.n	800f192 <_strtod_l+0x1a>
 800f20e:	292d      	cmp	r1, #45	@ 0x2d
 800f210:	d1ca      	bne.n	800f1a8 <_strtod_l+0x30>
 800f212:	2101      	movs	r1, #1
 800f214:	910e      	str	r1, [sp, #56]	@ 0x38
 800f216:	1c51      	adds	r1, r2, #1
 800f218:	9119      	str	r1, [sp, #100]	@ 0x64
 800f21a:	7852      	ldrb	r2, [r2, #1]
 800f21c:	2a00      	cmp	r2, #0
 800f21e:	d1c5      	bne.n	800f1ac <_strtod_l+0x34>
 800f220:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f222:	9419      	str	r4, [sp, #100]	@ 0x64
 800f224:	2b00      	cmp	r3, #0
 800f226:	f040 8570 	bne.w	800fd0a <_strtod_l+0xb92>
 800f22a:	4652      	mov	r2, sl
 800f22c:	465b      	mov	r3, fp
 800f22e:	e7e5      	b.n	800f1fc <_strtod_l+0x84>
 800f230:	2100      	movs	r1, #0
 800f232:	e7ef      	b.n	800f214 <_strtod_l+0x9c>
 800f234:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f236:	b13a      	cbz	r2, 800f248 <_strtod_l+0xd0>
 800f238:	2135      	movs	r1, #53	@ 0x35
 800f23a:	a81c      	add	r0, sp, #112	@ 0x70
 800f23c:	f7ff ff38 	bl	800f0b0 <__copybits>
 800f240:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f242:	9805      	ldr	r0, [sp, #20]
 800f244:	f7ff fb02 	bl	800e84c <_Bfree>
 800f248:	3e01      	subs	r6, #1
 800f24a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f24c:	2e04      	cmp	r6, #4
 800f24e:	d806      	bhi.n	800f25e <_strtod_l+0xe6>
 800f250:	e8df f006 	tbb	[pc, r6]
 800f254:	201d0314 	.word	0x201d0314
 800f258:	14          	.byte	0x14
 800f259:	00          	.byte	0x00
 800f25a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f25e:	05e1      	lsls	r1, r4, #23
 800f260:	bf48      	it	mi
 800f262:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f266:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f26a:	0d1b      	lsrs	r3, r3, #20
 800f26c:	051b      	lsls	r3, r3, #20
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d1bb      	bne.n	800f1ea <_strtod_l+0x72>
 800f272:	f7fe fb09 	bl	800d888 <__errno>
 800f276:	2322      	movs	r3, #34	@ 0x22
 800f278:	6003      	str	r3, [r0, #0]
 800f27a:	e7b6      	b.n	800f1ea <_strtod_l+0x72>
 800f27c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f280:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f284:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f288:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f28c:	e7e7      	b.n	800f25e <_strtod_l+0xe6>
 800f28e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f410 <_strtod_l+0x298>
 800f292:	e7e4      	b.n	800f25e <_strtod_l+0xe6>
 800f294:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f298:	f04f 3aff 	mov.w	sl, #4294967295
 800f29c:	e7df      	b.n	800f25e <_strtod_l+0xe6>
 800f29e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f2a0:	1c5a      	adds	r2, r3, #1
 800f2a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800f2a4:	785b      	ldrb	r3, [r3, #1]
 800f2a6:	2b30      	cmp	r3, #48	@ 0x30
 800f2a8:	d0f9      	beq.n	800f29e <_strtod_l+0x126>
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d09d      	beq.n	800f1ea <_strtod_l+0x72>
 800f2ae:	2301      	movs	r3, #1
 800f2b0:	2700      	movs	r7, #0
 800f2b2:	9308      	str	r3, [sp, #32]
 800f2b4:	220a      	movs	r2, #10
 800f2b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f2b8:	46b9      	mov	r9, r7
 800f2ba:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f2bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800f2be:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f2c0:	7805      	ldrb	r5, [r0, #0]
 800f2c2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f2c6:	b2d9      	uxtb	r1, r3
 800f2c8:	2909      	cmp	r1, #9
 800f2ca:	d928      	bls.n	800f31e <_strtod_l+0x1a6>
 800f2cc:	2201      	movs	r2, #1
 800f2ce:	494f      	ldr	r1, [pc, #316]	@ (800f40c <_strtod_l+0x294>)
 800f2d0:	f000 ffd6 	bl	8010280 <strncmp>
 800f2d4:	2800      	cmp	r0, #0
 800f2d6:	d032      	beq.n	800f33e <_strtod_l+0x1c6>
 800f2d8:	2000      	movs	r0, #0
 800f2da:	462a      	mov	r2, r5
 800f2dc:	464d      	mov	r5, r9
 800f2de:	4603      	mov	r3, r0
 800f2e0:	900a      	str	r0, [sp, #40]	@ 0x28
 800f2e2:	2a65      	cmp	r2, #101	@ 0x65
 800f2e4:	d001      	beq.n	800f2ea <_strtod_l+0x172>
 800f2e6:	2a45      	cmp	r2, #69	@ 0x45
 800f2e8:	d114      	bne.n	800f314 <_strtod_l+0x19c>
 800f2ea:	b91d      	cbnz	r5, 800f2f4 <_strtod_l+0x17c>
 800f2ec:	9a08      	ldr	r2, [sp, #32]
 800f2ee:	4302      	orrs	r2, r0
 800f2f0:	d096      	beq.n	800f220 <_strtod_l+0xa8>
 800f2f2:	2500      	movs	r5, #0
 800f2f4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f2f6:	1c62      	adds	r2, r4, #1
 800f2f8:	9219      	str	r2, [sp, #100]	@ 0x64
 800f2fa:	7862      	ldrb	r2, [r4, #1]
 800f2fc:	2a2b      	cmp	r2, #43	@ 0x2b
 800f2fe:	d079      	beq.n	800f3f4 <_strtod_l+0x27c>
 800f300:	2a2d      	cmp	r2, #45	@ 0x2d
 800f302:	d07d      	beq.n	800f400 <_strtod_l+0x288>
 800f304:	f04f 0c00 	mov.w	ip, #0
 800f308:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f30c:	2909      	cmp	r1, #9
 800f30e:	f240 8085 	bls.w	800f41c <_strtod_l+0x2a4>
 800f312:	9419      	str	r4, [sp, #100]	@ 0x64
 800f314:	f04f 0800 	mov.w	r8, #0
 800f318:	e0a5      	b.n	800f466 <_strtod_l+0x2ee>
 800f31a:	2300      	movs	r3, #0
 800f31c:	e7c8      	b.n	800f2b0 <_strtod_l+0x138>
 800f31e:	f1b9 0f08 	cmp.w	r9, #8
 800f322:	f100 0001 	add.w	r0, r0, #1
 800f326:	f109 0901 	add.w	r9, r9, #1
 800f32a:	bfd4      	ite	le
 800f32c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f32e:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f332:	9019      	str	r0, [sp, #100]	@ 0x64
 800f334:	bfdc      	itt	le
 800f336:	fb02 3301 	mlale	r3, r2, r1, r3
 800f33a:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f33c:	e7bf      	b.n	800f2be <_strtod_l+0x146>
 800f33e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f340:	1c5a      	adds	r2, r3, #1
 800f342:	9219      	str	r2, [sp, #100]	@ 0x64
 800f344:	785a      	ldrb	r2, [r3, #1]
 800f346:	f1b9 0f00 	cmp.w	r9, #0
 800f34a:	d03a      	beq.n	800f3c2 <_strtod_l+0x24a>
 800f34c:	464d      	mov	r5, r9
 800f34e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f350:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f354:	2b09      	cmp	r3, #9
 800f356:	d912      	bls.n	800f37e <_strtod_l+0x206>
 800f358:	2301      	movs	r3, #1
 800f35a:	e7c2      	b.n	800f2e2 <_strtod_l+0x16a>
 800f35c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f35e:	3001      	adds	r0, #1
 800f360:	1c5a      	adds	r2, r3, #1
 800f362:	9219      	str	r2, [sp, #100]	@ 0x64
 800f364:	785a      	ldrb	r2, [r3, #1]
 800f366:	2a30      	cmp	r2, #48	@ 0x30
 800f368:	d0f8      	beq.n	800f35c <_strtod_l+0x1e4>
 800f36a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f36e:	2b08      	cmp	r3, #8
 800f370:	f200 84d2 	bhi.w	800fd18 <_strtod_l+0xba0>
 800f374:	900a      	str	r0, [sp, #40]	@ 0x28
 800f376:	2000      	movs	r0, #0
 800f378:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f37a:	4605      	mov	r5, r0
 800f37c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f37e:	3a30      	subs	r2, #48	@ 0x30
 800f380:	f100 0301 	add.w	r3, r0, #1
 800f384:	d017      	beq.n	800f3b6 <_strtod_l+0x23e>
 800f386:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f388:	462e      	mov	r6, r5
 800f38a:	f04f 0e0a 	mov.w	lr, #10
 800f38e:	4419      	add	r1, r3
 800f390:	910a      	str	r1, [sp, #40]	@ 0x28
 800f392:	1c71      	adds	r1, r6, #1
 800f394:	eba1 0c05 	sub.w	ip, r1, r5
 800f398:	4563      	cmp	r3, ip
 800f39a:	dc14      	bgt.n	800f3c6 <_strtod_l+0x24e>
 800f39c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f3a0:	182b      	adds	r3, r5, r0
 800f3a2:	3501      	adds	r5, #1
 800f3a4:	2b08      	cmp	r3, #8
 800f3a6:	4405      	add	r5, r0
 800f3a8:	dc1a      	bgt.n	800f3e0 <_strtod_l+0x268>
 800f3aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f3ac:	230a      	movs	r3, #10
 800f3ae:	fb03 2301 	mla	r3, r3, r1, r2
 800f3b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	1c51      	adds	r1, r2, #1
 800f3bc:	9119      	str	r1, [sp, #100]	@ 0x64
 800f3be:	7852      	ldrb	r2, [r2, #1]
 800f3c0:	e7c6      	b.n	800f350 <_strtod_l+0x1d8>
 800f3c2:	4648      	mov	r0, r9
 800f3c4:	e7cf      	b.n	800f366 <_strtod_l+0x1ee>
 800f3c6:	2e08      	cmp	r6, #8
 800f3c8:	dc05      	bgt.n	800f3d6 <_strtod_l+0x25e>
 800f3ca:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f3cc:	fb0e f606 	mul.w	r6, lr, r6
 800f3d0:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f3d2:	460e      	mov	r6, r1
 800f3d4:	e7dd      	b.n	800f392 <_strtod_l+0x21a>
 800f3d6:	2910      	cmp	r1, #16
 800f3d8:	bfd8      	it	le
 800f3da:	fb0e f707 	mulle.w	r7, lr, r7
 800f3de:	e7f8      	b.n	800f3d2 <_strtod_l+0x25a>
 800f3e0:	2b0f      	cmp	r3, #15
 800f3e2:	bfdc      	itt	le
 800f3e4:	230a      	movle	r3, #10
 800f3e6:	fb03 2707 	mlale	r7, r3, r7, r2
 800f3ea:	e7e3      	b.n	800f3b4 <_strtod_l+0x23c>
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800f3f0:	2301      	movs	r3, #1
 800f3f2:	e77b      	b.n	800f2ec <_strtod_l+0x174>
 800f3f4:	f04f 0c00 	mov.w	ip, #0
 800f3f8:	1ca2      	adds	r2, r4, #2
 800f3fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800f3fc:	78a2      	ldrb	r2, [r4, #2]
 800f3fe:	e783      	b.n	800f308 <_strtod_l+0x190>
 800f400:	f04f 0c01 	mov.w	ip, #1
 800f404:	e7f8      	b.n	800f3f8 <_strtod_l+0x280>
 800f406:	bf00      	nop
 800f408:	0801137c 	.word	0x0801137c
 800f40c:	080111b3 	.word	0x080111b3
 800f410:	7ff00000 	.word	0x7ff00000
 800f414:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f416:	1c51      	adds	r1, r2, #1
 800f418:	9119      	str	r1, [sp, #100]	@ 0x64
 800f41a:	7852      	ldrb	r2, [r2, #1]
 800f41c:	2a30      	cmp	r2, #48	@ 0x30
 800f41e:	d0f9      	beq.n	800f414 <_strtod_l+0x29c>
 800f420:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f424:	2908      	cmp	r1, #8
 800f426:	f63f af75 	bhi.w	800f314 <_strtod_l+0x19c>
 800f42a:	3a30      	subs	r2, #48	@ 0x30
 800f42c:	f04f 080a 	mov.w	r8, #10
 800f430:	9209      	str	r2, [sp, #36]	@ 0x24
 800f432:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f434:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f436:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f438:	1c56      	adds	r6, r2, #1
 800f43a:	9619      	str	r6, [sp, #100]	@ 0x64
 800f43c:	7852      	ldrb	r2, [r2, #1]
 800f43e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f442:	f1be 0f09 	cmp.w	lr, #9
 800f446:	d939      	bls.n	800f4bc <_strtod_l+0x344>
 800f448:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f44a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f44e:	1a76      	subs	r6, r6, r1
 800f450:	2e08      	cmp	r6, #8
 800f452:	dc03      	bgt.n	800f45c <_strtod_l+0x2e4>
 800f454:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f456:	4588      	cmp	r8, r1
 800f458:	bfa8      	it	ge
 800f45a:	4688      	movge	r8, r1
 800f45c:	f1bc 0f00 	cmp.w	ip, #0
 800f460:	d001      	beq.n	800f466 <_strtod_l+0x2ee>
 800f462:	f1c8 0800 	rsb	r8, r8, #0
 800f466:	2d00      	cmp	r5, #0
 800f468:	d14e      	bne.n	800f508 <_strtod_l+0x390>
 800f46a:	9908      	ldr	r1, [sp, #32]
 800f46c:	4308      	orrs	r0, r1
 800f46e:	f47f aebc 	bne.w	800f1ea <_strtod_l+0x72>
 800f472:	2b00      	cmp	r3, #0
 800f474:	f47f aed4 	bne.w	800f220 <_strtod_l+0xa8>
 800f478:	2a69      	cmp	r2, #105	@ 0x69
 800f47a:	d028      	beq.n	800f4ce <_strtod_l+0x356>
 800f47c:	dc25      	bgt.n	800f4ca <_strtod_l+0x352>
 800f47e:	2a49      	cmp	r2, #73	@ 0x49
 800f480:	d025      	beq.n	800f4ce <_strtod_l+0x356>
 800f482:	2a4e      	cmp	r2, #78	@ 0x4e
 800f484:	f47f aecc 	bne.w	800f220 <_strtod_l+0xa8>
 800f488:	499a      	ldr	r1, [pc, #616]	@ (800f6f4 <_strtod_l+0x57c>)
 800f48a:	a819      	add	r0, sp, #100	@ 0x64
 800f48c:	f001 f9e8 	bl	8010860 <__match>
 800f490:	2800      	cmp	r0, #0
 800f492:	f43f aec5 	beq.w	800f220 <_strtod_l+0xa8>
 800f496:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f498:	781b      	ldrb	r3, [r3, #0]
 800f49a:	2b28      	cmp	r3, #40	@ 0x28
 800f49c:	d12e      	bne.n	800f4fc <_strtod_l+0x384>
 800f49e:	aa1c      	add	r2, sp, #112	@ 0x70
 800f4a0:	4995      	ldr	r1, [pc, #596]	@ (800f6f8 <_strtod_l+0x580>)
 800f4a2:	a819      	add	r0, sp, #100	@ 0x64
 800f4a4:	f001 f9f0 	bl	8010888 <__hexnan>
 800f4a8:	2805      	cmp	r0, #5
 800f4aa:	d127      	bne.n	800f4fc <_strtod_l+0x384>
 800f4ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f4ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f4b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f4b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f4ba:	e696      	b.n	800f1ea <_strtod_l+0x72>
 800f4bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f4be:	fb08 2101 	mla	r1, r8, r1, r2
 800f4c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f4c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f4c8:	e7b5      	b.n	800f436 <_strtod_l+0x2be>
 800f4ca:	2a6e      	cmp	r2, #110	@ 0x6e
 800f4cc:	e7da      	b.n	800f484 <_strtod_l+0x30c>
 800f4ce:	498b      	ldr	r1, [pc, #556]	@ (800f6fc <_strtod_l+0x584>)
 800f4d0:	a819      	add	r0, sp, #100	@ 0x64
 800f4d2:	f001 f9c5 	bl	8010860 <__match>
 800f4d6:	2800      	cmp	r0, #0
 800f4d8:	f43f aea2 	beq.w	800f220 <_strtod_l+0xa8>
 800f4dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f4de:	a819      	add	r0, sp, #100	@ 0x64
 800f4e0:	4987      	ldr	r1, [pc, #540]	@ (800f700 <_strtod_l+0x588>)
 800f4e2:	3b01      	subs	r3, #1
 800f4e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800f4e6:	f001 f9bb 	bl	8010860 <__match>
 800f4ea:	b910      	cbnz	r0, 800f4f2 <_strtod_l+0x37a>
 800f4ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f4ee:	3301      	adds	r3, #1
 800f4f0:	9319      	str	r3, [sp, #100]	@ 0x64
 800f4f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f710 <_strtod_l+0x598>
 800f4f6:	f04f 0a00 	mov.w	sl, #0
 800f4fa:	e676      	b.n	800f1ea <_strtod_l+0x72>
 800f4fc:	4881      	ldr	r0, [pc, #516]	@ (800f704 <_strtod_l+0x58c>)
 800f4fe:	f000 feef 	bl	80102e0 <nan>
 800f502:	ec5b ab10 	vmov	sl, fp, d0
 800f506:	e670      	b.n	800f1ea <_strtod_l+0x72>
 800f508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f50a:	f1b9 0f00 	cmp.w	r9, #0
 800f50e:	bf08      	it	eq
 800f510:	46a9      	moveq	r9, r5
 800f512:	2d10      	cmp	r5, #16
 800f514:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f516:	eba8 0303 	sub.w	r3, r8, r3
 800f51a:	462c      	mov	r4, r5
 800f51c:	bfa8      	it	ge
 800f51e:	2410      	movge	r4, #16
 800f520:	9309      	str	r3, [sp, #36]	@ 0x24
 800f522:	f7f0 ffff 	bl	8000524 <__aeabi_ui2d>
 800f526:	2d09      	cmp	r5, #9
 800f528:	4682      	mov	sl, r0
 800f52a:	468b      	mov	fp, r1
 800f52c:	dc13      	bgt.n	800f556 <_strtod_l+0x3de>
 800f52e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f530:	2b00      	cmp	r3, #0
 800f532:	f43f ae5a 	beq.w	800f1ea <_strtod_l+0x72>
 800f536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f538:	dd78      	ble.n	800f62c <_strtod_l+0x4b4>
 800f53a:	2b16      	cmp	r3, #22
 800f53c:	dc5f      	bgt.n	800f5fe <_strtod_l+0x486>
 800f53e:	4972      	ldr	r1, [pc, #456]	@ (800f708 <_strtod_l+0x590>)
 800f540:	4652      	mov	r2, sl
 800f542:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f546:	465b      	mov	r3, fp
 800f548:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f54c:	f7f1 f864 	bl	8000618 <__aeabi_dmul>
 800f550:	4682      	mov	sl, r0
 800f552:	468b      	mov	fp, r1
 800f554:	e649      	b.n	800f1ea <_strtod_l+0x72>
 800f556:	4b6c      	ldr	r3, [pc, #432]	@ (800f708 <_strtod_l+0x590>)
 800f558:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f55c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f560:	f7f1 f85a 	bl	8000618 <__aeabi_dmul>
 800f564:	4682      	mov	sl, r0
 800f566:	468b      	mov	fp, r1
 800f568:	4638      	mov	r0, r7
 800f56a:	f7f0 ffdb 	bl	8000524 <__aeabi_ui2d>
 800f56e:	4602      	mov	r2, r0
 800f570:	460b      	mov	r3, r1
 800f572:	4650      	mov	r0, sl
 800f574:	4659      	mov	r1, fp
 800f576:	f7f0 fe99 	bl	80002ac <__adddf3>
 800f57a:	2d0f      	cmp	r5, #15
 800f57c:	4682      	mov	sl, r0
 800f57e:	468b      	mov	fp, r1
 800f580:	ddd5      	ble.n	800f52e <_strtod_l+0x3b6>
 800f582:	1b2c      	subs	r4, r5, r4
 800f584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f586:	441c      	add	r4, r3
 800f588:	2c00      	cmp	r4, #0
 800f58a:	f340 8093 	ble.w	800f6b4 <_strtod_l+0x53c>
 800f58e:	f014 030f 	ands.w	r3, r4, #15
 800f592:	d00a      	beq.n	800f5aa <_strtod_l+0x432>
 800f594:	495c      	ldr	r1, [pc, #368]	@ (800f708 <_strtod_l+0x590>)
 800f596:	4652      	mov	r2, sl
 800f598:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f59c:	465b      	mov	r3, fp
 800f59e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5a2:	f7f1 f839 	bl	8000618 <__aeabi_dmul>
 800f5a6:	4682      	mov	sl, r0
 800f5a8:	468b      	mov	fp, r1
 800f5aa:	f034 040f 	bics.w	r4, r4, #15
 800f5ae:	d073      	beq.n	800f698 <_strtod_l+0x520>
 800f5b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f5b4:	dd49      	ble.n	800f64a <_strtod_l+0x4d2>
 800f5b6:	2400      	movs	r4, #0
 800f5b8:	46a0      	mov	r8, r4
 800f5ba:	46a1      	mov	r9, r4
 800f5bc:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f5be:	2322      	movs	r3, #34	@ 0x22
 800f5c0:	9a05      	ldr	r2, [sp, #20]
 800f5c2:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f710 <_strtod_l+0x598>
 800f5c6:	f04f 0a00 	mov.w	sl, #0
 800f5ca:	6013      	str	r3, [r2, #0]
 800f5cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	f43f ae0b 	beq.w	800f1ea <_strtod_l+0x72>
 800f5d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5d6:	9805      	ldr	r0, [sp, #20]
 800f5d8:	f7ff f938 	bl	800e84c <_Bfree>
 800f5dc:	4649      	mov	r1, r9
 800f5de:	9805      	ldr	r0, [sp, #20]
 800f5e0:	f7ff f934 	bl	800e84c <_Bfree>
 800f5e4:	4641      	mov	r1, r8
 800f5e6:	9805      	ldr	r0, [sp, #20]
 800f5e8:	f7ff f930 	bl	800e84c <_Bfree>
 800f5ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f5ee:	9805      	ldr	r0, [sp, #20]
 800f5f0:	f7ff f92c 	bl	800e84c <_Bfree>
 800f5f4:	4621      	mov	r1, r4
 800f5f6:	9805      	ldr	r0, [sp, #20]
 800f5f8:	f7ff f928 	bl	800e84c <_Bfree>
 800f5fc:	e5f5      	b.n	800f1ea <_strtod_l+0x72>
 800f5fe:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f602:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f604:	4293      	cmp	r3, r2
 800f606:	dbbc      	blt.n	800f582 <_strtod_l+0x40a>
 800f608:	f1c5 050f 	rsb	r5, r5, #15
 800f60c:	4c3e      	ldr	r4, [pc, #248]	@ (800f708 <_strtod_l+0x590>)
 800f60e:	4652      	mov	r2, sl
 800f610:	465b      	mov	r3, fp
 800f612:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f616:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f61a:	f7f0 fffd 	bl	8000618 <__aeabi_dmul>
 800f61e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f620:	1b5d      	subs	r5, r3, r5
 800f622:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f626:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f62a:	e78f      	b.n	800f54c <_strtod_l+0x3d4>
 800f62c:	3316      	adds	r3, #22
 800f62e:	dba8      	blt.n	800f582 <_strtod_l+0x40a>
 800f630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f632:	4650      	mov	r0, sl
 800f634:	4659      	mov	r1, fp
 800f636:	eba3 0808 	sub.w	r8, r3, r8
 800f63a:	4b33      	ldr	r3, [pc, #204]	@ (800f708 <_strtod_l+0x590>)
 800f63c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f640:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f644:	f7f1 f912 	bl	800086c <__aeabi_ddiv>
 800f648:	e782      	b.n	800f550 <_strtod_l+0x3d8>
 800f64a:	2300      	movs	r3, #0
 800f64c:	1124      	asrs	r4, r4, #4
 800f64e:	4650      	mov	r0, sl
 800f650:	4659      	mov	r1, fp
 800f652:	4f2e      	ldr	r7, [pc, #184]	@ (800f70c <_strtod_l+0x594>)
 800f654:	461e      	mov	r6, r3
 800f656:	2c01      	cmp	r4, #1
 800f658:	dc21      	bgt.n	800f69e <_strtod_l+0x526>
 800f65a:	b10b      	cbz	r3, 800f660 <_strtod_l+0x4e8>
 800f65c:	4682      	mov	sl, r0
 800f65e:	468b      	mov	fp, r1
 800f660:	492a      	ldr	r1, [pc, #168]	@ (800f70c <_strtod_l+0x594>)
 800f662:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f666:	4652      	mov	r2, sl
 800f668:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f66c:	465b      	mov	r3, fp
 800f66e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f672:	f7f0 ffd1 	bl	8000618 <__aeabi_dmul>
 800f676:	4b26      	ldr	r3, [pc, #152]	@ (800f710 <_strtod_l+0x598>)
 800f678:	460a      	mov	r2, r1
 800f67a:	4682      	mov	sl, r0
 800f67c:	400b      	ands	r3, r1
 800f67e:	4925      	ldr	r1, [pc, #148]	@ (800f714 <_strtod_l+0x59c>)
 800f680:	428b      	cmp	r3, r1
 800f682:	d898      	bhi.n	800f5b6 <_strtod_l+0x43e>
 800f684:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f688:	428b      	cmp	r3, r1
 800f68a:	bf86      	itte	hi
 800f68c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f718 <_strtod_l+0x5a0>
 800f690:	f04f 3aff 	movhi.w	sl, #4294967295
 800f694:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f698:	2300      	movs	r3, #0
 800f69a:	9308      	str	r3, [sp, #32]
 800f69c:	e076      	b.n	800f78c <_strtod_l+0x614>
 800f69e:	07e2      	lsls	r2, r4, #31
 800f6a0:	d504      	bpl.n	800f6ac <_strtod_l+0x534>
 800f6a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f6a6:	f7f0 ffb7 	bl	8000618 <__aeabi_dmul>
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	3601      	adds	r6, #1
 800f6ae:	1064      	asrs	r4, r4, #1
 800f6b0:	3708      	adds	r7, #8
 800f6b2:	e7d0      	b.n	800f656 <_strtod_l+0x4de>
 800f6b4:	d0f0      	beq.n	800f698 <_strtod_l+0x520>
 800f6b6:	4264      	negs	r4, r4
 800f6b8:	f014 020f 	ands.w	r2, r4, #15
 800f6bc:	d00a      	beq.n	800f6d4 <_strtod_l+0x55c>
 800f6be:	4b12      	ldr	r3, [pc, #72]	@ (800f708 <_strtod_l+0x590>)
 800f6c0:	4650      	mov	r0, sl
 800f6c2:	4659      	mov	r1, fp
 800f6c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6cc:	f7f1 f8ce 	bl	800086c <__aeabi_ddiv>
 800f6d0:	4682      	mov	sl, r0
 800f6d2:	468b      	mov	fp, r1
 800f6d4:	1124      	asrs	r4, r4, #4
 800f6d6:	d0df      	beq.n	800f698 <_strtod_l+0x520>
 800f6d8:	2c1f      	cmp	r4, #31
 800f6da:	dd1f      	ble.n	800f71c <_strtod_l+0x5a4>
 800f6dc:	2400      	movs	r4, #0
 800f6de:	46a0      	mov	r8, r4
 800f6e0:	46a1      	mov	r9, r4
 800f6e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f6e4:	2322      	movs	r3, #34	@ 0x22
 800f6e6:	9a05      	ldr	r2, [sp, #20]
 800f6e8:	f04f 0a00 	mov.w	sl, #0
 800f6ec:	f04f 0b00 	mov.w	fp, #0
 800f6f0:	6013      	str	r3, [r2, #0]
 800f6f2:	e76b      	b.n	800f5cc <_strtod_l+0x454>
 800f6f4:	080110a1 	.word	0x080110a1
 800f6f8:	08011368 	.word	0x08011368
 800f6fc:	08011099 	.word	0x08011099
 800f700:	080110d0 	.word	0x080110d0
 800f704:	08011209 	.word	0x08011209
 800f708:	080112a0 	.word	0x080112a0
 800f70c:	08011278 	.word	0x08011278
 800f710:	7ff00000 	.word	0x7ff00000
 800f714:	7ca00000 	.word	0x7ca00000
 800f718:	7fefffff 	.word	0x7fefffff
 800f71c:	f014 0310 	ands.w	r3, r4, #16
 800f720:	4650      	mov	r0, sl
 800f722:	4659      	mov	r1, fp
 800f724:	4ea9      	ldr	r6, [pc, #676]	@ (800f9cc <_strtod_l+0x854>)
 800f726:	bf18      	it	ne
 800f728:	236a      	movne	r3, #106	@ 0x6a
 800f72a:	9308      	str	r3, [sp, #32]
 800f72c:	2300      	movs	r3, #0
 800f72e:	07e7      	lsls	r7, r4, #31
 800f730:	d504      	bpl.n	800f73c <_strtod_l+0x5c4>
 800f732:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f736:	f7f0 ff6f 	bl	8000618 <__aeabi_dmul>
 800f73a:	2301      	movs	r3, #1
 800f73c:	1064      	asrs	r4, r4, #1
 800f73e:	f106 0608 	add.w	r6, r6, #8
 800f742:	d1f4      	bne.n	800f72e <_strtod_l+0x5b6>
 800f744:	b10b      	cbz	r3, 800f74a <_strtod_l+0x5d2>
 800f746:	4682      	mov	sl, r0
 800f748:	468b      	mov	fp, r1
 800f74a:	9b08      	ldr	r3, [sp, #32]
 800f74c:	b1b3      	cbz	r3, 800f77c <_strtod_l+0x604>
 800f74e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f752:	4659      	mov	r1, fp
 800f754:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f758:	2b00      	cmp	r3, #0
 800f75a:	dd0f      	ble.n	800f77c <_strtod_l+0x604>
 800f75c:	2b1f      	cmp	r3, #31
 800f75e:	dd56      	ble.n	800f80e <_strtod_l+0x696>
 800f760:	2b34      	cmp	r3, #52	@ 0x34
 800f762:	f04f 0a00 	mov.w	sl, #0
 800f766:	bfdb      	ittet	le
 800f768:	f04f 33ff 	movle.w	r3, #4294967295
 800f76c:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f770:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f774:	4093      	lslle	r3, r2
 800f776:	bfd8      	it	le
 800f778:	ea03 0b01 	andle.w	fp, r3, r1
 800f77c:	2200      	movs	r2, #0
 800f77e:	2300      	movs	r3, #0
 800f780:	4650      	mov	r0, sl
 800f782:	4659      	mov	r1, fp
 800f784:	f7f1 f9b0 	bl	8000ae8 <__aeabi_dcmpeq>
 800f788:	2800      	cmp	r0, #0
 800f78a:	d1a7      	bne.n	800f6dc <_strtod_l+0x564>
 800f78c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f78e:	464a      	mov	r2, r9
 800f790:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f792:	9300      	str	r3, [sp, #0]
 800f794:	462b      	mov	r3, r5
 800f796:	9805      	ldr	r0, [sp, #20]
 800f798:	f7ff f8c2 	bl	800e920 <__s2b>
 800f79c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f79e:	2800      	cmp	r0, #0
 800f7a0:	f43f af09 	beq.w	800f5b6 <_strtod_l+0x43e>
 800f7a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f7a6:	2400      	movs	r4, #0
 800f7a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7aa:	2a00      	cmp	r2, #0
 800f7ac:	eba3 0308 	sub.w	r3, r3, r8
 800f7b0:	46a0      	mov	r8, r4
 800f7b2:	bfa8      	it	ge
 800f7b4:	2300      	movge	r3, #0
 800f7b6:	9312      	str	r3, [sp, #72]	@ 0x48
 800f7b8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f7bc:	9316      	str	r3, [sp, #88]	@ 0x58
 800f7be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f7c0:	9805      	ldr	r0, [sp, #20]
 800f7c2:	6859      	ldr	r1, [r3, #4]
 800f7c4:	f7ff f802 	bl	800e7cc <_Balloc>
 800f7c8:	4681      	mov	r9, r0
 800f7ca:	2800      	cmp	r0, #0
 800f7cc:	f43f aef7 	beq.w	800f5be <_strtod_l+0x446>
 800f7d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f7d2:	300c      	adds	r0, #12
 800f7d4:	691a      	ldr	r2, [r3, #16]
 800f7d6:	f103 010c 	add.w	r1, r3, #12
 800f7da:	3202      	adds	r2, #2
 800f7dc:	0092      	lsls	r2, r2, #2
 800f7de:	f000 fd71 	bl	80102c4 <memcpy>
 800f7e2:	aa1c      	add	r2, sp, #112	@ 0x70
 800f7e4:	a91b      	add	r1, sp, #108	@ 0x6c
 800f7e6:	9805      	ldr	r0, [sp, #20]
 800f7e8:	ec4b ab10 	vmov	d0, sl, fp
 800f7ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f7f0:	f7ff fbd4 	bl	800ef9c <__d2b>
 800f7f4:	901a      	str	r0, [sp, #104]	@ 0x68
 800f7f6:	2800      	cmp	r0, #0
 800f7f8:	f43f aee1 	beq.w	800f5be <_strtod_l+0x446>
 800f7fc:	2101      	movs	r1, #1
 800f7fe:	9805      	ldr	r0, [sp, #20]
 800f800:	f7ff f924 	bl	800ea4c <__i2b>
 800f804:	4680      	mov	r8, r0
 800f806:	b948      	cbnz	r0, 800f81c <_strtod_l+0x6a4>
 800f808:	f04f 0800 	mov.w	r8, #0
 800f80c:	e6d7      	b.n	800f5be <_strtod_l+0x446>
 800f80e:	f04f 32ff 	mov.w	r2, #4294967295
 800f812:	fa02 f303 	lsl.w	r3, r2, r3
 800f816:	ea03 0a0a 	and.w	sl, r3, sl
 800f81a:	e7af      	b.n	800f77c <_strtod_l+0x604>
 800f81c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f81e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f820:	2d00      	cmp	r5, #0
 800f822:	bfa9      	itett	ge
 800f824:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f826:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f828:	18ef      	addge	r7, r5, r3
 800f82a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f82c:	bfb8      	it	lt
 800f82e:	1b5e      	sublt	r6, r3, r5
 800f830:	9b08      	ldr	r3, [sp, #32]
 800f832:	bfb8      	it	lt
 800f834:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f836:	1aed      	subs	r5, r5, r3
 800f838:	4b65      	ldr	r3, [pc, #404]	@ (800f9d0 <_strtod_l+0x858>)
 800f83a:	4415      	add	r5, r2
 800f83c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f840:	3d01      	subs	r5, #1
 800f842:	429d      	cmp	r5, r3
 800f844:	da4f      	bge.n	800f8e6 <_strtod_l+0x76e>
 800f846:	1b5b      	subs	r3, r3, r5
 800f848:	2101      	movs	r1, #1
 800f84a:	2b1f      	cmp	r3, #31
 800f84c:	eba2 0203 	sub.w	r2, r2, r3
 800f850:	dc3d      	bgt.n	800f8ce <_strtod_l+0x756>
 800f852:	fa01 f303 	lsl.w	r3, r1, r3
 800f856:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f858:	2300      	movs	r3, #0
 800f85a:	9310      	str	r3, [sp, #64]	@ 0x40
 800f85c:	18bd      	adds	r5, r7, r2
 800f85e:	9b08      	ldr	r3, [sp, #32]
 800f860:	4416      	add	r6, r2
 800f862:	42af      	cmp	r7, r5
 800f864:	441e      	add	r6, r3
 800f866:	463b      	mov	r3, r7
 800f868:	bfa8      	it	ge
 800f86a:	462b      	movge	r3, r5
 800f86c:	42b3      	cmp	r3, r6
 800f86e:	bfa8      	it	ge
 800f870:	4633      	movge	r3, r6
 800f872:	2b00      	cmp	r3, #0
 800f874:	bfc2      	ittt	gt
 800f876:	1aed      	subgt	r5, r5, r3
 800f878:	1af6      	subgt	r6, r6, r3
 800f87a:	1aff      	subgt	r7, r7, r3
 800f87c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f87e:	2b00      	cmp	r3, #0
 800f880:	dd16      	ble.n	800f8b0 <_strtod_l+0x738>
 800f882:	4641      	mov	r1, r8
 800f884:	461a      	mov	r2, r3
 800f886:	9805      	ldr	r0, [sp, #20]
 800f888:	f7ff f99a 	bl	800ebc0 <__pow5mult>
 800f88c:	4680      	mov	r8, r0
 800f88e:	2800      	cmp	r0, #0
 800f890:	d0ba      	beq.n	800f808 <_strtod_l+0x690>
 800f892:	4601      	mov	r1, r0
 800f894:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f896:	9805      	ldr	r0, [sp, #20]
 800f898:	f7ff f8ee 	bl	800ea78 <__multiply>
 800f89c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f89e:	2800      	cmp	r0, #0
 800f8a0:	f43f ae8d 	beq.w	800f5be <_strtod_l+0x446>
 800f8a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f8a6:	9805      	ldr	r0, [sp, #20]
 800f8a8:	f7fe ffd0 	bl	800e84c <_Bfree>
 800f8ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800f8b0:	2d00      	cmp	r5, #0
 800f8b2:	dc1d      	bgt.n	800f8f0 <_strtod_l+0x778>
 800f8b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	dd23      	ble.n	800f902 <_strtod_l+0x78a>
 800f8ba:	4649      	mov	r1, r9
 800f8bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f8be:	9805      	ldr	r0, [sp, #20]
 800f8c0:	f7ff f97e 	bl	800ebc0 <__pow5mult>
 800f8c4:	4681      	mov	r9, r0
 800f8c6:	b9e0      	cbnz	r0, 800f902 <_strtod_l+0x78a>
 800f8c8:	f04f 0900 	mov.w	r9, #0
 800f8cc:	e677      	b.n	800f5be <_strtod_l+0x446>
 800f8ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f8d2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f8d4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f8d8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f8dc:	35e2      	adds	r5, #226	@ 0xe2
 800f8de:	fa01 f305 	lsl.w	r3, r1, r5
 800f8e2:	9310      	str	r3, [sp, #64]	@ 0x40
 800f8e4:	e7ba      	b.n	800f85c <_strtod_l+0x6e4>
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f8ea:	2301      	movs	r3, #1
 800f8ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f8ee:	e7b5      	b.n	800f85c <_strtod_l+0x6e4>
 800f8f0:	462a      	mov	r2, r5
 800f8f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f8f4:	9805      	ldr	r0, [sp, #20]
 800f8f6:	f7ff f9bd 	bl	800ec74 <__lshift>
 800f8fa:	901a      	str	r0, [sp, #104]	@ 0x68
 800f8fc:	2800      	cmp	r0, #0
 800f8fe:	d1d9      	bne.n	800f8b4 <_strtod_l+0x73c>
 800f900:	e65d      	b.n	800f5be <_strtod_l+0x446>
 800f902:	2e00      	cmp	r6, #0
 800f904:	dd07      	ble.n	800f916 <_strtod_l+0x79e>
 800f906:	4649      	mov	r1, r9
 800f908:	4632      	mov	r2, r6
 800f90a:	9805      	ldr	r0, [sp, #20]
 800f90c:	f7ff f9b2 	bl	800ec74 <__lshift>
 800f910:	4681      	mov	r9, r0
 800f912:	2800      	cmp	r0, #0
 800f914:	d0d8      	beq.n	800f8c8 <_strtod_l+0x750>
 800f916:	2f00      	cmp	r7, #0
 800f918:	dd08      	ble.n	800f92c <_strtod_l+0x7b4>
 800f91a:	4641      	mov	r1, r8
 800f91c:	463a      	mov	r2, r7
 800f91e:	9805      	ldr	r0, [sp, #20]
 800f920:	f7ff f9a8 	bl	800ec74 <__lshift>
 800f924:	4680      	mov	r8, r0
 800f926:	2800      	cmp	r0, #0
 800f928:	f43f ae49 	beq.w	800f5be <_strtod_l+0x446>
 800f92c:	464a      	mov	r2, r9
 800f92e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f930:	9805      	ldr	r0, [sp, #20]
 800f932:	f7ff fa27 	bl	800ed84 <__mdiff>
 800f936:	4604      	mov	r4, r0
 800f938:	2800      	cmp	r0, #0
 800f93a:	f43f ae40 	beq.w	800f5be <_strtod_l+0x446>
 800f93e:	68c3      	ldr	r3, [r0, #12]
 800f940:	4641      	mov	r1, r8
 800f942:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f944:	2300      	movs	r3, #0
 800f946:	60c3      	str	r3, [r0, #12]
 800f948:	f7ff fa00 	bl	800ed4c <__mcmp>
 800f94c:	2800      	cmp	r0, #0
 800f94e:	da45      	bge.n	800f9dc <_strtod_l+0x864>
 800f950:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f952:	ea53 030a 	orrs.w	r3, r3, sl
 800f956:	d16b      	bne.n	800fa30 <_strtod_l+0x8b8>
 800f958:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d167      	bne.n	800fa30 <_strtod_l+0x8b8>
 800f960:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f964:	0d1b      	lsrs	r3, r3, #20
 800f966:	051b      	lsls	r3, r3, #20
 800f968:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f96c:	d960      	bls.n	800fa30 <_strtod_l+0x8b8>
 800f96e:	6963      	ldr	r3, [r4, #20]
 800f970:	b913      	cbnz	r3, 800f978 <_strtod_l+0x800>
 800f972:	6923      	ldr	r3, [r4, #16]
 800f974:	2b01      	cmp	r3, #1
 800f976:	dd5b      	ble.n	800fa30 <_strtod_l+0x8b8>
 800f978:	4621      	mov	r1, r4
 800f97a:	2201      	movs	r2, #1
 800f97c:	9805      	ldr	r0, [sp, #20]
 800f97e:	f7ff f979 	bl	800ec74 <__lshift>
 800f982:	4641      	mov	r1, r8
 800f984:	4604      	mov	r4, r0
 800f986:	f7ff f9e1 	bl	800ed4c <__mcmp>
 800f98a:	2800      	cmp	r0, #0
 800f98c:	dd50      	ble.n	800fa30 <_strtod_l+0x8b8>
 800f98e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f992:	9a08      	ldr	r2, [sp, #32]
 800f994:	0d1b      	lsrs	r3, r3, #20
 800f996:	051b      	lsls	r3, r3, #20
 800f998:	2a00      	cmp	r2, #0
 800f99a:	d06a      	beq.n	800fa72 <_strtod_l+0x8fa>
 800f99c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f9a0:	d867      	bhi.n	800fa72 <_strtod_l+0x8fa>
 800f9a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f9a6:	f67f ae9d 	bls.w	800f6e4 <_strtod_l+0x56c>
 800f9aa:	4b0a      	ldr	r3, [pc, #40]	@ (800f9d4 <_strtod_l+0x85c>)
 800f9ac:	4650      	mov	r0, sl
 800f9ae:	4659      	mov	r1, fp
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	f7f0 fe31 	bl	8000618 <__aeabi_dmul>
 800f9b6:	4b08      	ldr	r3, [pc, #32]	@ (800f9d8 <_strtod_l+0x860>)
 800f9b8:	4682      	mov	sl, r0
 800f9ba:	468b      	mov	fp, r1
 800f9bc:	400b      	ands	r3, r1
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	f47f ae08 	bne.w	800f5d4 <_strtod_l+0x45c>
 800f9c4:	2322      	movs	r3, #34	@ 0x22
 800f9c6:	9a05      	ldr	r2, [sp, #20]
 800f9c8:	6013      	str	r3, [r2, #0]
 800f9ca:	e603      	b.n	800f5d4 <_strtod_l+0x45c>
 800f9cc:	08011390 	.word	0x08011390
 800f9d0:	fffffc02 	.word	0xfffffc02
 800f9d4:	39500000 	.word	0x39500000
 800f9d8:	7ff00000 	.word	0x7ff00000
 800f9dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f9e0:	d165      	bne.n	800faae <_strtod_l+0x936>
 800f9e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f9e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f9e8:	b35a      	cbz	r2, 800fa42 <_strtod_l+0x8ca>
 800f9ea:	4a9f      	ldr	r2, [pc, #636]	@ (800fc68 <_strtod_l+0xaf0>)
 800f9ec:	4293      	cmp	r3, r2
 800f9ee:	d12b      	bne.n	800fa48 <_strtod_l+0x8d0>
 800f9f0:	9b08      	ldr	r3, [sp, #32]
 800f9f2:	4651      	mov	r1, sl
 800f9f4:	b303      	cbz	r3, 800fa38 <_strtod_l+0x8c0>
 800f9f6:	465a      	mov	r2, fp
 800f9f8:	4b9c      	ldr	r3, [pc, #624]	@ (800fc6c <_strtod_l+0xaf4>)
 800f9fa:	4013      	ands	r3, r2
 800f9fc:	f04f 32ff 	mov.w	r2, #4294967295
 800fa00:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800fa04:	d81b      	bhi.n	800fa3e <_strtod_l+0x8c6>
 800fa06:	0d1b      	lsrs	r3, r3, #20
 800fa08:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fa0c:	fa02 f303 	lsl.w	r3, r2, r3
 800fa10:	4299      	cmp	r1, r3
 800fa12:	d119      	bne.n	800fa48 <_strtod_l+0x8d0>
 800fa14:	4b96      	ldr	r3, [pc, #600]	@ (800fc70 <_strtod_l+0xaf8>)
 800fa16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa18:	429a      	cmp	r2, r3
 800fa1a:	d102      	bne.n	800fa22 <_strtod_l+0x8aa>
 800fa1c:	3101      	adds	r1, #1
 800fa1e:	f43f adce 	beq.w	800f5be <_strtod_l+0x446>
 800fa22:	4b92      	ldr	r3, [pc, #584]	@ (800fc6c <_strtod_l+0xaf4>)
 800fa24:	f04f 0a00 	mov.w	sl, #0
 800fa28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa2a:	401a      	ands	r2, r3
 800fa2c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800fa30:	9b08      	ldr	r3, [sp, #32]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d1b9      	bne.n	800f9aa <_strtod_l+0x832>
 800fa36:	e5cd      	b.n	800f5d4 <_strtod_l+0x45c>
 800fa38:	f04f 33ff 	mov.w	r3, #4294967295
 800fa3c:	e7e8      	b.n	800fa10 <_strtod_l+0x898>
 800fa3e:	4613      	mov	r3, r2
 800fa40:	e7e6      	b.n	800fa10 <_strtod_l+0x898>
 800fa42:	ea53 030a 	orrs.w	r3, r3, sl
 800fa46:	d0a2      	beq.n	800f98e <_strtod_l+0x816>
 800fa48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fa4a:	b1db      	cbz	r3, 800fa84 <_strtod_l+0x90c>
 800fa4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa4e:	4213      	tst	r3, r2
 800fa50:	d0ee      	beq.n	800fa30 <_strtod_l+0x8b8>
 800fa52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa54:	4650      	mov	r0, sl
 800fa56:	9a08      	ldr	r2, [sp, #32]
 800fa58:	4659      	mov	r1, fp
 800fa5a:	b1bb      	cbz	r3, 800fa8c <_strtod_l+0x914>
 800fa5c:	f7ff fb6c 	bl	800f138 <sulp>
 800fa60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fa64:	ec53 2b10 	vmov	r2, r3, d0
 800fa68:	f7f0 fc20 	bl	80002ac <__adddf3>
 800fa6c:	4682      	mov	sl, r0
 800fa6e:	468b      	mov	fp, r1
 800fa70:	e7de      	b.n	800fa30 <_strtod_l+0x8b8>
 800fa72:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800fa76:	f04f 3aff 	mov.w	sl, #4294967295
 800fa7a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fa7e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fa82:	e7d5      	b.n	800fa30 <_strtod_l+0x8b8>
 800fa84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800fa86:	ea13 0f0a 	tst.w	r3, sl
 800fa8a:	e7e1      	b.n	800fa50 <_strtod_l+0x8d8>
 800fa8c:	f7ff fb54 	bl	800f138 <sulp>
 800fa90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fa94:	ec53 2b10 	vmov	r2, r3, d0
 800fa98:	f7f0 fc06 	bl	80002a8 <__aeabi_dsub>
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	2300      	movs	r3, #0
 800faa0:	4682      	mov	sl, r0
 800faa2:	468b      	mov	fp, r1
 800faa4:	f7f1 f820 	bl	8000ae8 <__aeabi_dcmpeq>
 800faa8:	2800      	cmp	r0, #0
 800faaa:	d0c1      	beq.n	800fa30 <_strtod_l+0x8b8>
 800faac:	e61a      	b.n	800f6e4 <_strtod_l+0x56c>
 800faae:	4641      	mov	r1, r8
 800fab0:	4620      	mov	r0, r4
 800fab2:	f7ff facb 	bl	800f04c <__ratio>
 800fab6:	2200      	movs	r2, #0
 800fab8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fabc:	ec57 6b10 	vmov	r6, r7, d0
 800fac0:	4630      	mov	r0, r6
 800fac2:	4639      	mov	r1, r7
 800fac4:	f7f1 f824 	bl	8000b10 <__aeabi_dcmple>
 800fac8:	2800      	cmp	r0, #0
 800faca:	d06f      	beq.n	800fbac <_strtod_l+0xa34>
 800facc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800face:	2b00      	cmp	r3, #0
 800fad0:	d17a      	bne.n	800fbc8 <_strtod_l+0xa50>
 800fad2:	f1ba 0f00 	cmp.w	sl, #0
 800fad6:	d158      	bne.n	800fb8a <_strtod_l+0xa12>
 800fad8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fada:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d15a      	bne.n	800fb98 <_strtod_l+0xa20>
 800fae2:	2200      	movs	r2, #0
 800fae4:	4b63      	ldr	r3, [pc, #396]	@ (800fc74 <_strtod_l+0xafc>)
 800fae6:	4630      	mov	r0, r6
 800fae8:	4639      	mov	r1, r7
 800faea:	f7f1 f807 	bl	8000afc <__aeabi_dcmplt>
 800faee:	2800      	cmp	r0, #0
 800faf0:	d159      	bne.n	800fba6 <_strtod_l+0xa2e>
 800faf2:	4630      	mov	r0, r6
 800faf4:	4639      	mov	r1, r7
 800faf6:	2200      	movs	r2, #0
 800faf8:	4b5f      	ldr	r3, [pc, #380]	@ (800fc78 <_strtod_l+0xb00>)
 800fafa:	f7f0 fd8d 	bl	8000618 <__aeabi_dmul>
 800fafe:	4606      	mov	r6, r0
 800fb00:	460f      	mov	r7, r1
 800fb02:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800fb06:	9606      	str	r6, [sp, #24]
 800fb08:	9307      	str	r3, [sp, #28]
 800fb0a:	4d58      	ldr	r5, [pc, #352]	@ (800fc6c <_strtod_l+0xaf4>)
 800fb0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fb10:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fb14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb16:	401d      	ands	r5, r3
 800fb18:	4b58      	ldr	r3, [pc, #352]	@ (800fc7c <_strtod_l+0xb04>)
 800fb1a:	429d      	cmp	r5, r3
 800fb1c:	f040 80b2 	bne.w	800fc84 <_strtod_l+0xb0c>
 800fb20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb22:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800fb26:	ec4b ab10 	vmov	d0, sl, fp
 800fb2a:	f7ff f9c3 	bl	800eeb4 <__ulp>
 800fb2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fb32:	ec51 0b10 	vmov	r0, r1, d0
 800fb36:	f7f0 fd6f 	bl	8000618 <__aeabi_dmul>
 800fb3a:	4652      	mov	r2, sl
 800fb3c:	465b      	mov	r3, fp
 800fb3e:	f7f0 fbb5 	bl	80002ac <__adddf3>
 800fb42:	460b      	mov	r3, r1
 800fb44:	4949      	ldr	r1, [pc, #292]	@ (800fc6c <_strtod_l+0xaf4>)
 800fb46:	4682      	mov	sl, r0
 800fb48:	4a4d      	ldr	r2, [pc, #308]	@ (800fc80 <_strtod_l+0xb08>)
 800fb4a:	4019      	ands	r1, r3
 800fb4c:	4291      	cmp	r1, r2
 800fb4e:	d942      	bls.n	800fbd6 <_strtod_l+0xa5e>
 800fb50:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fb52:	4b47      	ldr	r3, [pc, #284]	@ (800fc70 <_strtod_l+0xaf8>)
 800fb54:	429a      	cmp	r2, r3
 800fb56:	d103      	bne.n	800fb60 <_strtod_l+0x9e8>
 800fb58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fb5a:	3301      	adds	r3, #1
 800fb5c:	f43f ad2f 	beq.w	800f5be <_strtod_l+0x446>
 800fb60:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fc70 <_strtod_l+0xaf8>
 800fb64:	f04f 3aff 	mov.w	sl, #4294967295
 800fb68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fb6a:	9805      	ldr	r0, [sp, #20]
 800fb6c:	f7fe fe6e 	bl	800e84c <_Bfree>
 800fb70:	4649      	mov	r1, r9
 800fb72:	9805      	ldr	r0, [sp, #20]
 800fb74:	f7fe fe6a 	bl	800e84c <_Bfree>
 800fb78:	4641      	mov	r1, r8
 800fb7a:	9805      	ldr	r0, [sp, #20]
 800fb7c:	f7fe fe66 	bl	800e84c <_Bfree>
 800fb80:	4621      	mov	r1, r4
 800fb82:	9805      	ldr	r0, [sp, #20]
 800fb84:	f7fe fe62 	bl	800e84c <_Bfree>
 800fb88:	e619      	b.n	800f7be <_strtod_l+0x646>
 800fb8a:	f1ba 0f01 	cmp.w	sl, #1
 800fb8e:	d103      	bne.n	800fb98 <_strtod_l+0xa20>
 800fb90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	f43f ada6 	beq.w	800f6e4 <_strtod_l+0x56c>
 800fb98:	2600      	movs	r6, #0
 800fb9a:	4f36      	ldr	r7, [pc, #216]	@ (800fc74 <_strtod_l+0xafc>)
 800fb9c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800fc48 <_strtod_l+0xad0>
 800fba0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fba4:	e7b1      	b.n	800fb0a <_strtod_l+0x992>
 800fba6:	2600      	movs	r6, #0
 800fba8:	4f33      	ldr	r7, [pc, #204]	@ (800fc78 <_strtod_l+0xb00>)
 800fbaa:	e7aa      	b.n	800fb02 <_strtod_l+0x98a>
 800fbac:	4b32      	ldr	r3, [pc, #200]	@ (800fc78 <_strtod_l+0xb00>)
 800fbae:	4630      	mov	r0, r6
 800fbb0:	4639      	mov	r1, r7
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	f7f0 fd30 	bl	8000618 <__aeabi_dmul>
 800fbb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbba:	4606      	mov	r6, r0
 800fbbc:	460f      	mov	r7, r1
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d09f      	beq.n	800fb02 <_strtod_l+0x98a>
 800fbc2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800fbc6:	e7a0      	b.n	800fb0a <_strtod_l+0x992>
 800fbc8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fc50 <_strtod_l+0xad8>
 800fbcc:	ec57 6b17 	vmov	r6, r7, d7
 800fbd0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fbd4:	e799      	b.n	800fb0a <_strtod_l+0x992>
 800fbd6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fbda:	9b08      	ldr	r3, [sp, #32]
 800fbdc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d1c1      	bne.n	800fb68 <_strtod_l+0x9f0>
 800fbe4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fbe8:	0d1b      	lsrs	r3, r3, #20
 800fbea:	051b      	lsls	r3, r3, #20
 800fbec:	429d      	cmp	r5, r3
 800fbee:	d1bb      	bne.n	800fb68 <_strtod_l+0x9f0>
 800fbf0:	4630      	mov	r0, r6
 800fbf2:	4639      	mov	r1, r7
 800fbf4:	f7f1 f870 	bl	8000cd8 <__aeabi_d2lz>
 800fbf8:	f7f0 fce0 	bl	80005bc <__aeabi_l2d>
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	460b      	mov	r3, r1
 800fc00:	4630      	mov	r0, r6
 800fc02:	4639      	mov	r1, r7
 800fc04:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fc08:	f7f0 fb4e 	bl	80002a8 <__aeabi_dsub>
 800fc0c:	460b      	mov	r3, r1
 800fc0e:	4602      	mov	r2, r0
 800fc10:	ea46 060a 	orr.w	r6, r6, sl
 800fc14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fc18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc1a:	431e      	orrs	r6, r3
 800fc1c:	d06f      	beq.n	800fcfe <_strtod_l+0xb86>
 800fc1e:	a30e      	add	r3, pc, #56	@ (adr r3, 800fc58 <_strtod_l+0xae0>)
 800fc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc24:	f7f0 ff6a 	bl	8000afc <__aeabi_dcmplt>
 800fc28:	2800      	cmp	r0, #0
 800fc2a:	f47f acd3 	bne.w	800f5d4 <_strtod_l+0x45c>
 800fc2e:	a30c      	add	r3, pc, #48	@ (adr r3, 800fc60 <_strtod_l+0xae8>)
 800fc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fc38:	f7f0 ff7e 	bl	8000b38 <__aeabi_dcmpgt>
 800fc3c:	2800      	cmp	r0, #0
 800fc3e:	d093      	beq.n	800fb68 <_strtod_l+0x9f0>
 800fc40:	e4c8      	b.n	800f5d4 <_strtod_l+0x45c>
 800fc42:	bf00      	nop
 800fc44:	f3af 8000 	nop.w
 800fc48:	00000000 	.word	0x00000000
 800fc4c:	bff00000 	.word	0xbff00000
 800fc50:	00000000 	.word	0x00000000
 800fc54:	3ff00000 	.word	0x3ff00000
 800fc58:	94a03595 	.word	0x94a03595
 800fc5c:	3fdfffff 	.word	0x3fdfffff
 800fc60:	35afe535 	.word	0x35afe535
 800fc64:	3fe00000 	.word	0x3fe00000
 800fc68:	000fffff 	.word	0x000fffff
 800fc6c:	7ff00000 	.word	0x7ff00000
 800fc70:	7fefffff 	.word	0x7fefffff
 800fc74:	3ff00000 	.word	0x3ff00000
 800fc78:	3fe00000 	.word	0x3fe00000
 800fc7c:	7fe00000 	.word	0x7fe00000
 800fc80:	7c9fffff 	.word	0x7c9fffff
 800fc84:	9b08      	ldr	r3, [sp, #32]
 800fc86:	b323      	cbz	r3, 800fcd2 <_strtod_l+0xb5a>
 800fc88:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fc8c:	d821      	bhi.n	800fcd2 <_strtod_l+0xb5a>
 800fc8e:	4630      	mov	r0, r6
 800fc90:	4639      	mov	r1, r7
 800fc92:	a327      	add	r3, pc, #156	@ (adr r3, 800fd30 <_strtod_l+0xbb8>)
 800fc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc98:	f7f0 ff3a 	bl	8000b10 <__aeabi_dcmple>
 800fc9c:	b1a0      	cbz	r0, 800fcc8 <_strtod_l+0xb50>
 800fc9e:	4639      	mov	r1, r7
 800fca0:	4630      	mov	r0, r6
 800fca2:	f7f0 ff91 	bl	8000bc8 <__aeabi_d2uiz>
 800fca6:	2801      	cmp	r0, #1
 800fca8:	bf38      	it	cc
 800fcaa:	2001      	movcc	r0, #1
 800fcac:	f7f0 fc3a 	bl	8000524 <__aeabi_ui2d>
 800fcb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fcb2:	4606      	mov	r6, r0
 800fcb4:	460f      	mov	r7, r1
 800fcb6:	b9fb      	cbnz	r3, 800fcf8 <_strtod_l+0xb80>
 800fcb8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fcbc:	9014      	str	r0, [sp, #80]	@ 0x50
 800fcbe:	9315      	str	r3, [sp, #84]	@ 0x54
 800fcc0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fcc4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fcc8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fcca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fcce:	1b5b      	subs	r3, r3, r5
 800fcd0:	9311      	str	r3, [sp, #68]	@ 0x44
 800fcd2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fcd6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fcda:	f7ff f8eb 	bl	800eeb4 <__ulp>
 800fcde:	4650      	mov	r0, sl
 800fce0:	4659      	mov	r1, fp
 800fce2:	ec53 2b10 	vmov	r2, r3, d0
 800fce6:	f7f0 fc97 	bl	8000618 <__aeabi_dmul>
 800fcea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fcee:	f7f0 fadd 	bl	80002ac <__adddf3>
 800fcf2:	4682      	mov	sl, r0
 800fcf4:	468b      	mov	fp, r1
 800fcf6:	e770      	b.n	800fbda <_strtod_l+0xa62>
 800fcf8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fcfc:	e7e0      	b.n	800fcc0 <_strtod_l+0xb48>
 800fcfe:	a30e      	add	r3, pc, #56	@ (adr r3, 800fd38 <_strtod_l+0xbc0>)
 800fd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd04:	f7f0 fefa 	bl	8000afc <__aeabi_dcmplt>
 800fd08:	e798      	b.n	800fc3c <_strtod_l+0xac4>
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	930e      	str	r3, [sp, #56]	@ 0x38
 800fd0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd10:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fd12:	6013      	str	r3, [r2, #0]
 800fd14:	f7ff ba6d 	b.w	800f1f2 <_strtod_l+0x7a>
 800fd18:	2a65      	cmp	r2, #101	@ 0x65
 800fd1a:	f43f ab67 	beq.w	800f3ec <_strtod_l+0x274>
 800fd1e:	2a45      	cmp	r2, #69	@ 0x45
 800fd20:	f43f ab64 	beq.w	800f3ec <_strtod_l+0x274>
 800fd24:	2301      	movs	r3, #1
 800fd26:	f7ff bba0 	b.w	800f46a <_strtod_l+0x2f2>
 800fd2a:	bf00      	nop
 800fd2c:	f3af 8000 	nop.w
 800fd30:	ffc00000 	.word	0xffc00000
 800fd34:	41dfffff 	.word	0x41dfffff
 800fd38:	94a03595 	.word	0x94a03595
 800fd3c:	3fcfffff 	.word	0x3fcfffff

0800fd40 <_strtod_r>:
 800fd40:	4b01      	ldr	r3, [pc, #4]	@ (800fd48 <_strtod_r+0x8>)
 800fd42:	f7ff ba19 	b.w	800f178 <_strtod_l>
 800fd46:	bf00      	nop
 800fd48:	20000068 	.word	0x20000068

0800fd4c <_strtol_l.isra.0>:
 800fd4c:	2b24      	cmp	r3, #36	@ 0x24
 800fd4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd52:	4686      	mov	lr, r0
 800fd54:	4690      	mov	r8, r2
 800fd56:	d801      	bhi.n	800fd5c <_strtol_l.isra.0+0x10>
 800fd58:	2b01      	cmp	r3, #1
 800fd5a:	d106      	bne.n	800fd6a <_strtol_l.isra.0+0x1e>
 800fd5c:	f7fd fd94 	bl	800d888 <__errno>
 800fd60:	2316      	movs	r3, #22
 800fd62:	6003      	str	r3, [r0, #0]
 800fd64:	2000      	movs	r0, #0
 800fd66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd6a:	460d      	mov	r5, r1
 800fd6c:	4833      	ldr	r0, [pc, #204]	@ (800fe3c <_strtol_l.isra.0+0xf0>)
 800fd6e:	462a      	mov	r2, r5
 800fd70:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fd74:	5d06      	ldrb	r6, [r0, r4]
 800fd76:	f016 0608 	ands.w	r6, r6, #8
 800fd7a:	d1f8      	bne.n	800fd6e <_strtol_l.isra.0+0x22>
 800fd7c:	2c2d      	cmp	r4, #45	@ 0x2d
 800fd7e:	d110      	bne.n	800fda2 <_strtol_l.isra.0+0x56>
 800fd80:	782c      	ldrb	r4, [r5, #0]
 800fd82:	2601      	movs	r6, #1
 800fd84:	1c95      	adds	r5, r2, #2
 800fd86:	f033 0210 	bics.w	r2, r3, #16
 800fd8a:	d115      	bne.n	800fdb8 <_strtol_l.isra.0+0x6c>
 800fd8c:	2c30      	cmp	r4, #48	@ 0x30
 800fd8e:	d10d      	bne.n	800fdac <_strtol_l.isra.0+0x60>
 800fd90:	782a      	ldrb	r2, [r5, #0]
 800fd92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fd96:	2a58      	cmp	r2, #88	@ 0x58
 800fd98:	d108      	bne.n	800fdac <_strtol_l.isra.0+0x60>
 800fd9a:	786c      	ldrb	r4, [r5, #1]
 800fd9c:	3502      	adds	r5, #2
 800fd9e:	2310      	movs	r3, #16
 800fda0:	e00a      	b.n	800fdb8 <_strtol_l.isra.0+0x6c>
 800fda2:	2c2b      	cmp	r4, #43	@ 0x2b
 800fda4:	bf04      	itt	eq
 800fda6:	782c      	ldrbeq	r4, [r5, #0]
 800fda8:	1c95      	addeq	r5, r2, #2
 800fdaa:	e7ec      	b.n	800fd86 <_strtol_l.isra.0+0x3a>
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d1f6      	bne.n	800fd9e <_strtol_l.isra.0+0x52>
 800fdb0:	2c30      	cmp	r4, #48	@ 0x30
 800fdb2:	bf14      	ite	ne
 800fdb4:	230a      	movne	r3, #10
 800fdb6:	2308      	moveq	r3, #8
 800fdb8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fdc2:	4610      	mov	r0, r2
 800fdc4:	fbbc f9f3 	udiv	r9, ip, r3
 800fdc8:	fb03 ca19 	mls	sl, r3, r9, ip
 800fdcc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fdd0:	2f09      	cmp	r7, #9
 800fdd2:	d80f      	bhi.n	800fdf4 <_strtol_l.isra.0+0xa8>
 800fdd4:	463c      	mov	r4, r7
 800fdd6:	42a3      	cmp	r3, r4
 800fdd8:	dd1b      	ble.n	800fe12 <_strtol_l.isra.0+0xc6>
 800fdda:	1c57      	adds	r7, r2, #1
 800fddc:	d007      	beq.n	800fdee <_strtol_l.isra.0+0xa2>
 800fdde:	4581      	cmp	r9, r0
 800fde0:	d314      	bcc.n	800fe0c <_strtol_l.isra.0+0xc0>
 800fde2:	d101      	bne.n	800fde8 <_strtol_l.isra.0+0x9c>
 800fde4:	45a2      	cmp	sl, r4
 800fde6:	db11      	blt.n	800fe0c <_strtol_l.isra.0+0xc0>
 800fde8:	fb00 4003 	mla	r0, r0, r3, r4
 800fdec:	2201      	movs	r2, #1
 800fdee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fdf2:	e7eb      	b.n	800fdcc <_strtol_l.isra.0+0x80>
 800fdf4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fdf8:	2f19      	cmp	r7, #25
 800fdfa:	d801      	bhi.n	800fe00 <_strtol_l.isra.0+0xb4>
 800fdfc:	3c37      	subs	r4, #55	@ 0x37
 800fdfe:	e7ea      	b.n	800fdd6 <_strtol_l.isra.0+0x8a>
 800fe00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fe04:	2f19      	cmp	r7, #25
 800fe06:	d804      	bhi.n	800fe12 <_strtol_l.isra.0+0xc6>
 800fe08:	3c57      	subs	r4, #87	@ 0x57
 800fe0a:	e7e4      	b.n	800fdd6 <_strtol_l.isra.0+0x8a>
 800fe0c:	f04f 32ff 	mov.w	r2, #4294967295
 800fe10:	e7ed      	b.n	800fdee <_strtol_l.isra.0+0xa2>
 800fe12:	1c53      	adds	r3, r2, #1
 800fe14:	d108      	bne.n	800fe28 <_strtol_l.isra.0+0xdc>
 800fe16:	2322      	movs	r3, #34	@ 0x22
 800fe18:	4660      	mov	r0, ip
 800fe1a:	f8ce 3000 	str.w	r3, [lr]
 800fe1e:	f1b8 0f00 	cmp.w	r8, #0
 800fe22:	d0a0      	beq.n	800fd66 <_strtol_l.isra.0+0x1a>
 800fe24:	1e69      	subs	r1, r5, #1
 800fe26:	e006      	b.n	800fe36 <_strtol_l.isra.0+0xea>
 800fe28:	b106      	cbz	r6, 800fe2c <_strtol_l.isra.0+0xe0>
 800fe2a:	4240      	negs	r0, r0
 800fe2c:	f1b8 0f00 	cmp.w	r8, #0
 800fe30:	d099      	beq.n	800fd66 <_strtol_l.isra.0+0x1a>
 800fe32:	2a00      	cmp	r2, #0
 800fe34:	d1f6      	bne.n	800fe24 <_strtol_l.isra.0+0xd8>
 800fe36:	f8c8 1000 	str.w	r1, [r8]
 800fe3a:	e794      	b.n	800fd66 <_strtol_l.isra.0+0x1a>
 800fe3c:	080113b9 	.word	0x080113b9

0800fe40 <_strtol_r>:
 800fe40:	f7ff bf84 	b.w	800fd4c <_strtol_l.isra.0>

0800fe44 <__ssputs_r>:
 800fe44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe48:	461f      	mov	r7, r3
 800fe4a:	688e      	ldr	r6, [r1, #8]
 800fe4c:	4682      	mov	sl, r0
 800fe4e:	460c      	mov	r4, r1
 800fe50:	42be      	cmp	r6, r7
 800fe52:	4690      	mov	r8, r2
 800fe54:	680b      	ldr	r3, [r1, #0]
 800fe56:	d82d      	bhi.n	800feb4 <__ssputs_r+0x70>
 800fe58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fe5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fe60:	d026      	beq.n	800feb0 <__ssputs_r+0x6c>
 800fe62:	6965      	ldr	r5, [r4, #20]
 800fe64:	6909      	ldr	r1, [r1, #16]
 800fe66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fe6a:	eba3 0901 	sub.w	r9, r3, r1
 800fe6e:	1c7b      	adds	r3, r7, #1
 800fe70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fe74:	444b      	add	r3, r9
 800fe76:	106d      	asrs	r5, r5, #1
 800fe78:	429d      	cmp	r5, r3
 800fe7a:	bf38      	it	cc
 800fe7c:	461d      	movcc	r5, r3
 800fe7e:	0553      	lsls	r3, r2, #21
 800fe80:	d527      	bpl.n	800fed2 <__ssputs_r+0x8e>
 800fe82:	4629      	mov	r1, r5
 800fe84:	f7fe fc16 	bl	800e6b4 <_malloc_r>
 800fe88:	4606      	mov	r6, r0
 800fe8a:	b360      	cbz	r0, 800fee6 <__ssputs_r+0xa2>
 800fe8c:	464a      	mov	r2, r9
 800fe8e:	6921      	ldr	r1, [r4, #16]
 800fe90:	f000 fa18 	bl	80102c4 <memcpy>
 800fe94:	89a3      	ldrh	r3, [r4, #12]
 800fe96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fe9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe9e:	81a3      	strh	r3, [r4, #12]
 800fea0:	6126      	str	r6, [r4, #16]
 800fea2:	444e      	add	r6, r9
 800fea4:	6165      	str	r5, [r4, #20]
 800fea6:	eba5 0509 	sub.w	r5, r5, r9
 800feaa:	6026      	str	r6, [r4, #0]
 800feac:	463e      	mov	r6, r7
 800feae:	60a5      	str	r5, [r4, #8]
 800feb0:	42be      	cmp	r6, r7
 800feb2:	d900      	bls.n	800feb6 <__ssputs_r+0x72>
 800feb4:	463e      	mov	r6, r7
 800feb6:	4632      	mov	r2, r6
 800feb8:	4641      	mov	r1, r8
 800feba:	6820      	ldr	r0, [r4, #0]
 800febc:	f000 f9c6 	bl	801024c <memmove>
 800fec0:	68a3      	ldr	r3, [r4, #8]
 800fec2:	2000      	movs	r0, #0
 800fec4:	1b9b      	subs	r3, r3, r6
 800fec6:	60a3      	str	r3, [r4, #8]
 800fec8:	6823      	ldr	r3, [r4, #0]
 800feca:	4433      	add	r3, r6
 800fecc:	6023      	str	r3, [r4, #0]
 800fece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fed2:	462a      	mov	r2, r5
 800fed4:	f000 fd85 	bl	80109e2 <_realloc_r>
 800fed8:	4606      	mov	r6, r0
 800feda:	2800      	cmp	r0, #0
 800fedc:	d1e0      	bne.n	800fea0 <__ssputs_r+0x5c>
 800fede:	6921      	ldr	r1, [r4, #16]
 800fee0:	4650      	mov	r0, sl
 800fee2:	f7fe fb73 	bl	800e5cc <_free_r>
 800fee6:	230c      	movs	r3, #12
 800fee8:	f04f 30ff 	mov.w	r0, #4294967295
 800feec:	f8ca 3000 	str.w	r3, [sl]
 800fef0:	89a3      	ldrh	r3, [r4, #12]
 800fef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fef6:	81a3      	strh	r3, [r4, #12]
 800fef8:	e7e9      	b.n	800fece <__ssputs_r+0x8a>
	...

0800fefc <_svfiprintf_r>:
 800fefc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff00:	4698      	mov	r8, r3
 800ff02:	898b      	ldrh	r3, [r1, #12]
 800ff04:	b09d      	sub	sp, #116	@ 0x74
 800ff06:	4607      	mov	r7, r0
 800ff08:	061b      	lsls	r3, r3, #24
 800ff0a:	460d      	mov	r5, r1
 800ff0c:	4614      	mov	r4, r2
 800ff0e:	d510      	bpl.n	800ff32 <_svfiprintf_r+0x36>
 800ff10:	690b      	ldr	r3, [r1, #16]
 800ff12:	b973      	cbnz	r3, 800ff32 <_svfiprintf_r+0x36>
 800ff14:	2140      	movs	r1, #64	@ 0x40
 800ff16:	f7fe fbcd 	bl	800e6b4 <_malloc_r>
 800ff1a:	6028      	str	r0, [r5, #0]
 800ff1c:	6128      	str	r0, [r5, #16]
 800ff1e:	b930      	cbnz	r0, 800ff2e <_svfiprintf_r+0x32>
 800ff20:	230c      	movs	r3, #12
 800ff22:	603b      	str	r3, [r7, #0]
 800ff24:	f04f 30ff 	mov.w	r0, #4294967295
 800ff28:	b01d      	add	sp, #116	@ 0x74
 800ff2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff2e:	2340      	movs	r3, #64	@ 0x40
 800ff30:	616b      	str	r3, [r5, #20]
 800ff32:	2300      	movs	r3, #0
 800ff34:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff38:	f04f 0901 	mov.w	r9, #1
 800ff3c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 80100e0 <_svfiprintf_r+0x1e4>
 800ff40:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff42:	2320      	movs	r3, #32
 800ff44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ff48:	2330      	movs	r3, #48	@ 0x30
 800ff4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ff4e:	4623      	mov	r3, r4
 800ff50:	469a      	mov	sl, r3
 800ff52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff56:	b10a      	cbz	r2, 800ff5c <_svfiprintf_r+0x60>
 800ff58:	2a25      	cmp	r2, #37	@ 0x25
 800ff5a:	d1f9      	bne.n	800ff50 <_svfiprintf_r+0x54>
 800ff5c:	ebba 0b04 	subs.w	fp, sl, r4
 800ff60:	d00b      	beq.n	800ff7a <_svfiprintf_r+0x7e>
 800ff62:	465b      	mov	r3, fp
 800ff64:	4622      	mov	r2, r4
 800ff66:	4629      	mov	r1, r5
 800ff68:	4638      	mov	r0, r7
 800ff6a:	f7ff ff6b 	bl	800fe44 <__ssputs_r>
 800ff6e:	3001      	adds	r0, #1
 800ff70:	f000 80a7 	beq.w	80100c2 <_svfiprintf_r+0x1c6>
 800ff74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff76:	445a      	add	r2, fp
 800ff78:	9209      	str	r2, [sp, #36]	@ 0x24
 800ff7a:	f89a 3000 	ldrb.w	r3, [sl]
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	f000 809f 	beq.w	80100c2 <_svfiprintf_r+0x1c6>
 800ff84:	2300      	movs	r3, #0
 800ff86:	f04f 32ff 	mov.w	r2, #4294967295
 800ff8a:	f10a 0a01 	add.w	sl, sl, #1
 800ff8e:	9304      	str	r3, [sp, #16]
 800ff90:	9307      	str	r3, [sp, #28]
 800ff92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ff96:	931a      	str	r3, [sp, #104]	@ 0x68
 800ff98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff9c:	4654      	mov	r4, sl
 800ff9e:	2205      	movs	r2, #5
 800ffa0:	484f      	ldr	r0, [pc, #316]	@ (80100e0 <_svfiprintf_r+0x1e4>)
 800ffa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffa6:	f7fd fc9c 	bl	800d8e2 <memchr>
 800ffaa:	9a04      	ldr	r2, [sp, #16]
 800ffac:	b9d8      	cbnz	r0, 800ffe6 <_svfiprintf_r+0xea>
 800ffae:	06d0      	lsls	r0, r2, #27
 800ffb0:	bf44      	itt	mi
 800ffb2:	2320      	movmi	r3, #32
 800ffb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ffb8:	0711      	lsls	r1, r2, #28
 800ffba:	bf44      	itt	mi
 800ffbc:	232b      	movmi	r3, #43	@ 0x2b
 800ffbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ffc2:	f89a 3000 	ldrb.w	r3, [sl]
 800ffc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ffc8:	d015      	beq.n	800fff6 <_svfiprintf_r+0xfa>
 800ffca:	9a07      	ldr	r2, [sp, #28]
 800ffcc:	4654      	mov	r4, sl
 800ffce:	2000      	movs	r0, #0
 800ffd0:	f04f 0c0a 	mov.w	ip, #10
 800ffd4:	4621      	mov	r1, r4
 800ffd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ffda:	3b30      	subs	r3, #48	@ 0x30
 800ffdc:	2b09      	cmp	r3, #9
 800ffde:	d94b      	bls.n	8010078 <_svfiprintf_r+0x17c>
 800ffe0:	b1b0      	cbz	r0, 8010010 <_svfiprintf_r+0x114>
 800ffe2:	9207      	str	r2, [sp, #28]
 800ffe4:	e014      	b.n	8010010 <_svfiprintf_r+0x114>
 800ffe6:	eba0 0308 	sub.w	r3, r0, r8
 800ffea:	46a2      	mov	sl, r4
 800ffec:	fa09 f303 	lsl.w	r3, r9, r3
 800fff0:	4313      	orrs	r3, r2
 800fff2:	9304      	str	r3, [sp, #16]
 800fff4:	e7d2      	b.n	800ff9c <_svfiprintf_r+0xa0>
 800fff6:	9b03      	ldr	r3, [sp, #12]
 800fff8:	1d19      	adds	r1, r3, #4
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	9103      	str	r1, [sp, #12]
 8010000:	bfbb      	ittet	lt
 8010002:	425b      	neglt	r3, r3
 8010004:	f042 0202 	orrlt.w	r2, r2, #2
 8010008:	9307      	strge	r3, [sp, #28]
 801000a:	9307      	strlt	r3, [sp, #28]
 801000c:	bfb8      	it	lt
 801000e:	9204      	strlt	r2, [sp, #16]
 8010010:	7823      	ldrb	r3, [r4, #0]
 8010012:	2b2e      	cmp	r3, #46	@ 0x2e
 8010014:	d10a      	bne.n	801002c <_svfiprintf_r+0x130>
 8010016:	7863      	ldrb	r3, [r4, #1]
 8010018:	2b2a      	cmp	r3, #42	@ 0x2a
 801001a:	d132      	bne.n	8010082 <_svfiprintf_r+0x186>
 801001c:	9b03      	ldr	r3, [sp, #12]
 801001e:	3402      	adds	r4, #2
 8010020:	1d1a      	adds	r2, r3, #4
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010028:	9203      	str	r2, [sp, #12]
 801002a:	9305      	str	r3, [sp, #20]
 801002c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80100f0 <_svfiprintf_r+0x1f4>
 8010030:	2203      	movs	r2, #3
 8010032:	7821      	ldrb	r1, [r4, #0]
 8010034:	4650      	mov	r0, sl
 8010036:	f7fd fc54 	bl	800d8e2 <memchr>
 801003a:	b138      	cbz	r0, 801004c <_svfiprintf_r+0x150>
 801003c:	eba0 000a 	sub.w	r0, r0, sl
 8010040:	2240      	movs	r2, #64	@ 0x40
 8010042:	9b04      	ldr	r3, [sp, #16]
 8010044:	3401      	adds	r4, #1
 8010046:	4082      	lsls	r2, r0
 8010048:	4313      	orrs	r3, r2
 801004a:	9304      	str	r3, [sp, #16]
 801004c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010050:	2206      	movs	r2, #6
 8010052:	4824      	ldr	r0, [pc, #144]	@ (80100e4 <_svfiprintf_r+0x1e8>)
 8010054:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010058:	f7fd fc43 	bl	800d8e2 <memchr>
 801005c:	2800      	cmp	r0, #0
 801005e:	d036      	beq.n	80100ce <_svfiprintf_r+0x1d2>
 8010060:	4b21      	ldr	r3, [pc, #132]	@ (80100e8 <_svfiprintf_r+0x1ec>)
 8010062:	bb1b      	cbnz	r3, 80100ac <_svfiprintf_r+0x1b0>
 8010064:	9b03      	ldr	r3, [sp, #12]
 8010066:	3307      	adds	r3, #7
 8010068:	f023 0307 	bic.w	r3, r3, #7
 801006c:	3308      	adds	r3, #8
 801006e:	9303      	str	r3, [sp, #12]
 8010070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010072:	4433      	add	r3, r6
 8010074:	9309      	str	r3, [sp, #36]	@ 0x24
 8010076:	e76a      	b.n	800ff4e <_svfiprintf_r+0x52>
 8010078:	fb0c 3202 	mla	r2, ip, r2, r3
 801007c:	460c      	mov	r4, r1
 801007e:	2001      	movs	r0, #1
 8010080:	e7a8      	b.n	800ffd4 <_svfiprintf_r+0xd8>
 8010082:	2300      	movs	r3, #0
 8010084:	3401      	adds	r4, #1
 8010086:	f04f 0c0a 	mov.w	ip, #10
 801008a:	4619      	mov	r1, r3
 801008c:	9305      	str	r3, [sp, #20]
 801008e:	4620      	mov	r0, r4
 8010090:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010094:	3a30      	subs	r2, #48	@ 0x30
 8010096:	2a09      	cmp	r2, #9
 8010098:	d903      	bls.n	80100a2 <_svfiprintf_r+0x1a6>
 801009a:	2b00      	cmp	r3, #0
 801009c:	d0c6      	beq.n	801002c <_svfiprintf_r+0x130>
 801009e:	9105      	str	r1, [sp, #20]
 80100a0:	e7c4      	b.n	801002c <_svfiprintf_r+0x130>
 80100a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80100a6:	4604      	mov	r4, r0
 80100a8:	2301      	movs	r3, #1
 80100aa:	e7f0      	b.n	801008e <_svfiprintf_r+0x192>
 80100ac:	ab03      	add	r3, sp, #12
 80100ae:	462a      	mov	r2, r5
 80100b0:	a904      	add	r1, sp, #16
 80100b2:	4638      	mov	r0, r7
 80100b4:	9300      	str	r3, [sp, #0]
 80100b6:	4b0d      	ldr	r3, [pc, #52]	@ (80100ec <_svfiprintf_r+0x1f0>)
 80100b8:	f7fc fc6e 	bl	800c998 <_printf_float>
 80100bc:	1c42      	adds	r2, r0, #1
 80100be:	4606      	mov	r6, r0
 80100c0:	d1d6      	bne.n	8010070 <_svfiprintf_r+0x174>
 80100c2:	89ab      	ldrh	r3, [r5, #12]
 80100c4:	065b      	lsls	r3, r3, #25
 80100c6:	f53f af2d 	bmi.w	800ff24 <_svfiprintf_r+0x28>
 80100ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80100cc:	e72c      	b.n	800ff28 <_svfiprintf_r+0x2c>
 80100ce:	ab03      	add	r3, sp, #12
 80100d0:	462a      	mov	r2, r5
 80100d2:	a904      	add	r1, sp, #16
 80100d4:	4638      	mov	r0, r7
 80100d6:	9300      	str	r3, [sp, #0]
 80100d8:	4b04      	ldr	r3, [pc, #16]	@ (80100ec <_svfiprintf_r+0x1f0>)
 80100da:	f7fc fef9 	bl	800ced0 <_printf_i>
 80100de:	e7ed      	b.n	80100bc <_svfiprintf_r+0x1c0>
 80100e0:	080111b5 	.word	0x080111b5
 80100e4:	080111bf 	.word	0x080111bf
 80100e8:	0800c999 	.word	0x0800c999
 80100ec:	0800fe45 	.word	0x0800fe45
 80100f0:	080111bb 	.word	0x080111bb

080100f4 <__sflush_r>:
 80100f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80100f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100fc:	0716      	lsls	r6, r2, #28
 80100fe:	4605      	mov	r5, r0
 8010100:	460c      	mov	r4, r1
 8010102:	d454      	bmi.n	80101ae <__sflush_r+0xba>
 8010104:	684b      	ldr	r3, [r1, #4]
 8010106:	2b00      	cmp	r3, #0
 8010108:	dc02      	bgt.n	8010110 <__sflush_r+0x1c>
 801010a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801010c:	2b00      	cmp	r3, #0
 801010e:	dd48      	ble.n	80101a2 <__sflush_r+0xae>
 8010110:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010112:	2e00      	cmp	r6, #0
 8010114:	d045      	beq.n	80101a2 <__sflush_r+0xae>
 8010116:	2300      	movs	r3, #0
 8010118:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801011c:	682f      	ldr	r7, [r5, #0]
 801011e:	6a21      	ldr	r1, [r4, #32]
 8010120:	602b      	str	r3, [r5, #0]
 8010122:	d030      	beq.n	8010186 <__sflush_r+0x92>
 8010124:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010126:	89a3      	ldrh	r3, [r4, #12]
 8010128:	0759      	lsls	r1, r3, #29
 801012a:	d505      	bpl.n	8010138 <__sflush_r+0x44>
 801012c:	6863      	ldr	r3, [r4, #4]
 801012e:	1ad2      	subs	r2, r2, r3
 8010130:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010132:	b10b      	cbz	r3, 8010138 <__sflush_r+0x44>
 8010134:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010136:	1ad2      	subs	r2, r2, r3
 8010138:	2300      	movs	r3, #0
 801013a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801013c:	6a21      	ldr	r1, [r4, #32]
 801013e:	4628      	mov	r0, r5
 8010140:	47b0      	blx	r6
 8010142:	1c43      	adds	r3, r0, #1
 8010144:	89a3      	ldrh	r3, [r4, #12]
 8010146:	d106      	bne.n	8010156 <__sflush_r+0x62>
 8010148:	6829      	ldr	r1, [r5, #0]
 801014a:	291d      	cmp	r1, #29
 801014c:	d82b      	bhi.n	80101a6 <__sflush_r+0xb2>
 801014e:	4a2a      	ldr	r2, [pc, #168]	@ (80101f8 <__sflush_r+0x104>)
 8010150:	40ca      	lsrs	r2, r1
 8010152:	07d6      	lsls	r6, r2, #31
 8010154:	d527      	bpl.n	80101a6 <__sflush_r+0xb2>
 8010156:	2200      	movs	r2, #0
 8010158:	04d9      	lsls	r1, r3, #19
 801015a:	6062      	str	r2, [r4, #4]
 801015c:	6922      	ldr	r2, [r4, #16]
 801015e:	6022      	str	r2, [r4, #0]
 8010160:	d504      	bpl.n	801016c <__sflush_r+0x78>
 8010162:	1c42      	adds	r2, r0, #1
 8010164:	d101      	bne.n	801016a <__sflush_r+0x76>
 8010166:	682b      	ldr	r3, [r5, #0]
 8010168:	b903      	cbnz	r3, 801016c <__sflush_r+0x78>
 801016a:	6560      	str	r0, [r4, #84]	@ 0x54
 801016c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801016e:	602f      	str	r7, [r5, #0]
 8010170:	b1b9      	cbz	r1, 80101a2 <__sflush_r+0xae>
 8010172:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010176:	4299      	cmp	r1, r3
 8010178:	d002      	beq.n	8010180 <__sflush_r+0x8c>
 801017a:	4628      	mov	r0, r5
 801017c:	f7fe fa26 	bl	800e5cc <_free_r>
 8010180:	2300      	movs	r3, #0
 8010182:	6363      	str	r3, [r4, #52]	@ 0x34
 8010184:	e00d      	b.n	80101a2 <__sflush_r+0xae>
 8010186:	2301      	movs	r3, #1
 8010188:	4628      	mov	r0, r5
 801018a:	47b0      	blx	r6
 801018c:	4602      	mov	r2, r0
 801018e:	1c50      	adds	r0, r2, #1
 8010190:	d1c9      	bne.n	8010126 <__sflush_r+0x32>
 8010192:	682b      	ldr	r3, [r5, #0]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d0c6      	beq.n	8010126 <__sflush_r+0x32>
 8010198:	2b1d      	cmp	r3, #29
 801019a:	d001      	beq.n	80101a0 <__sflush_r+0xac>
 801019c:	2b16      	cmp	r3, #22
 801019e:	d11d      	bne.n	80101dc <__sflush_r+0xe8>
 80101a0:	602f      	str	r7, [r5, #0]
 80101a2:	2000      	movs	r0, #0
 80101a4:	e021      	b.n	80101ea <__sflush_r+0xf6>
 80101a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80101aa:	b21b      	sxth	r3, r3
 80101ac:	e01a      	b.n	80101e4 <__sflush_r+0xf0>
 80101ae:	690f      	ldr	r7, [r1, #16]
 80101b0:	2f00      	cmp	r7, #0
 80101b2:	d0f6      	beq.n	80101a2 <__sflush_r+0xae>
 80101b4:	0793      	lsls	r3, r2, #30
 80101b6:	680e      	ldr	r6, [r1, #0]
 80101b8:	600f      	str	r7, [r1, #0]
 80101ba:	bf0c      	ite	eq
 80101bc:	694b      	ldreq	r3, [r1, #20]
 80101be:	2300      	movne	r3, #0
 80101c0:	eba6 0807 	sub.w	r8, r6, r7
 80101c4:	608b      	str	r3, [r1, #8]
 80101c6:	f1b8 0f00 	cmp.w	r8, #0
 80101ca:	ddea      	ble.n	80101a2 <__sflush_r+0xae>
 80101cc:	4643      	mov	r3, r8
 80101ce:	463a      	mov	r2, r7
 80101d0:	6a21      	ldr	r1, [r4, #32]
 80101d2:	4628      	mov	r0, r5
 80101d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80101d6:	47b0      	blx	r6
 80101d8:	2800      	cmp	r0, #0
 80101da:	dc08      	bgt.n	80101ee <__sflush_r+0xfa>
 80101dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80101e4:	f04f 30ff 	mov.w	r0, #4294967295
 80101e8:	81a3      	strh	r3, [r4, #12]
 80101ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101ee:	4407      	add	r7, r0
 80101f0:	eba8 0800 	sub.w	r8, r8, r0
 80101f4:	e7e7      	b.n	80101c6 <__sflush_r+0xd2>
 80101f6:	bf00      	nop
 80101f8:	20400001 	.word	0x20400001

080101fc <_fflush_r>:
 80101fc:	b538      	push	{r3, r4, r5, lr}
 80101fe:	690b      	ldr	r3, [r1, #16]
 8010200:	4605      	mov	r5, r0
 8010202:	460c      	mov	r4, r1
 8010204:	b913      	cbnz	r3, 801020c <_fflush_r+0x10>
 8010206:	2500      	movs	r5, #0
 8010208:	4628      	mov	r0, r5
 801020a:	bd38      	pop	{r3, r4, r5, pc}
 801020c:	b118      	cbz	r0, 8010216 <_fflush_r+0x1a>
 801020e:	6a03      	ldr	r3, [r0, #32]
 8010210:	b90b      	cbnz	r3, 8010216 <_fflush_r+0x1a>
 8010212:	f7fd fa15 	bl	800d640 <__sinit>
 8010216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d0f3      	beq.n	8010206 <_fflush_r+0xa>
 801021e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010220:	07d0      	lsls	r0, r2, #31
 8010222:	d404      	bmi.n	801022e <_fflush_r+0x32>
 8010224:	0599      	lsls	r1, r3, #22
 8010226:	d402      	bmi.n	801022e <_fflush_r+0x32>
 8010228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801022a:	f7fd fb58 	bl	800d8de <__retarget_lock_acquire_recursive>
 801022e:	4628      	mov	r0, r5
 8010230:	4621      	mov	r1, r4
 8010232:	f7ff ff5f 	bl	80100f4 <__sflush_r>
 8010236:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010238:	4605      	mov	r5, r0
 801023a:	07da      	lsls	r2, r3, #31
 801023c:	d4e4      	bmi.n	8010208 <_fflush_r+0xc>
 801023e:	89a3      	ldrh	r3, [r4, #12]
 8010240:	059b      	lsls	r3, r3, #22
 8010242:	d4e1      	bmi.n	8010208 <_fflush_r+0xc>
 8010244:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010246:	f7fd fb4b 	bl	800d8e0 <__retarget_lock_release_recursive>
 801024a:	e7dd      	b.n	8010208 <_fflush_r+0xc>

0801024c <memmove>:
 801024c:	4288      	cmp	r0, r1
 801024e:	b510      	push	{r4, lr}
 8010250:	eb01 0402 	add.w	r4, r1, r2
 8010254:	d902      	bls.n	801025c <memmove+0x10>
 8010256:	4284      	cmp	r4, r0
 8010258:	4623      	mov	r3, r4
 801025a:	d807      	bhi.n	801026c <memmove+0x20>
 801025c:	1e43      	subs	r3, r0, #1
 801025e:	42a1      	cmp	r1, r4
 8010260:	d008      	beq.n	8010274 <memmove+0x28>
 8010262:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010266:	f803 2f01 	strb.w	r2, [r3, #1]!
 801026a:	e7f8      	b.n	801025e <memmove+0x12>
 801026c:	4402      	add	r2, r0
 801026e:	4601      	mov	r1, r0
 8010270:	428a      	cmp	r2, r1
 8010272:	d100      	bne.n	8010276 <memmove+0x2a>
 8010274:	bd10      	pop	{r4, pc}
 8010276:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801027a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801027e:	e7f7      	b.n	8010270 <memmove+0x24>

08010280 <strncmp>:
 8010280:	b510      	push	{r4, lr}
 8010282:	b16a      	cbz	r2, 80102a0 <strncmp+0x20>
 8010284:	3901      	subs	r1, #1
 8010286:	1884      	adds	r4, r0, r2
 8010288:	f810 2b01 	ldrb.w	r2, [r0], #1
 801028c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010290:	429a      	cmp	r2, r3
 8010292:	d103      	bne.n	801029c <strncmp+0x1c>
 8010294:	42a0      	cmp	r0, r4
 8010296:	d001      	beq.n	801029c <strncmp+0x1c>
 8010298:	2a00      	cmp	r2, #0
 801029a:	d1f5      	bne.n	8010288 <strncmp+0x8>
 801029c:	1ad0      	subs	r0, r2, r3
 801029e:	bd10      	pop	{r4, pc}
 80102a0:	4610      	mov	r0, r2
 80102a2:	e7fc      	b.n	801029e <strncmp+0x1e>

080102a4 <_sbrk_r>:
 80102a4:	b538      	push	{r3, r4, r5, lr}
 80102a6:	2300      	movs	r3, #0
 80102a8:	4d05      	ldr	r5, [pc, #20]	@ (80102c0 <_sbrk_r+0x1c>)
 80102aa:	4604      	mov	r4, r0
 80102ac:	4608      	mov	r0, r1
 80102ae:	602b      	str	r3, [r5, #0]
 80102b0:	f7f1 fb2a 	bl	8001908 <_sbrk>
 80102b4:	1c43      	adds	r3, r0, #1
 80102b6:	d102      	bne.n	80102be <_sbrk_r+0x1a>
 80102b8:	682b      	ldr	r3, [r5, #0]
 80102ba:	b103      	cbz	r3, 80102be <_sbrk_r+0x1a>
 80102bc:	6023      	str	r3, [r4, #0]
 80102be:	bd38      	pop	{r3, r4, r5, pc}
 80102c0:	20000554 	.word	0x20000554

080102c4 <memcpy>:
 80102c4:	440a      	add	r2, r1
 80102c6:	1e43      	subs	r3, r0, #1
 80102c8:	4291      	cmp	r1, r2
 80102ca:	d100      	bne.n	80102ce <memcpy+0xa>
 80102cc:	4770      	bx	lr
 80102ce:	b510      	push	{r4, lr}
 80102d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80102d4:	4291      	cmp	r1, r2
 80102d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80102da:	d1f9      	bne.n	80102d0 <memcpy+0xc>
 80102dc:	bd10      	pop	{r4, pc}
	...

080102e0 <nan>:
 80102e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80102e8 <nan+0x8>
 80102e4:	4770      	bx	lr
 80102e6:	bf00      	nop
 80102e8:	00000000 	.word	0x00000000
 80102ec:	7ff80000 	.word	0x7ff80000

080102f0 <__assert_func>:
 80102f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80102f2:	4614      	mov	r4, r2
 80102f4:	461a      	mov	r2, r3
 80102f6:	4b09      	ldr	r3, [pc, #36]	@ (801031c <__assert_func+0x2c>)
 80102f8:	4605      	mov	r5, r0
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	68d8      	ldr	r0, [r3, #12]
 80102fe:	b14c      	cbz	r4, 8010314 <__assert_func+0x24>
 8010300:	4b07      	ldr	r3, [pc, #28]	@ (8010320 <__assert_func+0x30>)
 8010302:	9100      	str	r1, [sp, #0]
 8010304:	4907      	ldr	r1, [pc, #28]	@ (8010324 <__assert_func+0x34>)
 8010306:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801030a:	462b      	mov	r3, r5
 801030c:	f000 fba4 	bl	8010a58 <fiprintf>
 8010310:	f000 fbb4 	bl	8010a7c <abort>
 8010314:	4b04      	ldr	r3, [pc, #16]	@ (8010328 <__assert_func+0x38>)
 8010316:	461c      	mov	r4, r3
 8010318:	e7f3      	b.n	8010302 <__assert_func+0x12>
 801031a:	bf00      	nop
 801031c:	20000018 	.word	0x20000018
 8010320:	080111ce 	.word	0x080111ce
 8010324:	080111db 	.word	0x080111db
 8010328:	08011209 	.word	0x08011209

0801032c <_calloc_r>:
 801032c:	b570      	push	{r4, r5, r6, lr}
 801032e:	fba1 5402 	umull	r5, r4, r1, r2
 8010332:	b934      	cbnz	r4, 8010342 <_calloc_r+0x16>
 8010334:	4629      	mov	r1, r5
 8010336:	f7fe f9bd 	bl	800e6b4 <_malloc_r>
 801033a:	4606      	mov	r6, r0
 801033c:	b928      	cbnz	r0, 801034a <_calloc_r+0x1e>
 801033e:	4630      	mov	r0, r6
 8010340:	bd70      	pop	{r4, r5, r6, pc}
 8010342:	220c      	movs	r2, #12
 8010344:	2600      	movs	r6, #0
 8010346:	6002      	str	r2, [r0, #0]
 8010348:	e7f9      	b.n	801033e <_calloc_r+0x12>
 801034a:	462a      	mov	r2, r5
 801034c:	4621      	mov	r1, r4
 801034e:	f7fd fa48 	bl	800d7e2 <memset>
 8010352:	e7f4      	b.n	801033e <_calloc_r+0x12>

08010354 <rshift>:
 8010354:	6903      	ldr	r3, [r0, #16]
 8010356:	114a      	asrs	r2, r1, #5
 8010358:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801035c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010360:	f100 0414 	add.w	r4, r0, #20
 8010364:	dd45      	ble.n	80103f2 <rshift+0x9e>
 8010366:	f011 011f 	ands.w	r1, r1, #31
 801036a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801036e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010372:	d10c      	bne.n	801038e <rshift+0x3a>
 8010374:	f100 0710 	add.w	r7, r0, #16
 8010378:	4629      	mov	r1, r5
 801037a:	42b1      	cmp	r1, r6
 801037c:	d334      	bcc.n	80103e8 <rshift+0x94>
 801037e:	1a9b      	subs	r3, r3, r2
 8010380:	1eea      	subs	r2, r5, #3
 8010382:	009b      	lsls	r3, r3, #2
 8010384:	4296      	cmp	r6, r2
 8010386:	bf38      	it	cc
 8010388:	2300      	movcc	r3, #0
 801038a:	4423      	add	r3, r4
 801038c:	e015      	b.n	80103ba <rshift+0x66>
 801038e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010392:	f1c1 0820 	rsb	r8, r1, #32
 8010396:	f105 0e04 	add.w	lr, r5, #4
 801039a:	46a1      	mov	r9, r4
 801039c:	40cf      	lsrs	r7, r1
 801039e:	4576      	cmp	r6, lr
 80103a0:	46f4      	mov	ip, lr
 80103a2:	d815      	bhi.n	80103d0 <rshift+0x7c>
 80103a4:	1a9a      	subs	r2, r3, r2
 80103a6:	3501      	adds	r5, #1
 80103a8:	0092      	lsls	r2, r2, #2
 80103aa:	3a04      	subs	r2, #4
 80103ac:	42ae      	cmp	r6, r5
 80103ae:	bf38      	it	cc
 80103b0:	2200      	movcc	r2, #0
 80103b2:	18a3      	adds	r3, r4, r2
 80103b4:	50a7      	str	r7, [r4, r2]
 80103b6:	b107      	cbz	r7, 80103ba <rshift+0x66>
 80103b8:	3304      	adds	r3, #4
 80103ba:	1b1a      	subs	r2, r3, r4
 80103bc:	42a3      	cmp	r3, r4
 80103be:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80103c2:	bf08      	it	eq
 80103c4:	2300      	moveq	r3, #0
 80103c6:	6102      	str	r2, [r0, #16]
 80103c8:	bf08      	it	eq
 80103ca:	6143      	streq	r3, [r0, #20]
 80103cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103d0:	f8dc c000 	ldr.w	ip, [ip]
 80103d4:	fa0c fc08 	lsl.w	ip, ip, r8
 80103d8:	ea4c 0707 	orr.w	r7, ip, r7
 80103dc:	f849 7b04 	str.w	r7, [r9], #4
 80103e0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80103e4:	40cf      	lsrs	r7, r1
 80103e6:	e7da      	b.n	801039e <rshift+0x4a>
 80103e8:	f851 cb04 	ldr.w	ip, [r1], #4
 80103ec:	f847 cf04 	str.w	ip, [r7, #4]!
 80103f0:	e7c3      	b.n	801037a <rshift+0x26>
 80103f2:	4623      	mov	r3, r4
 80103f4:	e7e1      	b.n	80103ba <rshift+0x66>

080103f6 <__hexdig_fun>:
 80103f6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80103fa:	2b09      	cmp	r3, #9
 80103fc:	d802      	bhi.n	8010404 <__hexdig_fun+0xe>
 80103fe:	3820      	subs	r0, #32
 8010400:	b2c0      	uxtb	r0, r0
 8010402:	4770      	bx	lr
 8010404:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010408:	2b05      	cmp	r3, #5
 801040a:	d801      	bhi.n	8010410 <__hexdig_fun+0x1a>
 801040c:	3847      	subs	r0, #71	@ 0x47
 801040e:	e7f7      	b.n	8010400 <__hexdig_fun+0xa>
 8010410:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010414:	2b05      	cmp	r3, #5
 8010416:	d801      	bhi.n	801041c <__hexdig_fun+0x26>
 8010418:	3827      	subs	r0, #39	@ 0x27
 801041a:	e7f1      	b.n	8010400 <__hexdig_fun+0xa>
 801041c:	2000      	movs	r0, #0
 801041e:	4770      	bx	lr

08010420 <__gethex>:
 8010420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010424:	b085      	sub	sp, #20
 8010426:	468a      	mov	sl, r1
 8010428:	4690      	mov	r8, r2
 801042a:	9302      	str	r3, [sp, #8]
 801042c:	680b      	ldr	r3, [r1, #0]
 801042e:	9001      	str	r0, [sp, #4]
 8010430:	1c9c      	adds	r4, r3, #2
 8010432:	46a1      	mov	r9, r4
 8010434:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010438:	2830      	cmp	r0, #48	@ 0x30
 801043a:	d0fa      	beq.n	8010432 <__gethex+0x12>
 801043c:	eba9 0303 	sub.w	r3, r9, r3
 8010440:	f1a3 0b02 	sub.w	fp, r3, #2
 8010444:	f7ff ffd7 	bl	80103f6 <__hexdig_fun>
 8010448:	4605      	mov	r5, r0
 801044a:	2800      	cmp	r0, #0
 801044c:	d166      	bne.n	801051c <__gethex+0xfc>
 801044e:	2201      	movs	r2, #1
 8010450:	499e      	ldr	r1, [pc, #632]	@ (80106cc <__gethex+0x2ac>)
 8010452:	4648      	mov	r0, r9
 8010454:	f7ff ff14 	bl	8010280 <strncmp>
 8010458:	4607      	mov	r7, r0
 801045a:	2800      	cmp	r0, #0
 801045c:	d165      	bne.n	801052a <__gethex+0x10a>
 801045e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010462:	4626      	mov	r6, r4
 8010464:	f7ff ffc7 	bl	80103f6 <__hexdig_fun>
 8010468:	2800      	cmp	r0, #0
 801046a:	d060      	beq.n	801052e <__gethex+0x10e>
 801046c:	4623      	mov	r3, r4
 801046e:	7818      	ldrb	r0, [r3, #0]
 8010470:	4699      	mov	r9, r3
 8010472:	3301      	adds	r3, #1
 8010474:	2830      	cmp	r0, #48	@ 0x30
 8010476:	d0fa      	beq.n	801046e <__gethex+0x4e>
 8010478:	f7ff ffbd 	bl	80103f6 <__hexdig_fun>
 801047c:	fab0 f580 	clz	r5, r0
 8010480:	f04f 0b01 	mov.w	fp, #1
 8010484:	096d      	lsrs	r5, r5, #5
 8010486:	464a      	mov	r2, r9
 8010488:	4616      	mov	r6, r2
 801048a:	3201      	adds	r2, #1
 801048c:	7830      	ldrb	r0, [r6, #0]
 801048e:	f7ff ffb2 	bl	80103f6 <__hexdig_fun>
 8010492:	2800      	cmp	r0, #0
 8010494:	d1f8      	bne.n	8010488 <__gethex+0x68>
 8010496:	2201      	movs	r2, #1
 8010498:	498c      	ldr	r1, [pc, #560]	@ (80106cc <__gethex+0x2ac>)
 801049a:	4630      	mov	r0, r6
 801049c:	f7ff fef0 	bl	8010280 <strncmp>
 80104a0:	2800      	cmp	r0, #0
 80104a2:	d13e      	bne.n	8010522 <__gethex+0x102>
 80104a4:	b944      	cbnz	r4, 80104b8 <__gethex+0x98>
 80104a6:	1c74      	adds	r4, r6, #1
 80104a8:	4622      	mov	r2, r4
 80104aa:	4616      	mov	r6, r2
 80104ac:	3201      	adds	r2, #1
 80104ae:	7830      	ldrb	r0, [r6, #0]
 80104b0:	f7ff ffa1 	bl	80103f6 <__hexdig_fun>
 80104b4:	2800      	cmp	r0, #0
 80104b6:	d1f8      	bne.n	80104aa <__gethex+0x8a>
 80104b8:	1ba4      	subs	r4, r4, r6
 80104ba:	00a7      	lsls	r7, r4, #2
 80104bc:	7833      	ldrb	r3, [r6, #0]
 80104be:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80104c2:	2b50      	cmp	r3, #80	@ 0x50
 80104c4:	d13d      	bne.n	8010542 <__gethex+0x122>
 80104c6:	7873      	ldrb	r3, [r6, #1]
 80104c8:	2b2b      	cmp	r3, #43	@ 0x2b
 80104ca:	d032      	beq.n	8010532 <__gethex+0x112>
 80104cc:	2b2d      	cmp	r3, #45	@ 0x2d
 80104ce:	d033      	beq.n	8010538 <__gethex+0x118>
 80104d0:	1c71      	adds	r1, r6, #1
 80104d2:	2400      	movs	r4, #0
 80104d4:	7808      	ldrb	r0, [r1, #0]
 80104d6:	f7ff ff8e 	bl	80103f6 <__hexdig_fun>
 80104da:	1e43      	subs	r3, r0, #1
 80104dc:	b2db      	uxtb	r3, r3
 80104de:	2b18      	cmp	r3, #24
 80104e0:	d82f      	bhi.n	8010542 <__gethex+0x122>
 80104e2:	f1a0 0210 	sub.w	r2, r0, #16
 80104e6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80104ea:	f7ff ff84 	bl	80103f6 <__hexdig_fun>
 80104ee:	f100 3cff 	add.w	ip, r0, #4294967295
 80104f2:	230a      	movs	r3, #10
 80104f4:	fa5f fc8c 	uxtb.w	ip, ip
 80104f8:	f1bc 0f18 	cmp.w	ip, #24
 80104fc:	d91e      	bls.n	801053c <__gethex+0x11c>
 80104fe:	b104      	cbz	r4, 8010502 <__gethex+0xe2>
 8010500:	4252      	negs	r2, r2
 8010502:	4417      	add	r7, r2
 8010504:	f8ca 1000 	str.w	r1, [sl]
 8010508:	b1ed      	cbz	r5, 8010546 <__gethex+0x126>
 801050a:	f1bb 0f00 	cmp.w	fp, #0
 801050e:	bf0c      	ite	eq
 8010510:	2506      	moveq	r5, #6
 8010512:	2500      	movne	r5, #0
 8010514:	4628      	mov	r0, r5
 8010516:	b005      	add	sp, #20
 8010518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801051c:	2500      	movs	r5, #0
 801051e:	462c      	mov	r4, r5
 8010520:	e7b1      	b.n	8010486 <__gethex+0x66>
 8010522:	2c00      	cmp	r4, #0
 8010524:	d1c8      	bne.n	80104b8 <__gethex+0x98>
 8010526:	4627      	mov	r7, r4
 8010528:	e7c8      	b.n	80104bc <__gethex+0x9c>
 801052a:	464e      	mov	r6, r9
 801052c:	462f      	mov	r7, r5
 801052e:	2501      	movs	r5, #1
 8010530:	e7c4      	b.n	80104bc <__gethex+0x9c>
 8010532:	2400      	movs	r4, #0
 8010534:	1cb1      	adds	r1, r6, #2
 8010536:	e7cd      	b.n	80104d4 <__gethex+0xb4>
 8010538:	2401      	movs	r4, #1
 801053a:	e7fb      	b.n	8010534 <__gethex+0x114>
 801053c:	fb03 0002 	mla	r0, r3, r2, r0
 8010540:	e7cf      	b.n	80104e2 <__gethex+0xc2>
 8010542:	4631      	mov	r1, r6
 8010544:	e7de      	b.n	8010504 <__gethex+0xe4>
 8010546:	eba6 0309 	sub.w	r3, r6, r9
 801054a:	4629      	mov	r1, r5
 801054c:	3b01      	subs	r3, #1
 801054e:	2b07      	cmp	r3, #7
 8010550:	dc0a      	bgt.n	8010568 <__gethex+0x148>
 8010552:	9801      	ldr	r0, [sp, #4]
 8010554:	f7fe f93a 	bl	800e7cc <_Balloc>
 8010558:	4604      	mov	r4, r0
 801055a:	b940      	cbnz	r0, 801056e <__gethex+0x14e>
 801055c:	4b5c      	ldr	r3, [pc, #368]	@ (80106d0 <__gethex+0x2b0>)
 801055e:	4602      	mov	r2, r0
 8010560:	21e4      	movs	r1, #228	@ 0xe4
 8010562:	485c      	ldr	r0, [pc, #368]	@ (80106d4 <__gethex+0x2b4>)
 8010564:	f7ff fec4 	bl	80102f0 <__assert_func>
 8010568:	3101      	adds	r1, #1
 801056a:	105b      	asrs	r3, r3, #1
 801056c:	e7ef      	b.n	801054e <__gethex+0x12e>
 801056e:	f100 0a14 	add.w	sl, r0, #20
 8010572:	2300      	movs	r3, #0
 8010574:	4655      	mov	r5, sl
 8010576:	469b      	mov	fp, r3
 8010578:	45b1      	cmp	r9, r6
 801057a:	d337      	bcc.n	80105ec <__gethex+0x1cc>
 801057c:	f845 bb04 	str.w	fp, [r5], #4
 8010580:	eba5 050a 	sub.w	r5, r5, sl
 8010584:	4658      	mov	r0, fp
 8010586:	10ad      	asrs	r5, r5, #2
 8010588:	6125      	str	r5, [r4, #16]
 801058a:	016d      	lsls	r5, r5, #5
 801058c:	f7fe fa12 	bl	800e9b4 <__hi0bits>
 8010590:	f8d8 6000 	ldr.w	r6, [r8]
 8010594:	1a2d      	subs	r5, r5, r0
 8010596:	42b5      	cmp	r5, r6
 8010598:	dd54      	ble.n	8010644 <__gethex+0x224>
 801059a:	1bad      	subs	r5, r5, r6
 801059c:	4620      	mov	r0, r4
 801059e:	4629      	mov	r1, r5
 80105a0:	f7fe fda9 	bl	800f0f6 <__any_on>
 80105a4:	4681      	mov	r9, r0
 80105a6:	b178      	cbz	r0, 80105c8 <__gethex+0x1a8>
 80105a8:	1e6b      	subs	r3, r5, #1
 80105aa:	f04f 0901 	mov.w	r9, #1
 80105ae:	1159      	asrs	r1, r3, #5
 80105b0:	f003 021f 	and.w	r2, r3, #31
 80105b4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80105b8:	fa09 f202 	lsl.w	r2, r9, r2
 80105bc:	420a      	tst	r2, r1
 80105be:	d003      	beq.n	80105c8 <__gethex+0x1a8>
 80105c0:	454b      	cmp	r3, r9
 80105c2:	dc36      	bgt.n	8010632 <__gethex+0x212>
 80105c4:	f04f 0902 	mov.w	r9, #2
 80105c8:	442f      	add	r7, r5
 80105ca:	4629      	mov	r1, r5
 80105cc:	4620      	mov	r0, r4
 80105ce:	f7ff fec1 	bl	8010354 <rshift>
 80105d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80105d6:	42bb      	cmp	r3, r7
 80105d8:	da42      	bge.n	8010660 <__gethex+0x240>
 80105da:	4621      	mov	r1, r4
 80105dc:	9801      	ldr	r0, [sp, #4]
 80105de:	f7fe f935 	bl	800e84c <_Bfree>
 80105e2:	2300      	movs	r3, #0
 80105e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80105e6:	25a3      	movs	r5, #163	@ 0xa3
 80105e8:	6013      	str	r3, [r2, #0]
 80105ea:	e793      	b.n	8010514 <__gethex+0xf4>
 80105ec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80105f0:	2a2e      	cmp	r2, #46	@ 0x2e
 80105f2:	d012      	beq.n	801061a <__gethex+0x1fa>
 80105f4:	2b20      	cmp	r3, #32
 80105f6:	d104      	bne.n	8010602 <__gethex+0x1e2>
 80105f8:	f845 bb04 	str.w	fp, [r5], #4
 80105fc:	f04f 0b00 	mov.w	fp, #0
 8010600:	465b      	mov	r3, fp
 8010602:	7830      	ldrb	r0, [r6, #0]
 8010604:	9303      	str	r3, [sp, #12]
 8010606:	f7ff fef6 	bl	80103f6 <__hexdig_fun>
 801060a:	9b03      	ldr	r3, [sp, #12]
 801060c:	f000 000f 	and.w	r0, r0, #15
 8010610:	4098      	lsls	r0, r3
 8010612:	3304      	adds	r3, #4
 8010614:	ea4b 0b00 	orr.w	fp, fp, r0
 8010618:	e7ae      	b.n	8010578 <__gethex+0x158>
 801061a:	45b1      	cmp	r9, r6
 801061c:	d8ea      	bhi.n	80105f4 <__gethex+0x1d4>
 801061e:	2201      	movs	r2, #1
 8010620:	492a      	ldr	r1, [pc, #168]	@ (80106cc <__gethex+0x2ac>)
 8010622:	4630      	mov	r0, r6
 8010624:	9303      	str	r3, [sp, #12]
 8010626:	f7ff fe2b 	bl	8010280 <strncmp>
 801062a:	9b03      	ldr	r3, [sp, #12]
 801062c:	2800      	cmp	r0, #0
 801062e:	d1e1      	bne.n	80105f4 <__gethex+0x1d4>
 8010630:	e7a2      	b.n	8010578 <__gethex+0x158>
 8010632:	1ea9      	subs	r1, r5, #2
 8010634:	4620      	mov	r0, r4
 8010636:	f7fe fd5e 	bl	800f0f6 <__any_on>
 801063a:	2800      	cmp	r0, #0
 801063c:	d0c2      	beq.n	80105c4 <__gethex+0x1a4>
 801063e:	f04f 0903 	mov.w	r9, #3
 8010642:	e7c1      	b.n	80105c8 <__gethex+0x1a8>
 8010644:	da09      	bge.n	801065a <__gethex+0x23a>
 8010646:	1b75      	subs	r5, r6, r5
 8010648:	4621      	mov	r1, r4
 801064a:	9801      	ldr	r0, [sp, #4]
 801064c:	462a      	mov	r2, r5
 801064e:	1b7f      	subs	r7, r7, r5
 8010650:	f7fe fb10 	bl	800ec74 <__lshift>
 8010654:	4604      	mov	r4, r0
 8010656:	f100 0a14 	add.w	sl, r0, #20
 801065a:	f04f 0900 	mov.w	r9, #0
 801065e:	e7b8      	b.n	80105d2 <__gethex+0x1b2>
 8010660:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010664:	42bd      	cmp	r5, r7
 8010666:	dd6f      	ble.n	8010748 <__gethex+0x328>
 8010668:	1bed      	subs	r5, r5, r7
 801066a:	42ae      	cmp	r6, r5
 801066c:	dc34      	bgt.n	80106d8 <__gethex+0x2b8>
 801066e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010672:	2b02      	cmp	r3, #2
 8010674:	d022      	beq.n	80106bc <__gethex+0x29c>
 8010676:	2b03      	cmp	r3, #3
 8010678:	d024      	beq.n	80106c4 <__gethex+0x2a4>
 801067a:	2b01      	cmp	r3, #1
 801067c:	d115      	bne.n	80106aa <__gethex+0x28a>
 801067e:	42ae      	cmp	r6, r5
 8010680:	d113      	bne.n	80106aa <__gethex+0x28a>
 8010682:	2e01      	cmp	r6, #1
 8010684:	d10b      	bne.n	801069e <__gethex+0x27e>
 8010686:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801068a:	2562      	movs	r5, #98	@ 0x62
 801068c:	9a02      	ldr	r2, [sp, #8]
 801068e:	6013      	str	r3, [r2, #0]
 8010690:	2301      	movs	r3, #1
 8010692:	6123      	str	r3, [r4, #16]
 8010694:	f8ca 3000 	str.w	r3, [sl]
 8010698:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801069a:	601c      	str	r4, [r3, #0]
 801069c:	e73a      	b.n	8010514 <__gethex+0xf4>
 801069e:	1e71      	subs	r1, r6, #1
 80106a0:	4620      	mov	r0, r4
 80106a2:	f7fe fd28 	bl	800f0f6 <__any_on>
 80106a6:	2800      	cmp	r0, #0
 80106a8:	d1ed      	bne.n	8010686 <__gethex+0x266>
 80106aa:	4621      	mov	r1, r4
 80106ac:	9801      	ldr	r0, [sp, #4]
 80106ae:	f7fe f8cd 	bl	800e84c <_Bfree>
 80106b2:	2300      	movs	r3, #0
 80106b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80106b6:	2550      	movs	r5, #80	@ 0x50
 80106b8:	6013      	str	r3, [r2, #0]
 80106ba:	e72b      	b.n	8010514 <__gethex+0xf4>
 80106bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d1f3      	bne.n	80106aa <__gethex+0x28a>
 80106c2:	e7e0      	b.n	8010686 <__gethex+0x266>
 80106c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d1dd      	bne.n	8010686 <__gethex+0x266>
 80106ca:	e7ee      	b.n	80106aa <__gethex+0x28a>
 80106cc:	080111b3 	.word	0x080111b3
 80106d0:	08011149 	.word	0x08011149
 80106d4:	0801120a 	.word	0x0801120a
 80106d8:	1e6f      	subs	r7, r5, #1
 80106da:	f1b9 0f00 	cmp.w	r9, #0
 80106de:	d130      	bne.n	8010742 <__gethex+0x322>
 80106e0:	b127      	cbz	r7, 80106ec <__gethex+0x2cc>
 80106e2:	4639      	mov	r1, r7
 80106e4:	4620      	mov	r0, r4
 80106e6:	f7fe fd06 	bl	800f0f6 <__any_on>
 80106ea:	4681      	mov	r9, r0
 80106ec:	117a      	asrs	r2, r7, #5
 80106ee:	2301      	movs	r3, #1
 80106f0:	f007 071f 	and.w	r7, r7, #31
 80106f4:	4629      	mov	r1, r5
 80106f6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80106fa:	4620      	mov	r0, r4
 80106fc:	40bb      	lsls	r3, r7
 80106fe:	1b76      	subs	r6, r6, r5
 8010700:	2502      	movs	r5, #2
 8010702:	4213      	tst	r3, r2
 8010704:	bf18      	it	ne
 8010706:	f049 0902 	orrne.w	r9, r9, #2
 801070a:	f7ff fe23 	bl	8010354 <rshift>
 801070e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010712:	f1b9 0f00 	cmp.w	r9, #0
 8010716:	d047      	beq.n	80107a8 <__gethex+0x388>
 8010718:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801071c:	2b02      	cmp	r3, #2
 801071e:	d015      	beq.n	801074c <__gethex+0x32c>
 8010720:	2b03      	cmp	r3, #3
 8010722:	d017      	beq.n	8010754 <__gethex+0x334>
 8010724:	2b01      	cmp	r3, #1
 8010726:	d109      	bne.n	801073c <__gethex+0x31c>
 8010728:	f019 0f02 	tst.w	r9, #2
 801072c:	d006      	beq.n	801073c <__gethex+0x31c>
 801072e:	f8da 3000 	ldr.w	r3, [sl]
 8010732:	ea49 0903 	orr.w	r9, r9, r3
 8010736:	f019 0f01 	tst.w	r9, #1
 801073a:	d10e      	bne.n	801075a <__gethex+0x33a>
 801073c:	f045 0510 	orr.w	r5, r5, #16
 8010740:	e032      	b.n	80107a8 <__gethex+0x388>
 8010742:	f04f 0901 	mov.w	r9, #1
 8010746:	e7d1      	b.n	80106ec <__gethex+0x2cc>
 8010748:	2501      	movs	r5, #1
 801074a:	e7e2      	b.n	8010712 <__gethex+0x2f2>
 801074c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801074e:	f1c3 0301 	rsb	r3, r3, #1
 8010752:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010756:	2b00      	cmp	r3, #0
 8010758:	d0f0      	beq.n	801073c <__gethex+0x31c>
 801075a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801075e:	f104 0314 	add.w	r3, r4, #20
 8010762:	f04f 0c00 	mov.w	ip, #0
 8010766:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801076a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801076e:	4618      	mov	r0, r3
 8010770:	f853 2b04 	ldr.w	r2, [r3], #4
 8010774:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010778:	d01b      	beq.n	80107b2 <__gethex+0x392>
 801077a:	3201      	adds	r2, #1
 801077c:	6002      	str	r2, [r0, #0]
 801077e:	2d02      	cmp	r5, #2
 8010780:	f104 0314 	add.w	r3, r4, #20
 8010784:	d13c      	bne.n	8010800 <__gethex+0x3e0>
 8010786:	f8d8 2000 	ldr.w	r2, [r8]
 801078a:	3a01      	subs	r2, #1
 801078c:	42b2      	cmp	r2, r6
 801078e:	d109      	bne.n	80107a4 <__gethex+0x384>
 8010790:	1171      	asrs	r1, r6, #5
 8010792:	2201      	movs	r2, #1
 8010794:	f006 061f 	and.w	r6, r6, #31
 8010798:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801079c:	fa02 f606 	lsl.w	r6, r2, r6
 80107a0:	421e      	tst	r6, r3
 80107a2:	d13a      	bne.n	801081a <__gethex+0x3fa>
 80107a4:	f045 0520 	orr.w	r5, r5, #32
 80107a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80107aa:	601c      	str	r4, [r3, #0]
 80107ac:	9b02      	ldr	r3, [sp, #8]
 80107ae:	601f      	str	r7, [r3, #0]
 80107b0:	e6b0      	b.n	8010514 <__gethex+0xf4>
 80107b2:	4299      	cmp	r1, r3
 80107b4:	f843 cc04 	str.w	ip, [r3, #-4]
 80107b8:	d8d9      	bhi.n	801076e <__gethex+0x34e>
 80107ba:	68a3      	ldr	r3, [r4, #8]
 80107bc:	459b      	cmp	fp, r3
 80107be:	db17      	blt.n	80107f0 <__gethex+0x3d0>
 80107c0:	6861      	ldr	r1, [r4, #4]
 80107c2:	9801      	ldr	r0, [sp, #4]
 80107c4:	3101      	adds	r1, #1
 80107c6:	f7fe f801 	bl	800e7cc <_Balloc>
 80107ca:	4681      	mov	r9, r0
 80107cc:	b918      	cbnz	r0, 80107d6 <__gethex+0x3b6>
 80107ce:	4b1a      	ldr	r3, [pc, #104]	@ (8010838 <__gethex+0x418>)
 80107d0:	4602      	mov	r2, r0
 80107d2:	2184      	movs	r1, #132	@ 0x84
 80107d4:	e6c5      	b.n	8010562 <__gethex+0x142>
 80107d6:	6922      	ldr	r2, [r4, #16]
 80107d8:	f104 010c 	add.w	r1, r4, #12
 80107dc:	300c      	adds	r0, #12
 80107de:	3202      	adds	r2, #2
 80107e0:	0092      	lsls	r2, r2, #2
 80107e2:	f7ff fd6f 	bl	80102c4 <memcpy>
 80107e6:	4621      	mov	r1, r4
 80107e8:	464c      	mov	r4, r9
 80107ea:	9801      	ldr	r0, [sp, #4]
 80107ec:	f7fe f82e 	bl	800e84c <_Bfree>
 80107f0:	6923      	ldr	r3, [r4, #16]
 80107f2:	1c5a      	adds	r2, r3, #1
 80107f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80107f8:	6122      	str	r2, [r4, #16]
 80107fa:	2201      	movs	r2, #1
 80107fc:	615a      	str	r2, [r3, #20]
 80107fe:	e7be      	b.n	801077e <__gethex+0x35e>
 8010800:	6922      	ldr	r2, [r4, #16]
 8010802:	455a      	cmp	r2, fp
 8010804:	dd0b      	ble.n	801081e <__gethex+0x3fe>
 8010806:	2101      	movs	r1, #1
 8010808:	4620      	mov	r0, r4
 801080a:	f7ff fda3 	bl	8010354 <rshift>
 801080e:	3701      	adds	r7, #1
 8010810:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010814:	42bb      	cmp	r3, r7
 8010816:	f6ff aee0 	blt.w	80105da <__gethex+0x1ba>
 801081a:	2501      	movs	r5, #1
 801081c:	e7c2      	b.n	80107a4 <__gethex+0x384>
 801081e:	f016 061f 	ands.w	r6, r6, #31
 8010822:	d0fa      	beq.n	801081a <__gethex+0x3fa>
 8010824:	4453      	add	r3, sl
 8010826:	f1c6 0620 	rsb	r6, r6, #32
 801082a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801082e:	f7fe f8c1 	bl	800e9b4 <__hi0bits>
 8010832:	42b0      	cmp	r0, r6
 8010834:	dbe7      	blt.n	8010806 <__gethex+0x3e6>
 8010836:	e7f0      	b.n	801081a <__gethex+0x3fa>
 8010838:	08011149 	.word	0x08011149

0801083c <L_shift>:
 801083c:	f1c2 0208 	rsb	r2, r2, #8
 8010840:	0092      	lsls	r2, r2, #2
 8010842:	b570      	push	{r4, r5, r6, lr}
 8010844:	f1c2 0620 	rsb	r6, r2, #32
 8010848:	6843      	ldr	r3, [r0, #4]
 801084a:	6804      	ldr	r4, [r0, #0]
 801084c:	fa03 f506 	lsl.w	r5, r3, r6
 8010850:	40d3      	lsrs	r3, r2
 8010852:	432c      	orrs	r4, r5
 8010854:	6004      	str	r4, [r0, #0]
 8010856:	f840 3f04 	str.w	r3, [r0, #4]!
 801085a:	4288      	cmp	r0, r1
 801085c:	d3f4      	bcc.n	8010848 <L_shift+0xc>
 801085e:	bd70      	pop	{r4, r5, r6, pc}

08010860 <__match>:
 8010860:	6803      	ldr	r3, [r0, #0]
 8010862:	3301      	adds	r3, #1
 8010864:	b530      	push	{r4, r5, lr}
 8010866:	f811 4b01 	ldrb.w	r4, [r1], #1
 801086a:	b914      	cbnz	r4, 8010872 <__match+0x12>
 801086c:	6003      	str	r3, [r0, #0]
 801086e:	2001      	movs	r0, #1
 8010870:	bd30      	pop	{r4, r5, pc}
 8010872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010876:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801087a:	2d19      	cmp	r5, #25
 801087c:	bf98      	it	ls
 801087e:	3220      	addls	r2, #32
 8010880:	42a2      	cmp	r2, r4
 8010882:	d0f0      	beq.n	8010866 <__match+0x6>
 8010884:	2000      	movs	r0, #0
 8010886:	e7f3      	b.n	8010870 <__match+0x10>

08010888 <__hexnan>:
 8010888:	680b      	ldr	r3, [r1, #0]
 801088a:	6801      	ldr	r1, [r0, #0]
 801088c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010890:	115e      	asrs	r6, r3, #5
 8010892:	f013 031f 	ands.w	r3, r3, #31
 8010896:	f04f 0500 	mov.w	r5, #0
 801089a:	b087      	sub	sp, #28
 801089c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80108a0:	4682      	mov	sl, r0
 80108a2:	4690      	mov	r8, r2
 80108a4:	46ab      	mov	fp, r5
 80108a6:	bf18      	it	ne
 80108a8:	3604      	addne	r6, #4
 80108aa:	9301      	str	r3, [sp, #4]
 80108ac:	9502      	str	r5, [sp, #8]
 80108ae:	1f37      	subs	r7, r6, #4
 80108b0:	f846 5c04 	str.w	r5, [r6, #-4]
 80108b4:	46b9      	mov	r9, r7
 80108b6:	463c      	mov	r4, r7
 80108b8:	1c4b      	adds	r3, r1, #1
 80108ba:	784a      	ldrb	r2, [r1, #1]
 80108bc:	9303      	str	r3, [sp, #12]
 80108be:	b342      	cbz	r2, 8010912 <__hexnan+0x8a>
 80108c0:	4610      	mov	r0, r2
 80108c2:	9105      	str	r1, [sp, #20]
 80108c4:	9204      	str	r2, [sp, #16]
 80108c6:	f7ff fd96 	bl	80103f6 <__hexdig_fun>
 80108ca:	2800      	cmp	r0, #0
 80108cc:	d151      	bne.n	8010972 <__hexnan+0xea>
 80108ce:	9a04      	ldr	r2, [sp, #16]
 80108d0:	9905      	ldr	r1, [sp, #20]
 80108d2:	2a20      	cmp	r2, #32
 80108d4:	d818      	bhi.n	8010908 <__hexnan+0x80>
 80108d6:	9b02      	ldr	r3, [sp, #8]
 80108d8:	459b      	cmp	fp, r3
 80108da:	dd13      	ble.n	8010904 <__hexnan+0x7c>
 80108dc:	454c      	cmp	r4, r9
 80108de:	d206      	bcs.n	80108ee <__hexnan+0x66>
 80108e0:	2d07      	cmp	r5, #7
 80108e2:	dc04      	bgt.n	80108ee <__hexnan+0x66>
 80108e4:	462a      	mov	r2, r5
 80108e6:	4649      	mov	r1, r9
 80108e8:	4620      	mov	r0, r4
 80108ea:	f7ff ffa7 	bl	801083c <L_shift>
 80108ee:	4544      	cmp	r4, r8
 80108f0:	d951      	bls.n	8010996 <__hexnan+0x10e>
 80108f2:	2300      	movs	r3, #0
 80108f4:	f1a4 0904 	sub.w	r9, r4, #4
 80108f8:	f8cd b008 	str.w	fp, [sp, #8]
 80108fc:	f844 3c04 	str.w	r3, [r4, #-4]
 8010900:	461d      	mov	r5, r3
 8010902:	464c      	mov	r4, r9
 8010904:	9903      	ldr	r1, [sp, #12]
 8010906:	e7d7      	b.n	80108b8 <__hexnan+0x30>
 8010908:	2a29      	cmp	r2, #41	@ 0x29
 801090a:	d156      	bne.n	80109ba <__hexnan+0x132>
 801090c:	3102      	adds	r1, #2
 801090e:	f8ca 1000 	str.w	r1, [sl]
 8010912:	f1bb 0f00 	cmp.w	fp, #0
 8010916:	d050      	beq.n	80109ba <__hexnan+0x132>
 8010918:	454c      	cmp	r4, r9
 801091a:	d206      	bcs.n	801092a <__hexnan+0xa2>
 801091c:	2d07      	cmp	r5, #7
 801091e:	dc04      	bgt.n	801092a <__hexnan+0xa2>
 8010920:	462a      	mov	r2, r5
 8010922:	4649      	mov	r1, r9
 8010924:	4620      	mov	r0, r4
 8010926:	f7ff ff89 	bl	801083c <L_shift>
 801092a:	4544      	cmp	r4, r8
 801092c:	d935      	bls.n	801099a <__hexnan+0x112>
 801092e:	f1a8 0204 	sub.w	r2, r8, #4
 8010932:	4623      	mov	r3, r4
 8010934:	f853 1b04 	ldr.w	r1, [r3], #4
 8010938:	429f      	cmp	r7, r3
 801093a:	f842 1f04 	str.w	r1, [r2, #4]!
 801093e:	d2f9      	bcs.n	8010934 <__hexnan+0xac>
 8010940:	1b3b      	subs	r3, r7, r4
 8010942:	3e03      	subs	r6, #3
 8010944:	3401      	adds	r4, #1
 8010946:	2200      	movs	r2, #0
 8010948:	f023 0303 	bic.w	r3, r3, #3
 801094c:	3304      	adds	r3, #4
 801094e:	42b4      	cmp	r4, r6
 8010950:	bf88      	it	hi
 8010952:	2304      	movhi	r3, #4
 8010954:	4443      	add	r3, r8
 8010956:	f843 2b04 	str.w	r2, [r3], #4
 801095a:	429f      	cmp	r7, r3
 801095c:	d2fb      	bcs.n	8010956 <__hexnan+0xce>
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	b91b      	cbnz	r3, 801096a <__hexnan+0xe2>
 8010962:	4547      	cmp	r7, r8
 8010964:	d127      	bne.n	80109b6 <__hexnan+0x12e>
 8010966:	2301      	movs	r3, #1
 8010968:	603b      	str	r3, [r7, #0]
 801096a:	2005      	movs	r0, #5
 801096c:	b007      	add	sp, #28
 801096e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010972:	3501      	adds	r5, #1
 8010974:	f10b 0b01 	add.w	fp, fp, #1
 8010978:	2d08      	cmp	r5, #8
 801097a:	dd05      	ble.n	8010988 <__hexnan+0x100>
 801097c:	4544      	cmp	r4, r8
 801097e:	d9c1      	bls.n	8010904 <__hexnan+0x7c>
 8010980:	2300      	movs	r3, #0
 8010982:	3c04      	subs	r4, #4
 8010984:	2501      	movs	r5, #1
 8010986:	6023      	str	r3, [r4, #0]
 8010988:	6822      	ldr	r2, [r4, #0]
 801098a:	f000 000f 	and.w	r0, r0, #15
 801098e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010992:	6020      	str	r0, [r4, #0]
 8010994:	e7b6      	b.n	8010904 <__hexnan+0x7c>
 8010996:	2508      	movs	r5, #8
 8010998:	e7b4      	b.n	8010904 <__hexnan+0x7c>
 801099a:	9b01      	ldr	r3, [sp, #4]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d0de      	beq.n	801095e <__hexnan+0xd6>
 80109a0:	f1c3 0320 	rsb	r3, r3, #32
 80109a4:	f04f 32ff 	mov.w	r2, #4294967295
 80109a8:	40da      	lsrs	r2, r3
 80109aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80109ae:	4013      	ands	r3, r2
 80109b0:	f846 3c04 	str.w	r3, [r6, #-4]
 80109b4:	e7d3      	b.n	801095e <__hexnan+0xd6>
 80109b6:	3f04      	subs	r7, #4
 80109b8:	e7d1      	b.n	801095e <__hexnan+0xd6>
 80109ba:	2004      	movs	r0, #4
 80109bc:	e7d6      	b.n	801096c <__hexnan+0xe4>

080109be <__ascii_mbtowc>:
 80109be:	b082      	sub	sp, #8
 80109c0:	b901      	cbnz	r1, 80109c4 <__ascii_mbtowc+0x6>
 80109c2:	a901      	add	r1, sp, #4
 80109c4:	b142      	cbz	r2, 80109d8 <__ascii_mbtowc+0x1a>
 80109c6:	b14b      	cbz	r3, 80109dc <__ascii_mbtowc+0x1e>
 80109c8:	7813      	ldrb	r3, [r2, #0]
 80109ca:	600b      	str	r3, [r1, #0]
 80109cc:	7812      	ldrb	r2, [r2, #0]
 80109ce:	1e10      	subs	r0, r2, #0
 80109d0:	bf18      	it	ne
 80109d2:	2001      	movne	r0, #1
 80109d4:	b002      	add	sp, #8
 80109d6:	4770      	bx	lr
 80109d8:	4610      	mov	r0, r2
 80109da:	e7fb      	b.n	80109d4 <__ascii_mbtowc+0x16>
 80109dc:	f06f 0001 	mvn.w	r0, #1
 80109e0:	e7f8      	b.n	80109d4 <__ascii_mbtowc+0x16>

080109e2 <_realloc_r>:
 80109e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109e6:	4607      	mov	r7, r0
 80109e8:	4614      	mov	r4, r2
 80109ea:	460d      	mov	r5, r1
 80109ec:	b921      	cbnz	r1, 80109f8 <_realloc_r+0x16>
 80109ee:	4611      	mov	r1, r2
 80109f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80109f4:	f7fd be5e 	b.w	800e6b4 <_malloc_r>
 80109f8:	b92a      	cbnz	r2, 8010a06 <_realloc_r+0x24>
 80109fa:	4625      	mov	r5, r4
 80109fc:	f7fd fde6 	bl	800e5cc <_free_r>
 8010a00:	4628      	mov	r0, r5
 8010a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a06:	f000 f840 	bl	8010a8a <_malloc_usable_size_r>
 8010a0a:	4284      	cmp	r4, r0
 8010a0c:	4606      	mov	r6, r0
 8010a0e:	d802      	bhi.n	8010a16 <_realloc_r+0x34>
 8010a10:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010a14:	d8f4      	bhi.n	8010a00 <_realloc_r+0x1e>
 8010a16:	4621      	mov	r1, r4
 8010a18:	4638      	mov	r0, r7
 8010a1a:	f7fd fe4b 	bl	800e6b4 <_malloc_r>
 8010a1e:	4680      	mov	r8, r0
 8010a20:	b908      	cbnz	r0, 8010a26 <_realloc_r+0x44>
 8010a22:	4645      	mov	r5, r8
 8010a24:	e7ec      	b.n	8010a00 <_realloc_r+0x1e>
 8010a26:	42b4      	cmp	r4, r6
 8010a28:	4622      	mov	r2, r4
 8010a2a:	4629      	mov	r1, r5
 8010a2c:	bf28      	it	cs
 8010a2e:	4632      	movcs	r2, r6
 8010a30:	f7ff fc48 	bl	80102c4 <memcpy>
 8010a34:	4629      	mov	r1, r5
 8010a36:	4638      	mov	r0, r7
 8010a38:	f7fd fdc8 	bl	800e5cc <_free_r>
 8010a3c:	e7f1      	b.n	8010a22 <_realloc_r+0x40>

08010a3e <__ascii_wctomb>:
 8010a3e:	4603      	mov	r3, r0
 8010a40:	4608      	mov	r0, r1
 8010a42:	b141      	cbz	r1, 8010a56 <__ascii_wctomb+0x18>
 8010a44:	2aff      	cmp	r2, #255	@ 0xff
 8010a46:	d904      	bls.n	8010a52 <__ascii_wctomb+0x14>
 8010a48:	228a      	movs	r2, #138	@ 0x8a
 8010a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a4e:	601a      	str	r2, [r3, #0]
 8010a50:	4770      	bx	lr
 8010a52:	2001      	movs	r0, #1
 8010a54:	700a      	strb	r2, [r1, #0]
 8010a56:	4770      	bx	lr

08010a58 <fiprintf>:
 8010a58:	b40e      	push	{r1, r2, r3}
 8010a5a:	b503      	push	{r0, r1, lr}
 8010a5c:	ab03      	add	r3, sp, #12
 8010a5e:	4601      	mov	r1, r0
 8010a60:	4805      	ldr	r0, [pc, #20]	@ (8010a78 <fiprintf+0x20>)
 8010a62:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a66:	6800      	ldr	r0, [r0, #0]
 8010a68:	9301      	str	r3, [sp, #4]
 8010a6a:	f000 f83f 	bl	8010aec <_vfiprintf_r>
 8010a6e:	b002      	add	sp, #8
 8010a70:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a74:	b003      	add	sp, #12
 8010a76:	4770      	bx	lr
 8010a78:	20000018 	.word	0x20000018

08010a7c <abort>:
 8010a7c:	2006      	movs	r0, #6
 8010a7e:	b508      	push	{r3, lr}
 8010a80:	f000 fa08 	bl	8010e94 <raise>
 8010a84:	2001      	movs	r0, #1
 8010a86:	f7f0 fec7 	bl	8001818 <_exit>

08010a8a <_malloc_usable_size_r>:
 8010a8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a8e:	1f18      	subs	r0, r3, #4
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	bfbc      	itt	lt
 8010a94:	580b      	ldrlt	r3, [r1, r0]
 8010a96:	18c0      	addlt	r0, r0, r3
 8010a98:	4770      	bx	lr

08010a9a <__sfputc_r>:
 8010a9a:	6893      	ldr	r3, [r2, #8]
 8010a9c:	3b01      	subs	r3, #1
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	b410      	push	{r4}
 8010aa2:	6093      	str	r3, [r2, #8]
 8010aa4:	da08      	bge.n	8010ab8 <__sfputc_r+0x1e>
 8010aa6:	6994      	ldr	r4, [r2, #24]
 8010aa8:	42a3      	cmp	r3, r4
 8010aaa:	db01      	blt.n	8010ab0 <__sfputc_r+0x16>
 8010aac:	290a      	cmp	r1, #10
 8010aae:	d103      	bne.n	8010ab8 <__sfputc_r+0x1e>
 8010ab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ab4:	f000 b932 	b.w	8010d1c <__swbuf_r>
 8010ab8:	6813      	ldr	r3, [r2, #0]
 8010aba:	1c58      	adds	r0, r3, #1
 8010abc:	6010      	str	r0, [r2, #0]
 8010abe:	4608      	mov	r0, r1
 8010ac0:	7019      	strb	r1, [r3, #0]
 8010ac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ac6:	4770      	bx	lr

08010ac8 <__sfputs_r>:
 8010ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010aca:	4606      	mov	r6, r0
 8010acc:	460f      	mov	r7, r1
 8010ace:	4614      	mov	r4, r2
 8010ad0:	18d5      	adds	r5, r2, r3
 8010ad2:	42ac      	cmp	r4, r5
 8010ad4:	d101      	bne.n	8010ada <__sfputs_r+0x12>
 8010ad6:	2000      	movs	r0, #0
 8010ad8:	e007      	b.n	8010aea <__sfputs_r+0x22>
 8010ada:	463a      	mov	r2, r7
 8010adc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ae0:	4630      	mov	r0, r6
 8010ae2:	f7ff ffda 	bl	8010a9a <__sfputc_r>
 8010ae6:	1c43      	adds	r3, r0, #1
 8010ae8:	d1f3      	bne.n	8010ad2 <__sfputs_r+0xa>
 8010aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010aec <_vfiprintf_r>:
 8010aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010af0:	460d      	mov	r5, r1
 8010af2:	b09d      	sub	sp, #116	@ 0x74
 8010af4:	4614      	mov	r4, r2
 8010af6:	4698      	mov	r8, r3
 8010af8:	4606      	mov	r6, r0
 8010afa:	b118      	cbz	r0, 8010b04 <_vfiprintf_r+0x18>
 8010afc:	6a03      	ldr	r3, [r0, #32]
 8010afe:	b90b      	cbnz	r3, 8010b04 <_vfiprintf_r+0x18>
 8010b00:	f7fc fd9e 	bl	800d640 <__sinit>
 8010b04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b06:	07d9      	lsls	r1, r3, #31
 8010b08:	d405      	bmi.n	8010b16 <_vfiprintf_r+0x2a>
 8010b0a:	89ab      	ldrh	r3, [r5, #12]
 8010b0c:	059a      	lsls	r2, r3, #22
 8010b0e:	d402      	bmi.n	8010b16 <_vfiprintf_r+0x2a>
 8010b10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b12:	f7fc fee4 	bl	800d8de <__retarget_lock_acquire_recursive>
 8010b16:	89ab      	ldrh	r3, [r5, #12]
 8010b18:	071b      	lsls	r3, r3, #28
 8010b1a:	d501      	bpl.n	8010b20 <_vfiprintf_r+0x34>
 8010b1c:	692b      	ldr	r3, [r5, #16]
 8010b1e:	b99b      	cbnz	r3, 8010b48 <_vfiprintf_r+0x5c>
 8010b20:	4629      	mov	r1, r5
 8010b22:	4630      	mov	r0, r6
 8010b24:	f000 f938 	bl	8010d98 <__swsetup_r>
 8010b28:	b170      	cbz	r0, 8010b48 <_vfiprintf_r+0x5c>
 8010b2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b2c:	07dc      	lsls	r4, r3, #31
 8010b2e:	d504      	bpl.n	8010b3a <_vfiprintf_r+0x4e>
 8010b30:	f04f 30ff 	mov.w	r0, #4294967295
 8010b34:	b01d      	add	sp, #116	@ 0x74
 8010b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b3a:	89ab      	ldrh	r3, [r5, #12]
 8010b3c:	0598      	lsls	r0, r3, #22
 8010b3e:	d4f7      	bmi.n	8010b30 <_vfiprintf_r+0x44>
 8010b40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b42:	f7fc fecd 	bl	800d8e0 <__retarget_lock_release_recursive>
 8010b46:	e7f3      	b.n	8010b30 <_vfiprintf_r+0x44>
 8010b48:	2300      	movs	r3, #0
 8010b4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b4e:	f04f 0901 	mov.w	r9, #1
 8010b52:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010d08 <_vfiprintf_r+0x21c>
 8010b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b58:	2320      	movs	r3, #32
 8010b5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b5e:	2330      	movs	r3, #48	@ 0x30
 8010b60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b64:	4623      	mov	r3, r4
 8010b66:	469a      	mov	sl, r3
 8010b68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b6c:	b10a      	cbz	r2, 8010b72 <_vfiprintf_r+0x86>
 8010b6e:	2a25      	cmp	r2, #37	@ 0x25
 8010b70:	d1f9      	bne.n	8010b66 <_vfiprintf_r+0x7a>
 8010b72:	ebba 0b04 	subs.w	fp, sl, r4
 8010b76:	d00b      	beq.n	8010b90 <_vfiprintf_r+0xa4>
 8010b78:	465b      	mov	r3, fp
 8010b7a:	4622      	mov	r2, r4
 8010b7c:	4629      	mov	r1, r5
 8010b7e:	4630      	mov	r0, r6
 8010b80:	f7ff ffa2 	bl	8010ac8 <__sfputs_r>
 8010b84:	3001      	adds	r0, #1
 8010b86:	f000 80a7 	beq.w	8010cd8 <_vfiprintf_r+0x1ec>
 8010b8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010b8c:	445a      	add	r2, fp
 8010b8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010b90:	f89a 3000 	ldrb.w	r3, [sl]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	f000 809f 	beq.w	8010cd8 <_vfiprintf_r+0x1ec>
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8010ba0:	f10a 0a01 	add.w	sl, sl, #1
 8010ba4:	9304      	str	r3, [sp, #16]
 8010ba6:	9307      	str	r3, [sp, #28]
 8010ba8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010bac:	931a      	str	r3, [sp, #104]	@ 0x68
 8010bae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bb2:	4654      	mov	r4, sl
 8010bb4:	2205      	movs	r2, #5
 8010bb6:	4854      	ldr	r0, [pc, #336]	@ (8010d08 <_vfiprintf_r+0x21c>)
 8010bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bbc:	f7fc fe91 	bl	800d8e2 <memchr>
 8010bc0:	9a04      	ldr	r2, [sp, #16]
 8010bc2:	b9d8      	cbnz	r0, 8010bfc <_vfiprintf_r+0x110>
 8010bc4:	06d1      	lsls	r1, r2, #27
 8010bc6:	bf44      	itt	mi
 8010bc8:	2320      	movmi	r3, #32
 8010bca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bce:	0713      	lsls	r3, r2, #28
 8010bd0:	bf44      	itt	mi
 8010bd2:	232b      	movmi	r3, #43	@ 0x2b
 8010bd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bd8:	f89a 3000 	ldrb.w	r3, [sl]
 8010bdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8010bde:	d015      	beq.n	8010c0c <_vfiprintf_r+0x120>
 8010be0:	9a07      	ldr	r2, [sp, #28]
 8010be2:	4654      	mov	r4, sl
 8010be4:	2000      	movs	r0, #0
 8010be6:	f04f 0c0a 	mov.w	ip, #10
 8010bea:	4621      	mov	r1, r4
 8010bec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010bf0:	3b30      	subs	r3, #48	@ 0x30
 8010bf2:	2b09      	cmp	r3, #9
 8010bf4:	d94b      	bls.n	8010c8e <_vfiprintf_r+0x1a2>
 8010bf6:	b1b0      	cbz	r0, 8010c26 <_vfiprintf_r+0x13a>
 8010bf8:	9207      	str	r2, [sp, #28]
 8010bfa:	e014      	b.n	8010c26 <_vfiprintf_r+0x13a>
 8010bfc:	eba0 0308 	sub.w	r3, r0, r8
 8010c00:	46a2      	mov	sl, r4
 8010c02:	fa09 f303 	lsl.w	r3, r9, r3
 8010c06:	4313      	orrs	r3, r2
 8010c08:	9304      	str	r3, [sp, #16]
 8010c0a:	e7d2      	b.n	8010bb2 <_vfiprintf_r+0xc6>
 8010c0c:	9b03      	ldr	r3, [sp, #12]
 8010c0e:	1d19      	adds	r1, r3, #4
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	9103      	str	r1, [sp, #12]
 8010c16:	bfbb      	ittet	lt
 8010c18:	425b      	neglt	r3, r3
 8010c1a:	f042 0202 	orrlt.w	r2, r2, #2
 8010c1e:	9307      	strge	r3, [sp, #28]
 8010c20:	9307      	strlt	r3, [sp, #28]
 8010c22:	bfb8      	it	lt
 8010c24:	9204      	strlt	r2, [sp, #16]
 8010c26:	7823      	ldrb	r3, [r4, #0]
 8010c28:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c2a:	d10a      	bne.n	8010c42 <_vfiprintf_r+0x156>
 8010c2c:	7863      	ldrb	r3, [r4, #1]
 8010c2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c30:	d132      	bne.n	8010c98 <_vfiprintf_r+0x1ac>
 8010c32:	9b03      	ldr	r3, [sp, #12]
 8010c34:	3402      	adds	r4, #2
 8010c36:	1d1a      	adds	r2, r3, #4
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c3e:	9203      	str	r2, [sp, #12]
 8010c40:	9305      	str	r3, [sp, #20]
 8010c42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010d18 <_vfiprintf_r+0x22c>
 8010c46:	2203      	movs	r2, #3
 8010c48:	7821      	ldrb	r1, [r4, #0]
 8010c4a:	4650      	mov	r0, sl
 8010c4c:	f7fc fe49 	bl	800d8e2 <memchr>
 8010c50:	b138      	cbz	r0, 8010c62 <_vfiprintf_r+0x176>
 8010c52:	eba0 000a 	sub.w	r0, r0, sl
 8010c56:	2240      	movs	r2, #64	@ 0x40
 8010c58:	9b04      	ldr	r3, [sp, #16]
 8010c5a:	3401      	adds	r4, #1
 8010c5c:	4082      	lsls	r2, r0
 8010c5e:	4313      	orrs	r3, r2
 8010c60:	9304      	str	r3, [sp, #16]
 8010c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c66:	2206      	movs	r2, #6
 8010c68:	4828      	ldr	r0, [pc, #160]	@ (8010d0c <_vfiprintf_r+0x220>)
 8010c6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010c6e:	f7fc fe38 	bl	800d8e2 <memchr>
 8010c72:	2800      	cmp	r0, #0
 8010c74:	d03f      	beq.n	8010cf6 <_vfiprintf_r+0x20a>
 8010c76:	4b26      	ldr	r3, [pc, #152]	@ (8010d10 <_vfiprintf_r+0x224>)
 8010c78:	bb1b      	cbnz	r3, 8010cc2 <_vfiprintf_r+0x1d6>
 8010c7a:	9b03      	ldr	r3, [sp, #12]
 8010c7c:	3307      	adds	r3, #7
 8010c7e:	f023 0307 	bic.w	r3, r3, #7
 8010c82:	3308      	adds	r3, #8
 8010c84:	9303      	str	r3, [sp, #12]
 8010c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c88:	443b      	add	r3, r7
 8010c8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c8c:	e76a      	b.n	8010b64 <_vfiprintf_r+0x78>
 8010c8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010c92:	460c      	mov	r4, r1
 8010c94:	2001      	movs	r0, #1
 8010c96:	e7a8      	b.n	8010bea <_vfiprintf_r+0xfe>
 8010c98:	2300      	movs	r3, #0
 8010c9a:	3401      	adds	r4, #1
 8010c9c:	f04f 0c0a 	mov.w	ip, #10
 8010ca0:	4619      	mov	r1, r3
 8010ca2:	9305      	str	r3, [sp, #20]
 8010ca4:	4620      	mov	r0, r4
 8010ca6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010caa:	3a30      	subs	r2, #48	@ 0x30
 8010cac:	2a09      	cmp	r2, #9
 8010cae:	d903      	bls.n	8010cb8 <_vfiprintf_r+0x1cc>
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d0c6      	beq.n	8010c42 <_vfiprintf_r+0x156>
 8010cb4:	9105      	str	r1, [sp, #20]
 8010cb6:	e7c4      	b.n	8010c42 <_vfiprintf_r+0x156>
 8010cb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8010cbc:	4604      	mov	r4, r0
 8010cbe:	2301      	movs	r3, #1
 8010cc0:	e7f0      	b.n	8010ca4 <_vfiprintf_r+0x1b8>
 8010cc2:	ab03      	add	r3, sp, #12
 8010cc4:	462a      	mov	r2, r5
 8010cc6:	a904      	add	r1, sp, #16
 8010cc8:	4630      	mov	r0, r6
 8010cca:	9300      	str	r3, [sp, #0]
 8010ccc:	4b11      	ldr	r3, [pc, #68]	@ (8010d14 <_vfiprintf_r+0x228>)
 8010cce:	f7fb fe63 	bl	800c998 <_printf_float>
 8010cd2:	4607      	mov	r7, r0
 8010cd4:	1c78      	adds	r0, r7, #1
 8010cd6:	d1d6      	bne.n	8010c86 <_vfiprintf_r+0x19a>
 8010cd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010cda:	07d9      	lsls	r1, r3, #31
 8010cdc:	d405      	bmi.n	8010cea <_vfiprintf_r+0x1fe>
 8010cde:	89ab      	ldrh	r3, [r5, #12]
 8010ce0:	059a      	lsls	r2, r3, #22
 8010ce2:	d402      	bmi.n	8010cea <_vfiprintf_r+0x1fe>
 8010ce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010ce6:	f7fc fdfb 	bl	800d8e0 <__retarget_lock_release_recursive>
 8010cea:	89ab      	ldrh	r3, [r5, #12]
 8010cec:	065b      	lsls	r3, r3, #25
 8010cee:	f53f af1f 	bmi.w	8010b30 <_vfiprintf_r+0x44>
 8010cf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010cf4:	e71e      	b.n	8010b34 <_vfiprintf_r+0x48>
 8010cf6:	ab03      	add	r3, sp, #12
 8010cf8:	462a      	mov	r2, r5
 8010cfa:	a904      	add	r1, sp, #16
 8010cfc:	4630      	mov	r0, r6
 8010cfe:	9300      	str	r3, [sp, #0]
 8010d00:	4b04      	ldr	r3, [pc, #16]	@ (8010d14 <_vfiprintf_r+0x228>)
 8010d02:	f7fc f8e5 	bl	800ced0 <_printf_i>
 8010d06:	e7e4      	b.n	8010cd2 <_vfiprintf_r+0x1e6>
 8010d08:	080111b5 	.word	0x080111b5
 8010d0c:	080111bf 	.word	0x080111bf
 8010d10:	0800c999 	.word	0x0800c999
 8010d14:	08010ac9 	.word	0x08010ac9
 8010d18:	080111bb 	.word	0x080111bb

08010d1c <__swbuf_r>:
 8010d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d1e:	460e      	mov	r6, r1
 8010d20:	4614      	mov	r4, r2
 8010d22:	4605      	mov	r5, r0
 8010d24:	b118      	cbz	r0, 8010d2e <__swbuf_r+0x12>
 8010d26:	6a03      	ldr	r3, [r0, #32]
 8010d28:	b90b      	cbnz	r3, 8010d2e <__swbuf_r+0x12>
 8010d2a:	f7fc fc89 	bl	800d640 <__sinit>
 8010d2e:	69a3      	ldr	r3, [r4, #24]
 8010d30:	60a3      	str	r3, [r4, #8]
 8010d32:	89a3      	ldrh	r3, [r4, #12]
 8010d34:	071a      	lsls	r2, r3, #28
 8010d36:	d501      	bpl.n	8010d3c <__swbuf_r+0x20>
 8010d38:	6923      	ldr	r3, [r4, #16]
 8010d3a:	b943      	cbnz	r3, 8010d4e <__swbuf_r+0x32>
 8010d3c:	4621      	mov	r1, r4
 8010d3e:	4628      	mov	r0, r5
 8010d40:	f000 f82a 	bl	8010d98 <__swsetup_r>
 8010d44:	b118      	cbz	r0, 8010d4e <__swbuf_r+0x32>
 8010d46:	f04f 37ff 	mov.w	r7, #4294967295
 8010d4a:	4638      	mov	r0, r7
 8010d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d4e:	6823      	ldr	r3, [r4, #0]
 8010d50:	b2f6      	uxtb	r6, r6
 8010d52:	6922      	ldr	r2, [r4, #16]
 8010d54:	4637      	mov	r7, r6
 8010d56:	1a98      	subs	r0, r3, r2
 8010d58:	6963      	ldr	r3, [r4, #20]
 8010d5a:	4283      	cmp	r3, r0
 8010d5c:	dc05      	bgt.n	8010d6a <__swbuf_r+0x4e>
 8010d5e:	4621      	mov	r1, r4
 8010d60:	4628      	mov	r0, r5
 8010d62:	f7ff fa4b 	bl	80101fc <_fflush_r>
 8010d66:	2800      	cmp	r0, #0
 8010d68:	d1ed      	bne.n	8010d46 <__swbuf_r+0x2a>
 8010d6a:	68a3      	ldr	r3, [r4, #8]
 8010d6c:	3b01      	subs	r3, #1
 8010d6e:	60a3      	str	r3, [r4, #8]
 8010d70:	6823      	ldr	r3, [r4, #0]
 8010d72:	1c5a      	adds	r2, r3, #1
 8010d74:	6022      	str	r2, [r4, #0]
 8010d76:	701e      	strb	r6, [r3, #0]
 8010d78:	1c43      	adds	r3, r0, #1
 8010d7a:	6962      	ldr	r2, [r4, #20]
 8010d7c:	429a      	cmp	r2, r3
 8010d7e:	d004      	beq.n	8010d8a <__swbuf_r+0x6e>
 8010d80:	89a3      	ldrh	r3, [r4, #12]
 8010d82:	07db      	lsls	r3, r3, #31
 8010d84:	d5e1      	bpl.n	8010d4a <__swbuf_r+0x2e>
 8010d86:	2e0a      	cmp	r6, #10
 8010d88:	d1df      	bne.n	8010d4a <__swbuf_r+0x2e>
 8010d8a:	4621      	mov	r1, r4
 8010d8c:	4628      	mov	r0, r5
 8010d8e:	f7ff fa35 	bl	80101fc <_fflush_r>
 8010d92:	2800      	cmp	r0, #0
 8010d94:	d0d9      	beq.n	8010d4a <__swbuf_r+0x2e>
 8010d96:	e7d6      	b.n	8010d46 <__swbuf_r+0x2a>

08010d98 <__swsetup_r>:
 8010d98:	b538      	push	{r3, r4, r5, lr}
 8010d9a:	4b29      	ldr	r3, [pc, #164]	@ (8010e40 <__swsetup_r+0xa8>)
 8010d9c:	4605      	mov	r5, r0
 8010d9e:	460c      	mov	r4, r1
 8010da0:	6818      	ldr	r0, [r3, #0]
 8010da2:	b118      	cbz	r0, 8010dac <__swsetup_r+0x14>
 8010da4:	6a03      	ldr	r3, [r0, #32]
 8010da6:	b90b      	cbnz	r3, 8010dac <__swsetup_r+0x14>
 8010da8:	f7fc fc4a 	bl	800d640 <__sinit>
 8010dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010db0:	0719      	lsls	r1, r3, #28
 8010db2:	d422      	bmi.n	8010dfa <__swsetup_r+0x62>
 8010db4:	06da      	lsls	r2, r3, #27
 8010db6:	d407      	bmi.n	8010dc8 <__swsetup_r+0x30>
 8010db8:	2209      	movs	r2, #9
 8010dba:	602a      	str	r2, [r5, #0]
 8010dbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8010dc4:	81a3      	strh	r3, [r4, #12]
 8010dc6:	e033      	b.n	8010e30 <__swsetup_r+0x98>
 8010dc8:	0758      	lsls	r0, r3, #29
 8010dca:	d512      	bpl.n	8010df2 <__swsetup_r+0x5a>
 8010dcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010dce:	b141      	cbz	r1, 8010de2 <__swsetup_r+0x4a>
 8010dd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010dd4:	4299      	cmp	r1, r3
 8010dd6:	d002      	beq.n	8010dde <__swsetup_r+0x46>
 8010dd8:	4628      	mov	r0, r5
 8010dda:	f7fd fbf7 	bl	800e5cc <_free_r>
 8010dde:	2300      	movs	r3, #0
 8010de0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010de2:	89a3      	ldrh	r3, [r4, #12]
 8010de4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010de8:	81a3      	strh	r3, [r4, #12]
 8010dea:	2300      	movs	r3, #0
 8010dec:	6063      	str	r3, [r4, #4]
 8010dee:	6923      	ldr	r3, [r4, #16]
 8010df0:	6023      	str	r3, [r4, #0]
 8010df2:	89a3      	ldrh	r3, [r4, #12]
 8010df4:	f043 0308 	orr.w	r3, r3, #8
 8010df8:	81a3      	strh	r3, [r4, #12]
 8010dfa:	6923      	ldr	r3, [r4, #16]
 8010dfc:	b94b      	cbnz	r3, 8010e12 <__swsetup_r+0x7a>
 8010dfe:	89a3      	ldrh	r3, [r4, #12]
 8010e00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010e04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010e08:	d003      	beq.n	8010e12 <__swsetup_r+0x7a>
 8010e0a:	4621      	mov	r1, r4
 8010e0c:	4628      	mov	r0, r5
 8010e0e:	f000 f882 	bl	8010f16 <__smakebuf_r>
 8010e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e16:	f013 0201 	ands.w	r2, r3, #1
 8010e1a:	d00a      	beq.n	8010e32 <__swsetup_r+0x9a>
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	60a2      	str	r2, [r4, #8]
 8010e20:	6962      	ldr	r2, [r4, #20]
 8010e22:	4252      	negs	r2, r2
 8010e24:	61a2      	str	r2, [r4, #24]
 8010e26:	6922      	ldr	r2, [r4, #16]
 8010e28:	b942      	cbnz	r2, 8010e3c <__swsetup_r+0xa4>
 8010e2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010e2e:	d1c5      	bne.n	8010dbc <__swsetup_r+0x24>
 8010e30:	bd38      	pop	{r3, r4, r5, pc}
 8010e32:	0799      	lsls	r1, r3, #30
 8010e34:	bf58      	it	pl
 8010e36:	6962      	ldrpl	r2, [r4, #20]
 8010e38:	60a2      	str	r2, [r4, #8]
 8010e3a:	e7f4      	b.n	8010e26 <__swsetup_r+0x8e>
 8010e3c:	2000      	movs	r0, #0
 8010e3e:	e7f7      	b.n	8010e30 <__swsetup_r+0x98>
 8010e40:	20000018 	.word	0x20000018

08010e44 <_raise_r>:
 8010e44:	291f      	cmp	r1, #31
 8010e46:	b538      	push	{r3, r4, r5, lr}
 8010e48:	4605      	mov	r5, r0
 8010e4a:	460c      	mov	r4, r1
 8010e4c:	d904      	bls.n	8010e58 <_raise_r+0x14>
 8010e4e:	2316      	movs	r3, #22
 8010e50:	6003      	str	r3, [r0, #0]
 8010e52:	f04f 30ff 	mov.w	r0, #4294967295
 8010e56:	bd38      	pop	{r3, r4, r5, pc}
 8010e58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010e5a:	b112      	cbz	r2, 8010e62 <_raise_r+0x1e>
 8010e5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010e60:	b94b      	cbnz	r3, 8010e76 <_raise_r+0x32>
 8010e62:	4628      	mov	r0, r5
 8010e64:	f000 f830 	bl	8010ec8 <_getpid_r>
 8010e68:	4622      	mov	r2, r4
 8010e6a:	4601      	mov	r1, r0
 8010e6c:	4628      	mov	r0, r5
 8010e6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e72:	f000 b817 	b.w	8010ea4 <_kill_r>
 8010e76:	2b01      	cmp	r3, #1
 8010e78:	d00a      	beq.n	8010e90 <_raise_r+0x4c>
 8010e7a:	1c59      	adds	r1, r3, #1
 8010e7c:	d103      	bne.n	8010e86 <_raise_r+0x42>
 8010e7e:	2316      	movs	r3, #22
 8010e80:	6003      	str	r3, [r0, #0]
 8010e82:	2001      	movs	r0, #1
 8010e84:	e7e7      	b.n	8010e56 <_raise_r+0x12>
 8010e86:	2100      	movs	r1, #0
 8010e88:	4620      	mov	r0, r4
 8010e8a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010e8e:	4798      	blx	r3
 8010e90:	2000      	movs	r0, #0
 8010e92:	e7e0      	b.n	8010e56 <_raise_r+0x12>

08010e94 <raise>:
 8010e94:	4b02      	ldr	r3, [pc, #8]	@ (8010ea0 <raise+0xc>)
 8010e96:	4601      	mov	r1, r0
 8010e98:	6818      	ldr	r0, [r3, #0]
 8010e9a:	f7ff bfd3 	b.w	8010e44 <_raise_r>
 8010e9e:	bf00      	nop
 8010ea0:	20000018 	.word	0x20000018

08010ea4 <_kill_r>:
 8010ea4:	b538      	push	{r3, r4, r5, lr}
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	4d06      	ldr	r5, [pc, #24]	@ (8010ec4 <_kill_r+0x20>)
 8010eaa:	4604      	mov	r4, r0
 8010eac:	4608      	mov	r0, r1
 8010eae:	4611      	mov	r1, r2
 8010eb0:	602b      	str	r3, [r5, #0]
 8010eb2:	f7f0 fca1 	bl	80017f8 <_kill>
 8010eb6:	1c43      	adds	r3, r0, #1
 8010eb8:	d102      	bne.n	8010ec0 <_kill_r+0x1c>
 8010eba:	682b      	ldr	r3, [r5, #0]
 8010ebc:	b103      	cbz	r3, 8010ec0 <_kill_r+0x1c>
 8010ebe:	6023      	str	r3, [r4, #0]
 8010ec0:	bd38      	pop	{r3, r4, r5, pc}
 8010ec2:	bf00      	nop
 8010ec4:	20000554 	.word	0x20000554

08010ec8 <_getpid_r>:
 8010ec8:	f7f0 bc8e 	b.w	80017e8 <_getpid>

08010ecc <__swhatbuf_r>:
 8010ecc:	b570      	push	{r4, r5, r6, lr}
 8010ece:	460c      	mov	r4, r1
 8010ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ed4:	b096      	sub	sp, #88	@ 0x58
 8010ed6:	4615      	mov	r5, r2
 8010ed8:	2900      	cmp	r1, #0
 8010eda:	461e      	mov	r6, r3
 8010edc:	da0c      	bge.n	8010ef8 <__swhatbuf_r+0x2c>
 8010ede:	89a3      	ldrh	r3, [r4, #12]
 8010ee0:	2100      	movs	r1, #0
 8010ee2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010ee6:	bf14      	ite	ne
 8010ee8:	2340      	movne	r3, #64	@ 0x40
 8010eea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010eee:	2000      	movs	r0, #0
 8010ef0:	6031      	str	r1, [r6, #0]
 8010ef2:	602b      	str	r3, [r5, #0]
 8010ef4:	b016      	add	sp, #88	@ 0x58
 8010ef6:	bd70      	pop	{r4, r5, r6, pc}
 8010ef8:	466a      	mov	r2, sp
 8010efa:	f000 f849 	bl	8010f90 <_fstat_r>
 8010efe:	2800      	cmp	r0, #0
 8010f00:	dbed      	blt.n	8010ede <__swhatbuf_r+0x12>
 8010f02:	9901      	ldr	r1, [sp, #4]
 8010f04:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010f08:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010f0c:	4259      	negs	r1, r3
 8010f0e:	4159      	adcs	r1, r3
 8010f10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f14:	e7eb      	b.n	8010eee <__swhatbuf_r+0x22>

08010f16 <__smakebuf_r>:
 8010f16:	898b      	ldrh	r3, [r1, #12]
 8010f18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f1a:	079d      	lsls	r5, r3, #30
 8010f1c:	4606      	mov	r6, r0
 8010f1e:	460c      	mov	r4, r1
 8010f20:	d507      	bpl.n	8010f32 <__smakebuf_r+0x1c>
 8010f22:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010f26:	6023      	str	r3, [r4, #0]
 8010f28:	6123      	str	r3, [r4, #16]
 8010f2a:	2301      	movs	r3, #1
 8010f2c:	6163      	str	r3, [r4, #20]
 8010f2e:	b003      	add	sp, #12
 8010f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f32:	ab01      	add	r3, sp, #4
 8010f34:	466a      	mov	r2, sp
 8010f36:	f7ff ffc9 	bl	8010ecc <__swhatbuf_r>
 8010f3a:	9f00      	ldr	r7, [sp, #0]
 8010f3c:	4605      	mov	r5, r0
 8010f3e:	4630      	mov	r0, r6
 8010f40:	4639      	mov	r1, r7
 8010f42:	f7fd fbb7 	bl	800e6b4 <_malloc_r>
 8010f46:	b948      	cbnz	r0, 8010f5c <__smakebuf_r+0x46>
 8010f48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f4c:	059a      	lsls	r2, r3, #22
 8010f4e:	d4ee      	bmi.n	8010f2e <__smakebuf_r+0x18>
 8010f50:	f023 0303 	bic.w	r3, r3, #3
 8010f54:	f043 0302 	orr.w	r3, r3, #2
 8010f58:	81a3      	strh	r3, [r4, #12]
 8010f5a:	e7e2      	b.n	8010f22 <__smakebuf_r+0xc>
 8010f5c:	89a3      	ldrh	r3, [r4, #12]
 8010f5e:	6020      	str	r0, [r4, #0]
 8010f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f64:	81a3      	strh	r3, [r4, #12]
 8010f66:	9b01      	ldr	r3, [sp, #4]
 8010f68:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010f6c:	b15b      	cbz	r3, 8010f86 <__smakebuf_r+0x70>
 8010f6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010f72:	4630      	mov	r0, r6
 8010f74:	f000 f81e 	bl	8010fb4 <_isatty_r>
 8010f78:	b128      	cbz	r0, 8010f86 <__smakebuf_r+0x70>
 8010f7a:	89a3      	ldrh	r3, [r4, #12]
 8010f7c:	f023 0303 	bic.w	r3, r3, #3
 8010f80:	f043 0301 	orr.w	r3, r3, #1
 8010f84:	81a3      	strh	r3, [r4, #12]
 8010f86:	89a3      	ldrh	r3, [r4, #12]
 8010f88:	431d      	orrs	r5, r3
 8010f8a:	81a5      	strh	r5, [r4, #12]
 8010f8c:	e7cf      	b.n	8010f2e <__smakebuf_r+0x18>
	...

08010f90 <_fstat_r>:
 8010f90:	b538      	push	{r3, r4, r5, lr}
 8010f92:	2300      	movs	r3, #0
 8010f94:	4d06      	ldr	r5, [pc, #24]	@ (8010fb0 <_fstat_r+0x20>)
 8010f96:	4604      	mov	r4, r0
 8010f98:	4608      	mov	r0, r1
 8010f9a:	4611      	mov	r1, r2
 8010f9c:	602b      	str	r3, [r5, #0]
 8010f9e:	f7f0 fc8b 	bl	80018b8 <_fstat>
 8010fa2:	1c43      	adds	r3, r0, #1
 8010fa4:	d102      	bne.n	8010fac <_fstat_r+0x1c>
 8010fa6:	682b      	ldr	r3, [r5, #0]
 8010fa8:	b103      	cbz	r3, 8010fac <_fstat_r+0x1c>
 8010faa:	6023      	str	r3, [r4, #0]
 8010fac:	bd38      	pop	{r3, r4, r5, pc}
 8010fae:	bf00      	nop
 8010fb0:	20000554 	.word	0x20000554

08010fb4 <_isatty_r>:
 8010fb4:	b538      	push	{r3, r4, r5, lr}
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	4d05      	ldr	r5, [pc, #20]	@ (8010fd0 <_isatty_r+0x1c>)
 8010fba:	4604      	mov	r4, r0
 8010fbc:	4608      	mov	r0, r1
 8010fbe:	602b      	str	r3, [r5, #0]
 8010fc0:	f7f0 fc8a 	bl	80018d8 <_isatty>
 8010fc4:	1c43      	adds	r3, r0, #1
 8010fc6:	d102      	bne.n	8010fce <_isatty_r+0x1a>
 8010fc8:	682b      	ldr	r3, [r5, #0]
 8010fca:	b103      	cbz	r3, 8010fce <_isatty_r+0x1a>
 8010fcc:	6023      	str	r3, [r4, #0]
 8010fce:	bd38      	pop	{r3, r4, r5, pc}
 8010fd0:	20000554 	.word	0x20000554

08010fd4 <_init>:
 8010fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fd6:	bf00      	nop
 8010fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fda:	bc08      	pop	{r3}
 8010fdc:	469e      	mov	lr, r3
 8010fde:	4770      	bx	lr

08010fe0 <_fini>:
 8010fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fe2:	bf00      	nop
 8010fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fe6:	bc08      	pop	{r3}
 8010fe8:	469e      	mov	lr, r3
 8010fea:	4770      	bx	lr
