<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4659" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4659{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4659{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4659{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4659{left:190px;bottom:998px;letter-spacing:-0.2px;}
#t5_4659{left:531px;bottom:998px;letter-spacing:-0.15px;}
#t6_4659{left:190px;bottom:973px;letter-spacing:-0.21px;}
#t7_4659{left:531px;bottom:973px;letter-spacing:-0.13px;}
#t8_4659{left:190px;bottom:949px;letter-spacing:-0.2px;}
#t9_4659{left:531px;bottom:949px;letter-spacing:-0.17px;}
#ta_4659{left:190px;bottom:924px;letter-spacing:-0.2px;}
#tb_4659{left:531px;bottom:924px;letter-spacing:-0.14px;}
#tc_4659{left:190px;bottom:900px;letter-spacing:-0.14px;}
#td_4659{left:531px;bottom:900px;letter-spacing:-0.14px;}
#te_4659{left:190px;bottom:875px;letter-spacing:-0.21px;}
#tf_4659{left:531px;bottom:875px;letter-spacing:-0.12px;}
#tg_4659{left:190px;bottom:851px;letter-spacing:-0.14px;}
#th_4659{left:531px;bottom:851px;letter-spacing:-0.13px;}
#ti_4659{left:190px;bottom:826px;letter-spacing:-0.21px;}
#tj_4659{left:531px;bottom:826px;letter-spacing:-0.12px;}
#tk_4659{left:190px;bottom:802px;letter-spacing:-0.14px;}
#tl_4659{left:531px;bottom:802px;letter-spacing:-0.13px;}
#tm_4659{left:190px;bottom:778px;letter-spacing:-0.13px;}
#tn_4659{left:531px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_4659{left:190px;bottom:753px;letter-spacing:-0.14px;}
#tp_4659{left:531px;bottom:753px;letter-spacing:-0.15px;}
#tq_4659{left:190px;bottom:729px;letter-spacing:-0.14px;}
#tr_4659{left:531px;bottom:729px;letter-spacing:-0.15px;}
#ts_4659{left:190px;bottom:704px;letter-spacing:-0.13px;}
#tt_4659{left:531px;bottom:704px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4659{left:82px;bottom:680px;letter-spacing:-0.17px;}
#tv_4659{left:139px;bottom:680px;letter-spacing:-0.16px;}
#tw_4659{left:190px;bottom:680px;letter-spacing:-0.14px;}
#tx_4659{left:438px;bottom:680px;letter-spacing:-0.14px;}
#ty_4659{left:531px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4659{left:531px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t10_4659{left:531px;bottom:642px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t11_4659{left:531px;bottom:625px;letter-spacing:-0.11px;}
#t12_4659{left:531px;bottom:603px;}
#t13_4659{left:547px;bottom:603px;letter-spacing:-0.12px;}
#t14_4659{left:531px;bottom:588px;}
#t15_4659{left:547px;bottom:588px;letter-spacing:-0.1px;word-spacing:-0.71px;}
#t16_4659{left:547px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4659{left:547px;bottom:558px;letter-spacing:-0.12px;}
#t18_4659{left:82px;bottom:533px;letter-spacing:-0.12px;}
#t19_4659{left:97px;bottom:516px;}
#t1a_4659{left:83px;bottom:499px;letter-spacing:-0.15px;}
#t1b_4659{left:139px;bottom:533px;letter-spacing:-0.12px;}
#t1c_4659{left:153px;bottom:516px;}
#t1d_4659{left:139px;bottom:499px;letter-spacing:-0.15px;}
#t1e_4659{left:190px;bottom:533px;letter-spacing:-0.16px;}
#t1f_4659{left:310px;bottom:533px;}
#t1g_4659{left:313px;bottom:533px;letter-spacing:-0.15px;}
#t1h_4659{left:438px;bottom:533px;letter-spacing:-0.15px;}
#t1i_4659{left:531px;bottom:533px;letter-spacing:-0.11px;}
#t1j_4659{left:648px;bottom:533px;}
#t1k_4659{left:655px;bottom:533px;letter-spacing:-0.12px;}
#t1l_4659{left:531px;bottom:512px;letter-spacing:-0.13px;}
#t1m_4659{left:833px;bottom:512px;}
#t1n_4659{left:531px;bottom:495px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_4659{left:83px;bottom:470px;letter-spacing:-0.14px;}
#t1p_4659{left:139px;bottom:470px;letter-spacing:-0.15px;}
#t1q_4659{left:190px;bottom:470px;letter-spacing:-0.15px;}
#t1r_4659{left:438px;bottom:470px;letter-spacing:-0.15px;}
#t1s_4659{left:531px;bottom:470px;letter-spacing:-0.12px;}
#t1t_4659{left:531px;bottom:449px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t1u_4659{left:531px;bottom:432px;letter-spacing:-0.11px;}
#t1v_4659{left:531px;bottom:415px;letter-spacing:-0.11px;}
#t1w_4659{left:531px;bottom:399px;letter-spacing:-0.09px;}
#t1x_4659{left:531px;bottom:377px;}
#t1y_4659{left:547px;bottom:377px;letter-spacing:-0.1px;word-spacing:-0.71px;}
#t1z_4659{left:547px;bottom:362px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_4659{left:547px;bottom:347px;letter-spacing:-0.12px;}
#t21_4659{left:83px;bottom:322px;letter-spacing:-0.15px;}
#t22_4659{left:97px;bottom:305px;}
#t23_4659{left:82px;bottom:289px;letter-spacing:-0.14px;}
#t24_4659{left:139px;bottom:322px;letter-spacing:-0.15px;}
#t25_4659{left:153px;bottom:305px;}
#t26_4659{left:139px;bottom:289px;letter-spacing:-0.15px;}
#t27_4659{left:190px;bottom:322px;letter-spacing:-0.16px;}
#t28_4659{left:310px;bottom:322px;}
#t29_4659{left:313px;bottom:322px;letter-spacing:-0.13px;}
#t2a_4659{left:438px;bottom:322px;letter-spacing:-0.15px;}
#t2b_4659{left:531px;bottom:322px;letter-spacing:-0.11px;}
#t2c_4659{left:648px;bottom:322px;}
#t2d_4659{left:655px;bottom:322px;letter-spacing:-0.12px;}
#t2e_4659{left:531px;bottom:301px;letter-spacing:-0.13px;word-spacing:-0.12px;}
#t2f_4659{left:815px;bottom:301px;}
#t2g_4659{left:822px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t2h_4659{left:531px;bottom:284px;letter-spacing:-0.1px;}
#t2i_4659{left:82px;bottom:260px;letter-spacing:-0.16px;}
#t2j_4659{left:139px;bottom:260px;letter-spacing:-0.17px;}
#t2k_4659{left:190px;bottom:260px;letter-spacing:-0.16px;}
#t2l_4659{left:438px;bottom:260px;letter-spacing:-0.14px;}
#t2m_4659{left:531px;bottom:260px;letter-spacing:-0.11px;}
#t2n_4659{left:531px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t2o_4659{left:531px;bottom:221px;letter-spacing:-0.11px;}
#t2p_4659{left:531px;bottom:205px;letter-spacing:-0.11px;}
#t2q_4659{left:531px;bottom:183px;}
#t2r_4659{left:547px;bottom:183px;letter-spacing:-0.12px;}
#t2s_4659{left:531px;bottom:168px;}
#t2t_4659{left:547px;bottom:168px;letter-spacing:-0.11px;}
#t2u_4659{left:82px;bottom:144px;letter-spacing:-0.16px;}
#t2v_4659{left:139px;bottom:144px;letter-spacing:-0.17px;}
#t2w_4659{left:190px;bottom:144px;letter-spacing:-0.16px;}
#t2x_4659{left:438px;bottom:144px;letter-spacing:-0.14px;}
#t2y_4659{left:531px;bottom:144px;letter-spacing:-0.11px;}
#t2z_4659{left:531px;bottom:122px;letter-spacing:-0.13px;}
#t30_4659{left:133px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t31_4659{left:222px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t32_4659{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t33_4659{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t34_4659{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t35_4659{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t36_4659{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t37_4659{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t38_4659{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4659{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4659{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4659{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4659{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s5_4659{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4659{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4659" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4659Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4659" style="-webkit-user-select: none;"><object width="935" height="1210" data="4659/4659.svg" type="image/svg+xml" id="pdf4659" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4659" class="t s1_4659">Vol. 4 </span><span id="t2_4659" class="t s1_4659">2-137 </span>
<span id="t3_4659" class="t s2_4659">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4659" class="t s3_4659">10 </span><span id="t5_4659" class="t s3_4659">TSCEn </span>
<span id="t6_4659" class="t s3_4659">11 </span><span id="t7_4659" class="t s3_4659">DisRETC </span>
<span id="t8_4659" class="t s3_4659">12 </span><span id="t9_4659" class="t s3_4659">PTWEn </span>
<span id="ta_4659" class="t s3_4659">13 </span><span id="tb_4659" class="t s3_4659">BranchEn </span>
<span id="tc_4659" class="t s3_4659">17:14 </span><span id="td_4659" class="t s3_4659">MTCFreq </span>
<span id="te_4659" class="t s3_4659">18 </span><span id="tf_4659" class="t s3_4659">Reserved, must be zero. </span>
<span id="tg_4659" class="t s3_4659">22:19 </span><span id="th_4659" class="t s3_4659">CycThresh </span>
<span id="ti_4659" class="t s3_4659">23 </span><span id="tj_4659" class="t s3_4659">Reserved, must be zero. </span>
<span id="tk_4659" class="t s3_4659">27:24 </span><span id="tl_4659" class="t s3_4659">PSBFreq </span>
<span id="tm_4659" class="t s3_4659">31:28 </span><span id="tn_4659" class="t s3_4659">Reserved, must be zero. </span>
<span id="to_4659" class="t s3_4659">35:32 </span><span id="tp_4659" class="t s3_4659">ADDR0_CFG </span>
<span id="tq_4659" class="t s3_4659">39:36 </span><span id="tr_4659" class="t s3_4659">ADDR1_CFG </span>
<span id="ts_4659" class="t s3_4659">63:40 </span><span id="tt_4659" class="t s3_4659">Reserved, must be zero. </span>
<span id="tu_4659" class="t s3_4659">680H </span><span id="tv_4659" class="t s3_4659">1664 </span><span id="tw_4659" class="t s3_4659">MSR_LASTBRANCH_0_FROM_IP </span><span id="tx_4659" class="t s3_4659">Core </span><span id="ty_4659" class="t s3_4659">Last Branch Record 0 From IP (R/W) </span>
<span id="tz_4659" class="t s3_4659">One of the three MSRs that make up the first entry of </span>
<span id="t10_4659" class="t s3_4659">the 32-entry LBR stack. The From_IP part of the stack </span>
<span id="t11_4659" class="t s3_4659">contains pointers to the source instruction. See also: </span>
<span id="t12_4659" class="t s3_4659">• </span><span id="t13_4659" class="t s3_4659">Last Branch Record Stack TOS at 1C9H. </span>
<span id="t14_4659" class="t s3_4659">• </span><span id="t15_4659" class="t s3_4659">Section 18.7, “Last Branch, Call Stack, Interrupt, and </span>
<span id="t16_4659" class="t s3_4659">Exception Recording for Processors based on </span>
<span id="t17_4659" class="t s3_4659">Goldmont Plus Microarchitecture.” </span>
<span id="t18_4659" class="t s3_4659">681H </span>
<span id="t19_4659" class="t s3_4659">- </span>
<span id="t1a_4659" class="t s3_4659">69FH </span>
<span id="t1b_4659" class="t s3_4659">1665 </span>
<span id="t1c_4659" class="t s3_4659">- </span>
<span id="t1d_4659" class="t s3_4659">1695 </span>
<span id="t1e_4659" class="t s3_4659">MSR_LASTBRANCH_</span><span id="t1f_4659" class="t s4_4659">i</span><span id="t1g_4659" class="t s3_4659">_FROM_IP </span><span id="t1h_4659" class="t s3_4659">Core </span><span id="t1i_4659" class="t s3_4659">Last Branch Record </span><span id="t1j_4659" class="t s4_4659">i </span><span id="t1k_4659" class="t s3_4659">From IP (R/W) </span>
<span id="t1l_4659" class="t s3_4659">See description of MSR_LASTBRANCH_0_FROM_IP; </span><span id="t1m_4659" class="t s4_4659">i </span>
<span id="t1n_4659" class="t s3_4659">= 1-31. </span>
<span id="t1o_4659" class="t s3_4659">6C0H </span><span id="t1p_4659" class="t s3_4659">1728 </span><span id="t1q_4659" class="t s3_4659">MSR_LASTBRANCH_0_TO_IP </span><span id="t1r_4659" class="t s3_4659">Core </span><span id="t1s_4659" class="t s3_4659">Last Branch Record 0 To IP (R/W) </span>
<span id="t1t_4659" class="t s3_4659">One of the three MSRs that make up the first entry of </span>
<span id="t1u_4659" class="t s3_4659">the 32-entry LBR stack. The To_IP part of the stack </span>
<span id="t1v_4659" class="t s3_4659">contains pointers to the Destination instruction. See </span>
<span id="t1w_4659" class="t s3_4659">also: </span>
<span id="t1x_4659" class="t s3_4659">• </span><span id="t1y_4659" class="t s3_4659">Section 18.7, “Last Branch, Call Stack, Interrupt, and </span>
<span id="t1z_4659" class="t s3_4659">Exception Recording for Processors based on </span>
<span id="t20_4659" class="t s3_4659">Goldmont Plus Microarchitecture.” </span>
<span id="t21_4659" class="t s3_4659">6C1H </span>
<span id="t22_4659" class="t s3_4659">- </span>
<span id="t23_4659" class="t s3_4659">6DFH </span>
<span id="t24_4659" class="t s3_4659">1729 </span>
<span id="t25_4659" class="t s3_4659">- </span>
<span id="t26_4659" class="t s3_4659">1759 </span>
<span id="t27_4659" class="t s3_4659">MSR_LASTBRANCH_</span><span id="t28_4659" class="t s4_4659">i</span><span id="t29_4659" class="t s3_4659">_TO_IP </span><span id="t2a_4659" class="t s3_4659">Core </span><span id="t2b_4659" class="t s3_4659">Last Branch Record </span><span id="t2c_4659" class="t s4_4659">i </span><span id="t2d_4659" class="t s3_4659">To IP (R/W) </span>
<span id="t2e_4659" class="t s3_4659">See description of MSR_LASTBRANCH_0_TO_IP; </span><span id="t2f_4659" class="t s4_4659">i </span><span id="t2g_4659" class="t s3_4659">= 1- </span>
<span id="t2h_4659" class="t s3_4659">31. </span>
<span id="t2i_4659" class="t s3_4659">DC0H </span><span id="t2j_4659" class="t s3_4659">3520 </span><span id="t2k_4659" class="t s3_4659">MSR_LASTBRANCH_INFO_0 </span><span id="t2l_4659" class="t s3_4659">Core </span><span id="t2m_4659" class="t s3_4659">Last Branch Record 0 Additional Information (R/W) </span>
<span id="t2n_4659" class="t s3_4659">One of the three MSRs that make up the first entry of </span>
<span id="t2o_4659" class="t s3_4659">the 32-entry LBR stack. This part of the stack </span>
<span id="t2p_4659" class="t s3_4659">contains flag and elapsed cycle information. See also: </span>
<span id="t2q_4659" class="t s3_4659">• </span><span id="t2r_4659" class="t s3_4659">Last Branch Record Stack TOS at 1C9H. </span>
<span id="t2s_4659" class="t s3_4659">• </span><span id="t2t_4659" class="t s3_4659">Section 18.9.1, “LBR Stack.” </span>
<span id="t2u_4659" class="t s3_4659">DC1H </span><span id="t2v_4659" class="t s3_4659">3521 </span><span id="t2w_4659" class="t s3_4659">MSR_LASTBRANCH_INFO_1 </span><span id="t2x_4659" class="t s3_4659">Core </span><span id="t2y_4659" class="t s3_4659">Last Branch Record 1 Additional Information (R/W) </span>
<span id="t2z_4659" class="t s3_4659">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t30_4659" class="t s5_4659">Table 2-13. </span><span id="t31_4659" class="t s5_4659">MSRs in Intel Atom® Processors Based on Goldmont Plus Microarchitecture (Contd.) </span>
<span id="t32_4659" class="t s6_4659">Register </span>
<span id="t33_4659" class="t s6_4659">Address </span><span id="t34_4659" class="t s6_4659">Register Name / Bit Fields </span><span id="t35_4659" class="t s6_4659">Scope </span><span id="t36_4659" class="t s6_4659">Bit Description </span>
<span id="t37_4659" class="t s6_4659">Hex </span><span id="t38_4659" class="t s6_4659">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
