digraph depgraph {
"112:IADD" -> "112:STORE:3"[label=0];
"55:LOAD:3" -> "112:STORE:3"[color=gray];
"61:IFGE" -> "112:STORE:3"[color=red,style=dashed];
"69:DMA_LOAD(I)" -> "112:STORE:3"[color=gray];
"84:DMA_LOAD(I)" -> "112:STORE:3"[color=gray];
"104:DMA_STORE(I)" -> "112:STORE:3"[color=gray];
"111:DMA_STORE(I)" -> "112:STORE:3"[color=gray];
"112:IADD" -> "112:STORE:3"[color=gray];
"55:LOAD:3" -> "61:IFGE"[label=0];
"60:DMA_LOAD" -> "61:IFGE"[label=1];
"57:DMA_LOAD(ref)" -> "69:DMA_LOAD(I)"[label=0];
"55:LOAD:3" -> "69:DMA_LOAD(I)"[label=1];
"61:IFGE" -> "69:DMA_LOAD(I)"[color=red,style=dashed];
"80:DMA_LOAD(ref)" -> "84:DMA_LOAD(I)"[label=0];
"55:LOAD:3" -> "84:DMA_LOAD(I)"[label=1];
"61:IFGE" -> "84:DMA_LOAD(I)"[color=red,style=dashed];
"57:DMA_LOAD(ref)" -> "104:DMA_STORE(I)"[label=0];
"55:LOAD:3" -> "104:DMA_STORE(I)"[label=1];
"70:CONST:-1" -> "104:DMA_STORE(I)"[label=2];
"69:DMA_LOAD(I)" -> "104:DMA_STORE(I)"[color=gray];
"80:DMA_LOAD(ref)" -> "104:DMA_STORE(I)"[color=gray];
"95:IFEQ" -> "104:DMA_STORE(I)"[color=red,style=dashed];
"80:DMA_LOAD(ref)" -> "111:DMA_STORE(I)"[label=0];
"55:LOAD:3" -> "111:DMA_STORE(I)"[label=1];
"70:CONST:-1" -> "111:DMA_STORE(I)"[label=2];
"57:DMA_LOAD(ref)" -> "111:DMA_STORE(I)"[color=gray];
"84:DMA_LOAD(I)" -> "111:DMA_STORE(I)"[color=gray];
"95:IFEQ" -> "111:DMA_STORE(I)"[color=red,style=dashed];
"55:LOAD:3" -> "112:IADD"[label=0];
"74:CONST:1" -> "112:IADD"[label=1];
"56:LOAD:0(ref)" -> "57:DMA_LOAD(ref)"[label=0];
"57:CONST:5" -> "57:DMA_LOAD(ref)"[label=1];
"56:LOAD:0(ref)" -> "80:DMA_LOAD(ref)"[label=0];
"80:CONST:6" -> "80:DMA_LOAD(ref)"[label=1];
"61:IFGE" -> "80:DMA_LOAD(ref)"[color=red,style=dashed];
"57:DMA_LOAD(ref)" -> "60:DMA_LOAD"[label=0];
"60:CONST:2147483647" -> "60:DMA_LOAD"[label=1];
"57:DMA_LOAD(ref)" -> "129:CACHE_FETCH(I)"[label=0];
"112:IADD" -> "129:CACHE_FETCH(I)"[label=1];
"69:DMA_LOAD(I)" -> "71:IFNE"[label=0];
"70:CONST:-1" -> "71:IFNE"[label=1];
"61:IFGE" -> "71:IFNE"[color=red,style=dashed];
"84:DMA_LOAD(I)" -> "86:IFNE"[label=0];
"70:CONST:-1" -> "86:IFNE"[label=1];
"61:IFGE" -> "86:IFNE"[color=red,style=dashed];
"94:IXOR" -> "95:IFEQ"[label=0];
"78:CONST:0" -> "95:IFEQ"[label=1];
"61:IFGE" -> "95:IFEQ"[color=red,style=dashed];
"78:CONST:0" -> "71:STORE:8000"[label=0];
"71:IFNE" -> "71:STORE:8000"[color=green,style=dashed];
"74:CONST:1" -> "71:STORE:8000"[label=0];
"71:IFNE" -> "71:STORE:8000"[color=red,style=dashed];
"74:CONST:1" -> "86:STORE:8001"[label=0];
"86:IFNE" -> "86:STORE:8001"[color=red,style=dashed];
"78:CONST:0" -> "86:STORE:8001"[label=0];
"86:IFNE" -> "86:STORE:8001"[color=green,style=dashed];
"71:STORE:8000" -> "71:LOAD:8000"[color=gray];
"71:STORE:8000" -> "71:LOAD:8000"[color=gray];
"71:LOAD:8000" -> "94:IXOR"[label=0];
"86:LOAD:8001" -> "94:IXOR"[label=1];
"80:DMA_LOAD(ref)" -> "144:CACHE_FETCH(I)"[label=0];
"112:IADD" -> "144:CACHE_FETCH(I)"[label=1];
"86:STORE:8001" -> "86:LOAD:8001"[color=gray];
"86:STORE:8001" -> "86:LOAD:8001"[color=gray];
"80:DMA_LOAD(ref)" -> "55:HANDLE_CMP"[label=0];
"57:DMA_LOAD(ref)" -> "55:HANDLE_CMP"[label=1];
"61:IFGE" -> "55:HANDLE_CMP"[color=red,style=dashed];
}