<stg><name>systolic_array_kernel</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %conv3_i_i290_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i290_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %conv3_i_i_1159292_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1159292_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %conv3_i_i_2169294_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2169294_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %conv3_i_i_3179296_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3179296_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %conv3_i_i_4189298_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4189298_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %conv3_i_i_5199300_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5199300_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %conv3_i_i_6209302_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6209302_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %conv3_i_i_7219304_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7219304_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %conv3_i_i_1306_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1306_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %conv3_i_i_1_1309_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_1309_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %conv3_i_i_1_2312_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_2312_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %conv3_i_i_1_3315_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_3315_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %conv3_i_i_1_4318_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_4318_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %conv3_i_i_1_5321_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_5321_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %conv3_i_i_1_6324_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_6324_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %conv3_i_i_1_7327_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_7327_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %conv3_i_i_2329_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2329_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %conv3_i_i_2_1332_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_1332_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %conv3_i_i_2_2335_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_2335_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %conv3_i_i_2_3338_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_3338_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %conv3_i_i_2_4341_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_4341_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %conv3_i_i_2_5344_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_5344_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %conv3_i_i_2_6347_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_6347_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:26 %conv3_i_i_2_7350_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_7350_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %conv3_i_i_3352_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3352_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %conv3_i_i_3_1355_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_1355_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %conv3_i_i_3_2358_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_2358_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %conv3_i_i_3_3361_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_3361_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %conv3_i_i_3_4364_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_4364_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %conv3_i_i_3_5367_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_5367_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %conv3_i_i_3_6370_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_6370_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %conv3_i_i_3_7373_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_7373_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %conv3_i_i_4375_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4375_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %conv3_i_i_4_1378_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_1378_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %conv3_i_i_4_2381_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_2381_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %conv3_i_i_4_3384_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_3384_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %conv3_i_i_4_4387_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_4387_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %conv3_i_i_4_5390_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_5390_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %conv3_i_i_4_6393_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_6393_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %conv3_i_i_4_7396_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_7396_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %conv3_i_i_5398_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5398_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %conv3_i_i_5_1401_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_1401_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %conv3_i_i_5_2404_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_2404_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:46 %conv3_i_i_5_3407_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_3407_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %conv3_i_i_5_4410_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_4410_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %conv3_i_i_5_5413_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_5413_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:49 %conv3_i_i_5_6416_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_6416_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:50 %conv3_i_i_5_7419_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_7419_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:51 %conv3_i_i_6421_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6421_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:52 %conv3_i_i_6_1424_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_1424_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:53 %conv3_i_i_6_2427_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_2427_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:54 %conv3_i_i_6_3430_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_3430_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:55 %conv3_i_i_6_4433_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_4433_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:56 %conv3_i_i_6_5436_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_5436_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:57 %conv3_i_i_6_6439_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_6439_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
entry:58 %conv3_i_i_6_7442_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_7442_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:59 %conv3_i_i_7444_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7444_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
entry:60 %conv3_i_i_7_1447_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_1447_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
entry:61 %conv3_i_i_7_2450_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_2450_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
entry:62 %conv3_i_i_7_3453_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_3453_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:63 %conv3_i_i_7_4456_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_4456_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
entry:64 %conv3_i_i_7_5459_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_5459_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
entry:65 %conv3_i_i_7_6462_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_6462_loc"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
entry:66 %conv3_i_i_7_7465_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_7465_loc"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="64" op_4_bw="64" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16">
<![CDATA[
entry:81 %call_ln0 = call void @systolic_array_kernel_Pipeline_CYCLE, i16 %gmem1, i16 %gmem0, i64 %A_read, i64 %B_read, i16 %conv3_i_i_7_7465_loc, i16 %conv3_i_i_7_6462_loc, i16 %conv3_i_i_7_5459_loc, i16 %conv3_i_i_7_4456_loc, i16 %conv3_i_i_7_3453_loc, i16 %conv3_i_i_7_2450_loc, i16 %conv3_i_i_7_1447_loc, i16 %conv3_i_i_7444_loc, i16 %conv3_i_i_6_7442_loc, i16 %conv3_i_i_6_6439_loc, i16 %conv3_i_i_6_5436_loc, i16 %conv3_i_i_6_4433_loc, i16 %conv3_i_i_6_3430_loc, i16 %conv3_i_i_6_2427_loc, i16 %conv3_i_i_6_1424_loc, i16 %conv3_i_i_6421_loc, i16 %conv3_i_i_5_7419_loc, i16 %conv3_i_i_5_6416_loc, i16 %conv3_i_i_5_5413_loc, i16 %conv3_i_i_5_4410_loc, i16 %conv3_i_i_5_3407_loc, i16 %conv3_i_i_5_2404_loc, i16 %conv3_i_i_5_1401_loc, i16 %conv3_i_i_5398_loc, i16 %conv3_i_i_4_7396_loc, i16 %conv3_i_i_4_6393_loc, i16 %conv3_i_i_4_5390_loc, i16 %conv3_i_i_4_4387_loc, i16 %conv3_i_i_4_3384_loc, i16 %conv3_i_i_4_2381_loc, i16 %conv3_i_i_4_1378_loc, i16 %conv3_i_i_4375_loc, i16 %conv3_i_i_3_7373_loc, i16 %conv3_i_i_3_6370_loc, i16 %conv3_i_i_3_5367_loc, i16 %conv3_i_i_3_4364_loc, i16 %conv3_i_i_3_3361_loc, i16 %conv3_i_i_3_2358_loc, i16 %conv3_i_i_3_1355_loc, i16 %conv3_i_i_3352_loc, i16 %conv3_i_i_2_7350_loc, i16 %conv3_i_i_2_6347_loc, i16 %conv3_i_i_2_5344_loc, i16 %conv3_i_i_2_4341_loc, i16 %conv3_i_i_2_3338_loc, i16 %conv3_i_i_2_2335_loc, i16 %conv3_i_i_2_1332_loc, i16 %conv3_i_i_2329_loc, i16 %conv3_i_i_1_7327_loc, i16 %conv3_i_i_1_6324_loc, i16 %conv3_i_i_1_5321_loc, i16 %conv3_i_i_1_4318_loc, i16 %conv3_i_i_1_3315_loc, i16 %conv3_i_i_1_2312_loc, i16 %conv3_i_i_1_1309_loc, i16 %conv3_i_i_1306_loc, i16 %conv3_i_i_7219304_loc, i16 %conv3_i_i_6209302_loc, i16 %conv3_i_i_5199300_loc, i16 %conv3_i_i_4189298_loc, i16 %conv3_i_i_3179296_loc, i16 %conv3_i_i_2169294_loc, i16 %conv3_i_i_1159292_loc, i16 %conv3_i_i290_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:146 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %C_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="64" op_4_bw="64" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16">
<![CDATA[
entry:81 %call_ln0 = call void @systolic_array_kernel_Pipeline_CYCLE, i16 %gmem1, i16 %gmem0, i64 %A_read, i64 %B_read, i16 %conv3_i_i_7_7465_loc, i16 %conv3_i_i_7_6462_loc, i16 %conv3_i_i_7_5459_loc, i16 %conv3_i_i_7_4456_loc, i16 %conv3_i_i_7_3453_loc, i16 %conv3_i_i_7_2450_loc, i16 %conv3_i_i_7_1447_loc, i16 %conv3_i_i_7444_loc, i16 %conv3_i_i_6_7442_loc, i16 %conv3_i_i_6_6439_loc, i16 %conv3_i_i_6_5436_loc, i16 %conv3_i_i_6_4433_loc, i16 %conv3_i_i_6_3430_loc, i16 %conv3_i_i_6_2427_loc, i16 %conv3_i_i_6_1424_loc, i16 %conv3_i_i_6421_loc, i16 %conv3_i_i_5_7419_loc, i16 %conv3_i_i_5_6416_loc, i16 %conv3_i_i_5_5413_loc, i16 %conv3_i_i_5_4410_loc, i16 %conv3_i_i_5_3407_loc, i16 %conv3_i_i_5_2404_loc, i16 %conv3_i_i_5_1401_loc, i16 %conv3_i_i_5398_loc, i16 %conv3_i_i_4_7396_loc, i16 %conv3_i_i_4_6393_loc, i16 %conv3_i_i_4_5390_loc, i16 %conv3_i_i_4_4387_loc, i16 %conv3_i_i_4_3384_loc, i16 %conv3_i_i_4_2381_loc, i16 %conv3_i_i_4_1378_loc, i16 %conv3_i_i_4375_loc, i16 %conv3_i_i_3_7373_loc, i16 %conv3_i_i_3_6370_loc, i16 %conv3_i_i_3_5367_loc, i16 %conv3_i_i_3_4364_loc, i16 %conv3_i_i_3_3361_loc, i16 %conv3_i_i_3_2358_loc, i16 %conv3_i_i_3_1355_loc, i16 %conv3_i_i_3352_loc, i16 %conv3_i_i_2_7350_loc, i16 %conv3_i_i_2_6347_loc, i16 %conv3_i_i_2_5344_loc, i16 %conv3_i_i_2_4341_loc, i16 %conv3_i_i_2_3338_loc, i16 %conv3_i_i_2_2335_loc, i16 %conv3_i_i_2_1332_loc, i16 %conv3_i_i_2329_loc, i16 %conv3_i_i_1_7327_loc, i16 %conv3_i_i_1_6324_loc, i16 %conv3_i_i_1_5321_loc, i16 %conv3_i_i_1_4318_loc, i16 %conv3_i_i_1_3315_loc, i16 %conv3_i_i_1_2312_loc, i16 %conv3_i_i_1_1309_loc, i16 %conv3_i_i_1306_loc, i16 %conv3_i_i_7219304_loc, i16 %conv3_i_i_6209302_loc, i16 %conv3_i_i_5199300_loc, i16 %conv3_i_i_4189298_loc, i16 %conv3_i_i_3179296_loc, i16 %conv3_i_i_2169294_loc, i16 %conv3_i_i_1159292_loc, i16 %conv3_i_i290_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="63">
<![CDATA[
entry:147 %sext_ln160 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
entry:148 %gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln160

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
entry:149 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:82 %conv3_i_i_7_7465_loc_load = load i16 %conv3_i_i_7_7465_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_7465_loc_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:83 %conv3_i_i_7_6462_loc_load = load i16 %conv3_i_i_7_6462_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_6462_loc_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:84 %conv3_i_i_7_5459_loc_load = load i16 %conv3_i_i_7_5459_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_5459_loc_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:85 %conv3_i_i_7_4456_loc_load = load i16 %conv3_i_i_7_4456_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_4456_loc_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:86 %conv3_i_i_7_3453_loc_load = load i16 %conv3_i_i_7_3453_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_3453_loc_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:87 %conv3_i_i_7_2450_loc_load = load i16 %conv3_i_i_7_2450_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_2450_loc_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:88 %conv3_i_i_7_1447_loc_load = load i16 %conv3_i_i_7_1447_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_1447_loc_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:89 %conv3_i_i_7444_loc_load = load i16 %conv3_i_i_7444_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7444_loc_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:90 %conv3_i_i_6_7442_loc_load = load i16 %conv3_i_i_6_7442_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_7442_loc_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:91 %conv3_i_i_6_6439_loc_load = load i16 %conv3_i_i_6_6439_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_6439_loc_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:92 %conv3_i_i_6_5436_loc_load = load i16 %conv3_i_i_6_5436_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_5436_loc_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:93 %conv3_i_i_6_4433_loc_load = load i16 %conv3_i_i_6_4433_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_4433_loc_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:94 %conv3_i_i_6_3430_loc_load = load i16 %conv3_i_i_6_3430_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_3430_loc_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:95 %conv3_i_i_6_2427_loc_load = load i16 %conv3_i_i_6_2427_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_2427_loc_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:96 %conv3_i_i_6_1424_loc_load = load i16 %conv3_i_i_6_1424_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_1424_loc_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:97 %conv3_i_i_6421_loc_load = load i16 %conv3_i_i_6421_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6421_loc_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:98 %conv3_i_i_5_7419_loc_load = load i16 %conv3_i_i_5_7419_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_7419_loc_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:99 %conv3_i_i_5_6416_loc_load = load i16 %conv3_i_i_5_6416_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_6416_loc_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:100 %conv3_i_i_5_5413_loc_load = load i16 %conv3_i_i_5_5413_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_5413_loc_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:101 %conv3_i_i_5_4410_loc_load = load i16 %conv3_i_i_5_4410_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_4410_loc_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:102 %conv3_i_i_5_3407_loc_load = load i16 %conv3_i_i_5_3407_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_3407_loc_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:103 %conv3_i_i_5_2404_loc_load = load i16 %conv3_i_i_5_2404_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_2404_loc_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:104 %conv3_i_i_5_1401_loc_load = load i16 %conv3_i_i_5_1401_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_1401_loc_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:105 %conv3_i_i_5398_loc_load = load i16 %conv3_i_i_5398_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5398_loc_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:106 %conv3_i_i_4_7396_loc_load = load i16 %conv3_i_i_4_7396_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_7396_loc_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:107 %conv3_i_i_4_6393_loc_load = load i16 %conv3_i_i_4_6393_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_6393_loc_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:108 %conv3_i_i_4_5390_loc_load = load i16 %conv3_i_i_4_5390_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_5390_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:109 %conv3_i_i_4_4387_loc_load = load i16 %conv3_i_i_4_4387_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_4387_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:110 %conv3_i_i_4_3384_loc_load = load i16 %conv3_i_i_4_3384_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_3384_loc_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:111 %conv3_i_i_4_2381_loc_load = load i16 %conv3_i_i_4_2381_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_2381_loc_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:112 %conv3_i_i_4_1378_loc_load = load i16 %conv3_i_i_4_1378_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_1378_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:113 %conv3_i_i_4375_loc_load = load i16 %conv3_i_i_4375_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4375_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:114 %conv3_i_i_3_7373_loc_load = load i16 %conv3_i_i_3_7373_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_7373_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:115 %conv3_i_i_3_6370_loc_load = load i16 %conv3_i_i_3_6370_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_6370_loc_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:116 %conv3_i_i_3_5367_loc_load = load i16 %conv3_i_i_3_5367_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_5367_loc_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:117 %conv3_i_i_3_4364_loc_load = load i16 %conv3_i_i_3_4364_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_4364_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:118 %conv3_i_i_3_3361_loc_load = load i16 %conv3_i_i_3_3361_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_3361_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:119 %conv3_i_i_3_2358_loc_load = load i16 %conv3_i_i_3_2358_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_2358_loc_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:120 %conv3_i_i_3_1355_loc_load = load i16 %conv3_i_i_3_1355_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_1355_loc_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:121 %conv3_i_i_3352_loc_load = load i16 %conv3_i_i_3352_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3352_loc_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:122 %conv3_i_i_2_7350_loc_load = load i16 %conv3_i_i_2_7350_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_7350_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:123 %conv3_i_i_2_6347_loc_load = load i16 %conv3_i_i_2_6347_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_6347_loc_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:124 %conv3_i_i_2_5344_loc_load = load i16 %conv3_i_i_2_5344_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_5344_loc_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:125 %conv3_i_i_2_4341_loc_load = load i16 %conv3_i_i_2_4341_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_4341_loc_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:126 %conv3_i_i_2_3338_loc_load = load i16 %conv3_i_i_2_3338_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_3338_loc_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:127 %conv3_i_i_2_2335_loc_load = load i16 %conv3_i_i_2_2335_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_2335_loc_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:128 %conv3_i_i_2_1332_loc_load = load i16 %conv3_i_i_2_1332_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_1332_loc_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:129 %conv3_i_i_2329_loc_load = load i16 %conv3_i_i_2329_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2329_loc_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:130 %conv3_i_i_1_7327_loc_load = load i16 %conv3_i_i_1_7327_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_7327_loc_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:131 %conv3_i_i_1_6324_loc_load = load i16 %conv3_i_i_1_6324_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_6324_loc_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:132 %conv3_i_i_1_5321_loc_load = load i16 %conv3_i_i_1_5321_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_5321_loc_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:133 %conv3_i_i_1_4318_loc_load = load i16 %conv3_i_i_1_4318_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_4318_loc_load"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:134 %conv3_i_i_1_3315_loc_load = load i16 %conv3_i_i_1_3315_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_3315_loc_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:135 %conv3_i_i_1_2312_loc_load = load i16 %conv3_i_i_1_2312_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_2312_loc_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:136 %conv3_i_i_1_1309_loc_load = load i16 %conv3_i_i_1_1309_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_1309_loc_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:137 %conv3_i_i_1306_loc_load = load i16 %conv3_i_i_1306_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1306_loc_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:138 %conv3_i_i_7219304_loc_load = load i16 %conv3_i_i_7219304_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_7219304_loc_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:139 %conv3_i_i_6209302_loc_load = load i16 %conv3_i_i_6209302_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_6209302_loc_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:140 %conv3_i_i_5199300_loc_load = load i16 %conv3_i_i_5199300_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_5199300_loc_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:141 %conv3_i_i_4189298_loc_load = load i16 %conv3_i_i_4189298_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_4189298_loc_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:142 %conv3_i_i_3179296_loc_load = load i16 %conv3_i_i_3179296_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_3179296_loc_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:143 %conv3_i_i_2169294_loc_load = load i16 %conv3_i_i_2169294_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_2169294_loc_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:144 %conv3_i_i_1159292_loc_load = load i16 %conv3_i_i_1159292_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i_1159292_loc_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:145 %conv3_i_i290_loc_load = load i16 %conv3_i_i290_loc

]]></Node>
<StgValue><ssdm name="conv3_i_i290_loc_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="0">
<![CDATA[
entry:150 %call_ln160 = call void @systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J, i16 %gmem2, i63 %trunc_ln, i16 %conv3_i_i290_loc_load, i16 %conv3_i_i_1159292_loc_load, i16 %conv3_i_i_2169294_loc_load, i16 %conv3_i_i_3179296_loc_load, i16 %conv3_i_i_4189298_loc_load, i16 %conv3_i_i_5199300_loc_load, i16 %conv3_i_i_6209302_loc_load, i16 %conv3_i_i_7219304_loc_load, i16 %conv3_i_i_1306_loc_load, i16 %conv3_i_i_1_1309_loc_load, i16 %conv3_i_i_1_2312_loc_load, i16 %conv3_i_i_1_3315_loc_load, i16 %conv3_i_i_1_4318_loc_load, i16 %conv3_i_i_1_5321_loc_load, i16 %conv3_i_i_1_6324_loc_load, i16 %conv3_i_i_1_7327_loc_load, i16 %conv3_i_i_2329_loc_load, i16 %conv3_i_i_2_1332_loc_load, i16 %conv3_i_i_2_2335_loc_load, i16 %conv3_i_i_2_3338_loc_load, i16 %conv3_i_i_2_4341_loc_load, i16 %conv3_i_i_2_5344_loc_load, i16 %conv3_i_i_2_6347_loc_load, i16 %conv3_i_i_2_7350_loc_load, i16 %conv3_i_i_3352_loc_load, i16 %conv3_i_i_3_1355_loc_load, i16 %conv3_i_i_3_2358_loc_load, i16 %conv3_i_i_3_3361_loc_load, i16 %conv3_i_i_3_4364_loc_load, i16 %conv3_i_i_3_5367_loc_load, i16 %conv3_i_i_3_6370_loc_load, i16 %conv3_i_i_3_7373_loc_load, i16 %conv3_i_i_4375_loc_load, i16 %conv3_i_i_4_1378_loc_load, i16 %conv3_i_i_4_2381_loc_load, i16 %conv3_i_i_4_3384_loc_load, i16 %conv3_i_i_4_4387_loc_load, i16 %conv3_i_i_4_5390_loc_load, i16 %conv3_i_i_4_6393_loc_load, i16 %conv3_i_i_4_7396_loc_load, i16 %conv3_i_i_5398_loc_load, i16 %conv3_i_i_5_1401_loc_load, i16 %conv3_i_i_5_2404_loc_load, i16 %conv3_i_i_5_3407_loc_load, i16 %conv3_i_i_5_4410_loc_load, i16 %conv3_i_i_5_5413_loc_load, i16 %conv3_i_i_5_6416_loc_load, i16 %conv3_i_i_5_7419_loc_load, i16 %conv3_i_i_6421_loc_load, i16 %conv3_i_i_6_1424_loc_load, i16 %conv3_i_i_6_2427_loc_load, i16 %conv3_i_i_6_3430_loc_load, i16 %conv3_i_i_6_4433_loc_load, i16 %conv3_i_i_6_5436_loc_load, i16 %conv3_i_i_6_6439_loc_load, i16 %conv3_i_i_6_7442_loc_load, i16 %conv3_i_i_7444_loc_load, i16 %conv3_i_i_7_1447_loc_load, i16 %conv3_i_i_7_2450_loc_load, i16 %conv3_i_i_7_3453_loc_load, i16 %conv3_i_i_7_4456_loc_load, i16 %conv3_i_i_7_5459_loc_load, i16 %conv3_i_i_7_6462_loc_load, i16 %conv3_i_i_7_7465_loc_load

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="0">
<![CDATA[
entry:150 %call_ln160 = call void @systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J, i16 %gmem2, i63 %trunc_ln, i16 %conv3_i_i290_loc_load, i16 %conv3_i_i_1159292_loc_load, i16 %conv3_i_i_2169294_loc_load, i16 %conv3_i_i_3179296_loc_load, i16 %conv3_i_i_4189298_loc_load, i16 %conv3_i_i_5199300_loc_load, i16 %conv3_i_i_6209302_loc_load, i16 %conv3_i_i_7219304_loc_load, i16 %conv3_i_i_1306_loc_load, i16 %conv3_i_i_1_1309_loc_load, i16 %conv3_i_i_1_2312_loc_load, i16 %conv3_i_i_1_3315_loc_load, i16 %conv3_i_i_1_4318_loc_load, i16 %conv3_i_i_1_5321_loc_load, i16 %conv3_i_i_1_6324_loc_load, i16 %conv3_i_i_1_7327_loc_load, i16 %conv3_i_i_2329_loc_load, i16 %conv3_i_i_2_1332_loc_load, i16 %conv3_i_i_2_2335_loc_load, i16 %conv3_i_i_2_3338_loc_load, i16 %conv3_i_i_2_4341_loc_load, i16 %conv3_i_i_2_5344_loc_load, i16 %conv3_i_i_2_6347_loc_load, i16 %conv3_i_i_2_7350_loc_load, i16 %conv3_i_i_3352_loc_load, i16 %conv3_i_i_3_1355_loc_load, i16 %conv3_i_i_3_2358_loc_load, i16 %conv3_i_i_3_3361_loc_load, i16 %conv3_i_i_3_4364_loc_load, i16 %conv3_i_i_3_5367_loc_load, i16 %conv3_i_i_3_6370_loc_load, i16 %conv3_i_i_3_7373_loc_load, i16 %conv3_i_i_4375_loc_load, i16 %conv3_i_i_4_1378_loc_load, i16 %conv3_i_i_4_2381_loc_load, i16 %conv3_i_i_4_3384_loc_load, i16 %conv3_i_i_4_4387_loc_load, i16 %conv3_i_i_4_5390_loc_load, i16 %conv3_i_i_4_6393_loc_load, i16 %conv3_i_i_4_7396_loc_load, i16 %conv3_i_i_5398_loc_load, i16 %conv3_i_i_5_1401_loc_load, i16 %conv3_i_i_5_2404_loc_load, i16 %conv3_i_i_5_3407_loc_load, i16 %conv3_i_i_5_4410_loc_load, i16 %conv3_i_i_5_5413_loc_load, i16 %conv3_i_i_5_6416_loc_load, i16 %conv3_i_i_5_7419_loc_load, i16 %conv3_i_i_6421_loc_load, i16 %conv3_i_i_6_1424_loc_load, i16 %conv3_i_i_6_2427_loc_load, i16 %conv3_i_i_6_3430_loc_load, i16 %conv3_i_i_6_4433_loc_load, i16 %conv3_i_i_6_5436_loc_load, i16 %conv3_i_i_6_6439_loc_load, i16 %conv3_i_i_6_7442_loc_load, i16 %conv3_i_i_7444_loc_load, i16 %conv3_i_i_7_1447_loc_load, i16 %conv3_i_i_7_2450_loc_load, i16 %conv3_i_i_7_3453_loc_load, i16 %conv3_i_i_7_4456_loc_load, i16 %conv3_i_i_7_5459_loc_load, i16 %conv3_i_i_7_6462_loc_load, i16 %conv3_i_i_7_7465_loc_load

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:151 %empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:151 %empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="151" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:151 %empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:151 %empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:67 %spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln11"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:151 %empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
entry:152 %ret_ln166 = ret

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
