vendor_name = ModelSim
source_file = 1, /home/kyle/dev/verilog/test/seven_seg.v
source_file = 1, /home/kyle/dev/verilog/test/Test.v
source_file = 1, /home/kyle/dev/verilog/test/Waveform.vwf
source_file = 1, /home/kyle/dev/verilog/test/simulation/modelsim/Waveform.vwf
source_file = 1, /home/kyle/dev/verilog/test/db/Test.cbx.xml
design_name = Test
instance = comp, \data_out_pin[0]~output\, data_out_pin[0]~output, Test, 1
instance = comp, \data_out_pin[1]~output\, data_out_pin[1]~output, Test, 1
instance = comp, \data_out_pin[2]~output\, data_out_pin[2]~output, Test, 1
instance = comp, \data_out_pin[3]~output\, data_out_pin[3]~output, Test, 1
instance = comp, \data_out_pin[4]~output\, data_out_pin[4]~output, Test, 1
instance = comp, \data_out_pin[5]~output\, data_out_pin[5]~output, Test, 1
instance = comp, \data_out_pin[6]~output\, data_out_pin[6]~output, Test, 1
instance = comp, \data_out_pin[7]~output\, data_out_pin[7]~output, Test, 1
instance = comp, \rw_pin~output\, rw_pin~output, Test, 1
instance = comp, \rs_pin~output\, rs_pin~output, Test, 1
instance = comp, \power_pin~output\, power_pin~output, Test, 1
instance = comp, \enable~output\, enable~output, Test, 1
instance = comp, \clk~input\, clk~input, Test, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, Test, 1
instance = comp, \has_init[1]~feeder\, has_init[1]~feeder, Test, 1
instance = comp, \has_init[1]\, has_init[1], Test, 1
instance = comp, \has_init[0]~feeder\, has_init[0]~feeder, Test, 1
instance = comp, \has_init[0]\, has_init[0], Test, 1
instance = comp, \power~0\, power~0, Test, 1
instance = comp, \instr_in[0]~input\, instr_in[0]~input, Test, 1
instance = comp, \instr_in[1]~input\, instr_in[1]~input, Test, 1
instance = comp, \instr_in[2]~input\, instr_in[2]~input, Test, 1
instance = comp, \instr_in[3]~input\, instr_in[3]~input, Test, 1
instance = comp, \instr_in[4]~input\, instr_in[4]~input, Test, 1
instance = comp, \instr_in[5]~input\, instr_in[5]~input, Test, 1
instance = comp, \instr_in[6]~input\, instr_in[6]~input, Test, 1
instance = comp, \instr_in[7]~input\, instr_in[7]~input, Test, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, Test, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, Test, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, Test, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, Test, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, Test, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, Test, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, Test, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, Test, 1
instance = comp, \exec~input\, exec~input, Test, 1
