;redcode
;assert 1
	SPL 0, <-22
	MOV 100, @802
	JMZ <-137, #50
	CMP 12, @0
	MOV 117, <-20
	ADD 8, 120
	MOV -11, <-25
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMZ 176, #246
	SUB @129, 106
	MOV -7, <-20
	MOV -7, <-20
	DJN -11, @-20
	ADD 10, -6
	SUB @127, 106
	MOV -7, <-20
	ADD 10, -6
	SUB @127, 106
	DJN -11, @-20
	JMP 172, #240
	SUB @121, @103
	SUB @129, 106
	SUB @127, 106
	MOV -9, <-20
	SUB -1, <-20
	ADD -1, <-20
	DJN -1, @-20
	SUB 421, 1
	DJN -1, @-20
	MOV 100, @802
	SUB 421, 1
	JMZ 176, #246
	SUB @127, 106
	MOV -7, <-20
	SUB 12, 10
	JMP <17, @-124
	SUB @121, 103
	JMZ <-127, #50
	SPL <100, #60
	SUB @127, 106
	SUB #17, <-124
	SUB @127, 106
	DJN -1, @-20
	JMZ <-137, #50
	SPL 0, <-22
	SUB -1, <-20
	SUB @121, 103
	MOV -87, <-90
	MOV -11, <-25
