{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "in_data": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axiu<32, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "interfaceRef": "in_data",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in_data",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in_data",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "in_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "in_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "in_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "in_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "out_data": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axiu<32, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "interfaceRef": "out_data",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "out_data",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "out_data",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "out_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "out_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "out_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "out_data",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Axi_Transfer.vhd",
      "impl\/vhdl\/cnn_Bias.vhd",
      "impl\/vhdl\/cnn_fadd_32ns_32nbkb.vhd",
      "impl\/vhdl\/cnn_fcmp_32ns_32nfYi.vhd",
      "impl\/vhdl\/cnn_fdiv_32ns_32ndEe.vhd",
      "impl\/vhdl\/cnn_fmul_32ns_32ncud.vhd",
      "impl\/vhdl\/cnn_Input.vhd",
      "impl\/vhdl\/cnn_mul_64ns_32nshbi.vhd",
      "impl\/vhdl\/cnn_Parameters.vhd",
      "impl\/vhdl\/cnn_sdiv_32ns_32sg8j.vhd",
      "impl\/vhdl\/cnn_sdiv_32s_32s_ibs.vhd",
      "impl\/vhdl\/cnn_sitofp_32ns_3eOg.vhd",
      "impl\/vhdl\/p_hls_fptosi_float_i.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Axi_Transfer.v",
      "impl\/verilog\/cnn_Bias.v",
      "impl\/verilog\/cnn_fadd_32ns_32nbkb.v",
      "impl\/verilog\/cnn_fcmp_32ns_32nfYi.v",
      "impl\/verilog\/cnn_fdiv_32ns_32ndEe.v",
      "impl\/verilog\/cnn_fmul_32ns_32ncud.v",
      "impl\/verilog\/cnn_Input.v",
      "impl\/verilog\/cnn_mul_64ns_32nshbi.v",
      "impl\/verilog\/cnn_Parameters.v",
      "impl\/verilog\/cnn_sdiv_32ns_32sg8j.v",
      "impl\/verilog\/cnn_sdiv_32s_32s_ibs.v",
      "impl\/verilog\/cnn_sitofp_32ns_3eOg.v",
      "impl\/verilog\/p_hls_fptosi_float_i.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/cnn.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fdiv_10_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fmul_1_max_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_sitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/FPGA_src\/github_lab\/GitHub_CNNIOT\/repro_cnniot\/cnniot_hls\/cnniot\/solution1\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "D:\/FPGA_src\/github_lab\/GitHub_CNNIOT\/repro_cnniot\/cnniot_hls\/cnniot\/solution1\/.debug",
    "ProtoInst": ["D:\/FPGA_src\/github_lab\/GitHub_CNNIOT\/repro_cnniot\/cnniot_hls\/cnniot\/solution1\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "cnn_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fdiv_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fdiv_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_sitofp_2_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_data out_data",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_data": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "out_data": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_data_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_data_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_data_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_data_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_data_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_data_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_data_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "p_hls_fptosi_float_i",
          "InstanceName": "grp_p_hls_fptosi_float_i_fu_890"
        },
        {
          "ModuleName": "Axi_Transfer",
          "InstanceName": "grp_Axi_Transfer_fu_896"
        }
      ]
    },
    "Info": {
      "Axi_Transfer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "p_hls_fptosi_float_i": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Axi_Transfer": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.705"
        },
        "Area": {
          "FF": "1",
          "LUT": "39",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "p_hls_fptosi_float_i": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.596"
        },
        "Area": {
          "FF": "0",
          "LUT": "431",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.478"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "17",
                "Latency": "34",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "19"
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "19"
              },
              {
                "Name": "Loop 1.4",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "19"
              },
              {
                "Name": "Loop 1.5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.5.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "Loop 1.5.1.1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": "",
                        "Loops": [{
                            "Name": "Loop 1.5.1.1.1",
                            "TripCount": "",
                            "Latency": "",
                            "PipelineII": "",
                            "PipelineDepth": "9"
                          }]
                      }]
                  }]
              },
              {
                "Name": "Loop 1.6",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "7"
              },
              {
                "Name": "Loop 1.7",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.7.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "Loop 1.7.1.1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepthMin": "3",
                        "PipelineDepthMax": "11",
                        "PipelineDepth": "3 ~ 11"
                      }]
                  }]
              },
              {
                "Name": "Loop 1.8",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "19"
              },
              {
                "Name": "Loop 1.9",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "19"
              },
              {
                "Name": "Loop 1.10",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.10.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "25"
                  }]
              },
              {
                "Name": "Loop 1.11",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "4"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "132",
          "DSP48E": "105",
          "FF": "9075",
          "LUT": "8207",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-02 17:36:16 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
