{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:15:37 2013 " "Info: Processing started: Thu Oct 24 12:15:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 10448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 10449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 10450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb " "Info: Destination node comb" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 4560 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~7 " "Info: Destination node comb~7" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 9509 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~8 " "Info: Destination node comb~8" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 9510 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~9 " "Info: Destination node comb~9" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 9515 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/" 0 { } { { 0 { 0 ""} 0 4576 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "52.027 ns memory register " "Info: Estimated most critical path is memory to register delay of 52.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11 1 MEM M4K_X26_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/db/altsyncram_vqc1.tdf" 351 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\] 2 MEM M4K_X26_Y24 3 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X26_Y24; Fanout = 3; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/db/altsyncram_vqc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.545 ns) 5.504 ns alu_b_in\[15\]~84 3 COMB LAB_X41_Y21 1 " "Info: 3: + IC(1.582 ns) + CELL(0.545 ns) = 5.504 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'alu_b_in\[15\]~84'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15] alu_b_in[15]~84 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 6.181 ns alu_b_in\[15\]~85 4 COMB LAB_X41_Y21 1 " "Info: 4: + IC(0.499 ns) + CELL(0.178 ns) = 6.181 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'alu_b_in\[15\]~85'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu_b_in[15]~84 alu_b_in[15]~85 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 6.855 ns alu_b_in\[15\]~86 5 COMB LAB_X41_Y21 3 " "Info: 5: + IC(0.355 ns) + CELL(0.319 ns) = 6.855 ns; Loc. = LAB_X41_Y21; Fanout = 3; COMB Node = 'alu_b_in\[15\]~86'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { alu_b_in[15]~85 alu_b_in[15]~86 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.521 ns) 8.986 ns alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[15\] 6 COMB LAB_X32_Y19 4 " "Info: 6: + IC(1.610 ns) + CELL(0.521 ns) = 8.986 ns; Loc. = LAB_X32_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { alu_b_in[15]~86 alu:alu_compo|carrysaveadder:addsub|opB_buffer[15] } "NODE_NAME" } } { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.521 ns) 10.273 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:16:G1:G3:halfadder1\|carryout 7 COMB LAB_X31_Y22 4 " "Info: 7: + IC(0.766 ns) + CELL(0.521 ns) = 10.273 ns; Loc. = LAB_X31_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:16:G1:G3:halfadder1\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { alu:alu_compo|carrysaveadder:addsub|opB_buffer[15] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 10.950 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|sum 8 COMB LAB_X31_Y22 4 " "Info: 8: + IC(0.499 ns) + CELL(0.178 ns) = 10.950 ns; Loc. = LAB_X31_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 12.215 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:13:G2:halfadder3\|sum 9 COMB LAB_X32_Y19 4 " "Info: 9: + IC(0.943 ns) + CELL(0.322 ns) = 12.215 ns; Loc. = LAB_X32_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:13:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.544 ns) 13.824 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout 10 COMB LAB_X30_Y22 4 " "Info: 10: + IC(1.065 ns) + CELL(0.544 ns) = 13.824 ns; Loc. = LAB_X30_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.178 ns) 15.089 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout 11 COMB LAB_X29_Y19 4 " "Info: 11: + IC(1.087 ns) + CELL(0.178 ns) = 15.089 ns; Loc. = LAB_X29_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.521 ns) 16.353 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum 12 COMB LAB_X29_Y22 4 " "Info: 12: + IC(0.743 ns) + CELL(0.521 ns) = 16.353 ns; Loc. = LAB_X29_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 17.618 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:9:G2:halfadder3\|carryout 13 COMB LAB_X29_Y19 4 " "Info: 13: + IC(0.943 ns) + CELL(0.322 ns) = 17.618 ns; Loc. = LAB_X29_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.178 ns) 18.878 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:8:G2:halfadder3\|carryout 14 COMB LAB_X28_Y17 5 " "Info: 14: + IC(1.082 ns) + CELL(0.178 ns) = 18.878 ns; Loc. = LAB_X28_Y17; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:8:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 19.555 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout 15 COMB LAB_X28_Y17 2 " "Info: 15: + IC(0.499 ns) + CELL(0.178 ns) = 19.555 ns; Loc. = LAB_X28_Y17; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.178 ns) 21.139 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:7:G2:halfadder3\|sum 16 COMB LAB_X24_Y19 6 " "Info: 16: + IC(1.406 ns) + CELL(0.178 ns) = 21.139 ns; Loc. = LAB_X24_Y19; Fanout = 6; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:7:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.544 ns) 22.721 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|carryout 17 COMB LAB_X27_Y17 2 " "Info: 17: + IC(1.038 ns) + CELL(0.544 ns) = 22.721 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.178 ns) 23.950 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:5:G2:halfadder3\|carryout 18 COMB LAB_X25_Y17 4 " "Info: 18: + IC(1.051 ns) + CELL(0.178 ns) = 23.950 ns; Loc. = LAB_X25_Y17; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.521 ns) 25.199 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|sum 19 COMB LAB_X25_Y18 4 " "Info: 19: + IC(0.728 ns) + CELL(0.521 ns) = 25.199 ns; Loc. = LAB_X25_Y18; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 26.110 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum 20 COMB LAB_X24_Y18 4 " "Info: 20: + IC(0.589 ns) + CELL(0.322 ns) = 26.110 ns; Loc. = LAB_X24_Y18; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.322 ns) 27.360 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:5:IFF3:1:G2:halfadder3\|sum 21 COMB LAB_X25_Y19 3 " "Info: 21: + IC(0.928 ns) + CELL(0.322 ns) = 27.360 ns; Loc. = LAB_X25_Y19; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:5:IFF3:1:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.521 ns) 28.609 ns alu:alu_compo\|data_result\[27\]~171 22 COMB LAB_X24_Y20 3 " "Info: 22: + IC(0.728 ns) + CELL(0.521 ns) = 28.609 ns; Loc. = LAB_X24_Y20; Fanout = 3; COMB Node = 'alu:alu_compo\|data_result\[27\]~171'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3|sum alu:alu_compo|data_result[27]~171 } "NODE_NAME" } } { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 29.285 ns regFile_rB\[27\]~665 23 COMB LAB_X24_Y20 1 " "Info: 23: + IC(0.155 ns) + CELL(0.521 ns) = 29.285 ns; Loc. = LAB_X24_Y20; Fanout = 1; COMB Node = 'regFile_rB\[27\]~665'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|data_result[27]~171 regFile_rB[27]~665 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 29.959 ns regFile_rB\[27\]~666 24 COMB LAB_X24_Y20 6 " "Info: 24: + IC(0.355 ns) + CELL(0.319 ns) = 29.959 ns; Loc. = LAB_X24_Y20; Fanout = 6; COMB Node = 'regFile_rB\[27\]~666'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { regFile_rB[27]~665 regFile_rB[27]~666 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.178 ns) 31.547 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:27:G1:G3:halfadder1\|sum 25 COMB LAB_X27_Y23 3 " "Info: 25: + IC(1.410 ns) + CELL(0.178 ns) = 31.547 ns; Loc. = LAB_X27_Y23; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:27:G1:G3:halfadder1\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { regFile_rB[27]~666 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 32.223 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:24:G2:halfadder3\|sum 26 COMB LAB_X27_Y23 5 " "Info: 26: + IC(0.132 ns) + CELL(0.544 ns) = 32.223 ns; Loc. = LAB_X27_Y23; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:24:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.177 ns) 33.808 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:23:G2:halfadder3\|carryout 27 COMB LAB_X25_Y20 1 " "Info: 27: + IC(1.408 ns) + CELL(0.177 ns) = 33.808 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:23:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 34.485 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:23:G2:halfadder3\|sum 28 COMB LAB_X25_Y20 3 " "Info: 28: + IC(0.499 ns) + CELL(0.178 ns) = 34.485 ns; Loc. = LAB_X25_Y20; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:23:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.544 ns) 36.072 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:20:G2:halfadder3\|sum 29 COMB LAB_X28_Y24 4 " "Info: 29: + IC(1.043 ns) + CELL(0.544 ns) = 36.072 ns; Loc. = LAB_X28_Y24; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:20:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 37.337 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:19:G2:halfadder3\|carryout 30 COMB LAB_X28_Y27 3 " "Info: 30: + IC(0.943 ns) + CELL(0.322 ns) = 37.337 ns; Loc. = LAB_X28_Y27; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:19:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.178 ns) 38.927 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:18:G2:halfadder3\|carryout 31 COMB LAB_X24_Y23 2 " "Info: 31: + IC(1.412 ns) + CELL(0.178 ns) = 38.927 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:18:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 39.604 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:18:G2:halfadder3\|sum 32 COMB LAB_X24_Y23 2 " "Info: 32: + IC(0.355 ns) + CELL(0.322 ns) = 39.604 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:18:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.178 ns) 41.188 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:16:G2:halfadder3\|sum 33 COMB LAB_X28_Y25 2 " "Info: 33: + IC(1.406 ns) + CELL(0.178 ns) = 41.188 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:16:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 42.448 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:14:G2:halfadder3\|sum 34 COMB LAB_X28_Y27 2 " "Info: 34: + IC(0.938 ns) + CELL(0.322 ns) = 42.448 ns; Loc. = LAB_X28_Y27; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:14:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 43.125 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:12:G2:halfadder3\|sum 35 COMB LAB_X28_Y27 2 " "Info: 35: + IC(0.355 ns) + CELL(0.322 ns) = 43.125 ns; Loc. = LAB_X28_Y27; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:12:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 43.802 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:10:G2:halfadder3\|sum 36 COMB LAB_X28_Y27 2 " "Info: 36: + IC(0.355 ns) + CELL(0.322 ns) = 43.802 ns; Loc. = LAB_X28_Y27; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:10:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.178 ns) 44.713 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~0 37 COMB LAB_X29_Y27 1 " "Info: 37: + IC(0.733 ns) + CELL(0.178 ns) = 44.713 ns; Loc. = LAB_X29_Y27; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~0 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 45.389 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~16 38 COMB LAB_X29_Y27 1 " "Info: 38: + IC(0.132 ns) + CELL(0.544 ns) = 45.389 ns; Loc. = LAB_X29_Y27; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~16'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~0 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~16 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.178 ns) 46.654 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~17 39 COMB LAB_X29_Y24 1 " "Info: 39: + IC(1.087 ns) + CELL(0.178 ns) = 46.654 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~16 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~17 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 47.331 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~18 40 COMB LAB_X29_Y24 1 " "Info: 40: + IC(0.499 ns) + CELL(0.178 ns) = 47.331 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~18'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~17 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~18 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 48.008 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~19 41 COMB LAB_X29_Y24 1 " "Info: 41: + IC(0.499 ns) + CELL(0.178 ns) = 48.008 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~18 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~19 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 48.685 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum 42 COMB LAB_X29_Y24 1 " "Info: 42: + IC(0.499 ns) + CELL(0.178 ns) = 48.685 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~19 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 49.362 ns reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~0 43 COMB LAB_X29_Y24 2 " "Info: 43: + IC(0.355 ns) + CELL(0.322 ns) = 49.362 ns; Loc. = LAB_X29_Y24; Fanout = 2; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 50.039 ns pc_set_val_buff\[0\]~7 44 COMB LAB_X29_Y24 12 " "Info: 44: + IC(0.132 ns) + CELL(0.545 ns) = 50.039 ns; Loc. = LAB_X29_Y24; Fanout = 12; COMB Node = 'pc_set_val_buff\[0\]~7'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 pc_set_val_buff[0]~7 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.178 ns) 51.931 ns pc_set_val_buff\[1\]~10 45 COMB LAB_X40_Y24 1 " "Info: 45: + IC(1.714 ns) + CELL(0.178 ns) = 51.931 ns; Loc. = LAB_X40_Y24; Fanout = 1; COMB Node = 'pc_set_val_buff\[1\]~10'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { pc_set_val_buff[0]~7 pc_set_val_buff[1]~10 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 52.027 ns reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output 46 REG LAB_X40_Y24 1 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 52.027 ns; Loc. = LAB_X40_Y24; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_val_buff[1]~10 reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.470 ns ( 33.58 % ) " "Info: Total cell delay = 17.470 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.557 ns ( 66.42 % ) " "Info: Total interconnect delay = 34.557 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "52.027 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15] alu_b_in[15]~84 alu_b_in[15]~85 alu_b_in[15]~86 alu:alu_compo|carrysaveadder:addsub|opB_buffer[15] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3|sum alu:alu_compo|data_result[27]~171 regFile_rB[27]~665 regFile_rB[27]~666 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~0 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~16 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~17 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~18 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~19 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 pc_set_val_buff[0]~7 pc_set_val_buff[1]~10 reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "35 16189 " "Info: 35 (of 16189) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 45% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Info: Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[1\] 0 " "Info: Pin \"led_14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[2\] 0 " "Info: Pin \"led_14\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[3\] 0 " "Info: Pin \"led_14\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[4\] 0 " "Info: Pin \"led_14\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[5\] 0 " "Info: Pin \"led_14\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[6\] 0 " "Info: Pin \"led_14\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[7\] 0 " "Info: Pin \"led_14\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[8\] 0 " "Info: Pin \"led_14\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[9\] 0 " "Info: Pin \"led_14\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[10\] 0 " "Info: Pin \"led_14\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[11\] 0 " "Info: Pin \"led_14\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[12\] 0 " "Info: Pin \"led_14\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[13\] 0 " "Info: Pin \"led_14\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[14\] 0 " "Info: Pin \"led_14\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 12:16:15 2013 " "Info: Processing ended: Thu Oct 24 12:16:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
