/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  reg [4:0] _02_;
  reg [2:0] _03_;
  reg [2:0] _04_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire [22:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_0z[1] ? 1'h1 : celloutsig_1_1z[20]);
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z[8]);
  assign celloutsig_0_28z = !(celloutsig_0_1z ? celloutsig_0_5z : celloutsig_0_25z[19]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | _00_);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[8] | celloutsig_0_3z) & celloutsig_0_0z[11]);
  assign celloutsig_0_30z = ~((celloutsig_0_18z[7] | celloutsig_0_1z) & (celloutsig_0_19z[1] | celloutsig_0_25z[14]));
  assign celloutsig_0_15z = ~(celloutsig_0_1z ^ celloutsig_0_8z[1]);
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 5'h00;
    else _02_ <= in_data[102:98];
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_8z[5:3];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= { _01_[16], celloutsig_0_12z, celloutsig_0_10z };
  reg [25:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 26'h0000000;
    else _15_ <= in_data[37:12];
  assign { _01_[25], _00_, _01_[23:0] } = _15_;
  assign celloutsig_0_35z = celloutsig_0_8z[2:0] >= { celloutsig_0_20z[5], celloutsig_0_30z, celloutsig_0_28z };
  assign celloutsig_0_13z = in_data[50:32] >= { _01_[22:5], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z } >= { in_data[26:25], celloutsig_0_8z };
  assign celloutsig_0_7z = celloutsig_0_0z[12:10] && celloutsig_0_0z[8:6];
  assign celloutsig_0_3z = ! { celloutsig_0_0z[13:7], celloutsig_0_1z };
  assign celloutsig_0_1z = ! celloutsig_0_0z[11:3];
  assign celloutsig_1_2z = celloutsig_1_1z[18:16] % { 1'h1, celloutsig_1_1z[16:15] };
  assign celloutsig_0_18z = { 7'h7f, _03_ } % { 1'h1, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_15z, _04_, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_25z = _01_[22:0] % { 1'h1, _01_[17:0], celloutsig_0_13z, _04_ };
  assign celloutsig_1_19z = celloutsig_1_8z[7:1] * in_data[181:175];
  assign celloutsig_1_5z = in_data[184] ? { celloutsig_1_0z[11:7], celloutsig_1_2z, celloutsig_1_4z } : { celloutsig_1_1z[17:15], 6'h3f };
  assign celloutsig_0_10z = { _00_, _01_[23:13], celloutsig_0_4z, celloutsig_0_5z, _03_ } != { _03_[0], _03_, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_12z = celloutsig_0_8z[9:2] != { celloutsig_0_3z, _03_, celloutsig_0_4z, _03_ };
  assign celloutsig_1_0z = - in_data[143:129];
  assign celloutsig_0_20z = - { in_data[66], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_10z, _04_, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_1_8z = celloutsig_1_0z[10:1] | { celloutsig_1_5z[5:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = & { _02_, celloutsig_1_4z, in_data[135:127] };
  assign celloutsig_0_8z = { celloutsig_0_0z[10:2], celloutsig_0_1z } << { celloutsig_0_0z[9:1], celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_0z[11:9], celloutsig_0_3z } << celloutsig_0_8z[3:0];
  assign celloutsig_0_0z = in_data[61:48] ~^ in_data[82:69];
  assign celloutsig_1_1z[20:15] = celloutsig_1_0z[9:4] ~^ in_data[166:161];
  assign _01_[24] = _00_;
  assign celloutsig_1_1z[14:0] = 15'h7fff;
  assign { out_data[128], out_data[102:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 8'h00, celloutsig_0_35z };
endmodule
