
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.061448                       # Number of seconds simulated
sim_ticks                                1061448200500                       # Number of ticks simulated
final_tick                               1061448200500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35879                       # Simulator instruction rate (inst/s)
host_op_rate                                    52415                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76166855                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828416                       # Number of bytes of host memory used
host_seconds                                 13935.83                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48024448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48088704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24877376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24877376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           750382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              751386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        388709                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             388709                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45244269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45304805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23437202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23437202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23437202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45244269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68742007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      751386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     388709                       # Number of write requests accepted
system.mem_ctrls.readBursts                    751386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   388709                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               47986944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  101760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24873600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48088704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24877376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1590                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       345534                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26411                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1061415606500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                751386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               388709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  741165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       578858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.869460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.261070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.664388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       400468     69.18%     69.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116516     20.13%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25789      4.46%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9849      1.70%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12747      2.20%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2258      0.39%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1587      0.27%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1368      0.24%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8276      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       578858                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.541156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.589379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.662339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22317     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           29      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.386150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.360423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6672     29.85%     29.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              789      3.53%     33.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14487     64.81%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              401      1.79%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22354                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11025677250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25084352250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3748980000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14704.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33454.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   355773                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  203815                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     930988.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2152097640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1174259625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2878746000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1249674480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69328424880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         226631589885                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         438067482750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           741482275260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.559164                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 727398894750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35443980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  298602344000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2224068840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1213529625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2969662800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1268777520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69328424880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         229087133640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         435913497000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           742005094305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.051718                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 723785892500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35443980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  302215346250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2122896401                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2122896401                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2042531                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.206603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293940866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2044579                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.765962                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3524812500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.206603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594015469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594015469                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224491166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224491166                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69449700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69449700                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293940866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293940866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293940866                       # number of overall hits
system.cpu.dcache.overall_hits::total       293940866                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1439192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1439192                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       589003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       589003                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2028195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2044579                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044579                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  49167735000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49167735000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30740040500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30740040500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  79907775500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79907775500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  79907775500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79907775500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34163.429897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34163.429897                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52189.955739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52189.955739                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39398.467849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39398.467849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39082.752733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39082.752733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       232269                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5420                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.854059                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       948150                       # number of writebacks
system.cpu.dcache.writebacks::total            948150                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1439192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1439192                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       589003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       589003                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2028195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2028195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2044579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2044579                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  47728543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47728543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30151037500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30151037500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1282544467                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1282544467                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  77879580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77879580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  79162124967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79162124967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33163.429897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33163.429897                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51189.955739                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51189.955739                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78280.301941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78280.301941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38398.467849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38398.467849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38718.056366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38718.056366                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               215                       # number of replacements
system.cpu.icache.tags.tagsinuse           618.487391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          678575.367226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   618.487391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.603992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.603992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          766                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796733                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396847                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396847                       # number of overall hits
system.cpu.icache.overall_hits::total       687396847                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1013                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1013                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1013                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1013                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1013                       # number of overall misses
system.cpu.icache.overall_misses::total          1013                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78069500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78069500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78069500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78069500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78069500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78069500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77067.620928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77067.620928                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77067.620928                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77067.620928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77067.620928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77067.620928                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1013                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1013                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1013                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1013                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77056500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77056500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77056500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77056500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77056500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77056500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76067.620928                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76067.620928                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76067.620928                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76067.620928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76067.620928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76067.620928                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    757305                       # number of replacements
system.l2.tags.tagsinuse                 15645.731787                       # Cycle average of tags in use
system.l2.tags.total_refs                     2657811                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    773225                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.437306                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133436554500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7491.914651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.987666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8149.829471                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.457270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.497426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954940                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971680                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5450565                       # Number of tag accesses
system.l2.tags.data_accesses                  5450565                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       948150                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           948150                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              215                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             280616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280616                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1013581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1013581                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1294197                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1294206                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    9                       # number of overall hits
system.l2.overall_hits::cpu.data              1294197                       # number of overall hits
system.l2.overall_hits::total                 1294206                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           308387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              308387                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1004                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       441995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          441995                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1004                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              750382                       # number of demand (read+write) misses
system.l2.demand_misses::total                 751386                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1004                       # number of overall misses
system.l2.overall_misses::cpu.data             750382                       # number of overall misses
system.l2.overall_misses::total                751386                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26321064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26321064000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75441000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75441000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36185056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36185056000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75441000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   62506120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62581561000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75441000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  62506120000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62581561000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       948150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       948150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          215                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         589003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            589003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1455576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1455576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1013                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2044579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2045592                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1013                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2044579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2045592                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.523575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.523575                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991115                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.303656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303656                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991115                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.367011                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367320                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991115                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.367011                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367320                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85350.757328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85350.757328                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75140.438247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75140.438247                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81867.568638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81867.568638                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75140.438247                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83299.066342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83288.164805                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75140.438247                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83299.066342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83288.164805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               388709                       # number of writebacks
system.l2.writebacks::total                    388709                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        68073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         68073                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       308387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         308387                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1004                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       441995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       441995                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         750382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            751386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        750382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           751386                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23237194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23237194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65401000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65401000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31765106000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31765106000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55002300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55067701000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55002300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55067701000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.523575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.303656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.303656                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.367011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367320                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.367011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367320                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75350.757328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75350.757328                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65140.438247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65140.438247                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71867.568638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71867.568638                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65140.438247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73299.066342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73288.164805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65140.438247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73299.066342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73288.164805                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             442999                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       388709                       # Transaction distribution
system.membus.trans_dist::CleanEvict           345534                       # Transaction distribution
system.membus.trans_dist::ReadExReq            308387                       # Transaction distribution
system.membus.trans_dist::ReadExResp           308387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        442999                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2237015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2237015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2237015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1485629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1485629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1485629                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3048450000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4065275000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4088338                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2042746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          91135                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        91135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1456589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1336859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1462976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           589003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          589003                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1455576                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6131688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6133929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191534656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191613248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          757305                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2802897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032515                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.177363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2711761     96.75%     96.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91136      3.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2802897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2992534000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1519500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3066868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
