$date
	Wed Aug 10 14:18:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_decoder2_4 $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module a1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ d0 $end
$var wire 1 # d1 $end
$var wire 1 " d2 $end
$var wire 1 ! d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
1$
0#
0"
0!
$end
#10
0$
1#
1&
#20
1"
0#
0&
1%
#30
0"
1!
1&
#40
