{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 00:35:43 2023 " "Info: Processing started: Sat Feb 25 00:35:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off small_computer -c small_computer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off small_computer -c small_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "small_computer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"small_computer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "Warning: No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[7\] " "Info: Pin BUS-now\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[7] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[6\] " "Info: Pin BUS-now\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[6] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[5\] " "Info: Pin BUS-now\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[5] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[4\] " "Info: Pin BUS-now\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[4] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[3\] " "Info: Pin BUS-now\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[3] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[2\] " "Info: Pin BUS-now\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[2] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[1\] " "Info: Pin BUS-now\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[1] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS-now\[0\] " "Info: Pin BUS-now\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { BUS-now[0] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 16 840 1016 32 "BUS-now\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS-now[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Info: Pin out\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[7] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Info: Pin out\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[6] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Info: Pin out\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[5] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Info: Pin out\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[4] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[3] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[2] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[1] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out[0] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm " "Info: Pin sm not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { sm } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 616 792 -40 "sm" "" } { -64 576 616 -48 "sm" "" } { 400 584 616 416 "sm" "" } { 656 448 488 672 "sm" "" } { 688 808 840 704 "sm" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z " "Info: Pin z not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { z } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -88 880 1056 -72 "z" "" } { 560 808 840 576 "z" "" } { 536 448 480 552 "z" "" } { -96 840 880 -80 "z" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { z } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Info: Pin c not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { c } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -104 880 1056 -88 "c" "" } { 592 808 840 608 "c" "" } { 520 448 480 536 "c" "" } { -112 840 880 -96 "c" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[7] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[6] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[5] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[4] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[3] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[2] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[1] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { address[0] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { 40 840 1016 56 "address\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[7\] " "Info: Pin out_A\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[7] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[6\] " "Info: Pin out_A\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[6] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[5\] " "Info: Pin out_A\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[5] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[4\] " "Info: Pin out_A\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[4] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[3\] " "Info: Pin out_A\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[3] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[2\] " "Info: Pin out_A\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[2] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[1\] " "Info: Pin out_A\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[1] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_A\[0\] " "Info: Pin out_A\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_A[0] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 880 1056 -40 "out_A\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[7\] " "Info: Pin out_B\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[7] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[6\] " "Info: Pin out_B\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[6] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[5\] " "Info: Pin out_B\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[5] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[4\] " "Info: Pin out_B\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[4] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[3\] " "Info: Pin out_B\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[3] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[2\] " "Info: Pin out_B\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[2] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[1\] " "Info: Pin out_B\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[1] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_B\[0\] " "Info: Pin out_B\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_B[0] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -40 880 1056 -24 "out_B\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[7\] " "Info: Pin out_C\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[7] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[6\] " "Info: Pin out_C\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[6] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[5\] " "Info: Pin out_C\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[5] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[4\] " "Info: Pin out_C\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[4] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[3\] " "Info: Pin out_C\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[3] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[2\] " "Info: Pin out_C\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[2] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[1\] " "Info: Pin out_C\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[1] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_C\[0\] " "Info: Pin out_C\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { out_C[0] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 880 1056 -8 "out_C\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_C[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { clk } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\] " "Info: Pin in\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[7] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\] " "Info: Pin in\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[0] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\] " "Info: Pin in\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[1] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\] " "Info: Pin in\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[2] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\] " "Info: Pin in\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[3] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\] " "Info: Pin in\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[6] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\] " "Info: Pin in\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[5] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\] " "Info: Pin in\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { in[4] } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { clk } } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 8 51 0 " "Info: Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 8 input, 51 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reg_group:inst11\|A\[3\] register pc:inst7\|add\[5\] -13.379 ns " "Info: Slack time is -13.379 ns between source register \"reg_group:inst11\|A\[3\]\" and destination register \"pc:inst7\|add\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns pc:inst7\|add\[5\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pc:inst7\|add\[5\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl pc:inst7|add[5] } "NODE_NAME" } } { "../pc/pc.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns pc:inst7\|add\[5\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pc:inst7\|add\[5\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl pc:inst7|add[5] } "NODE_NAME" } } { "../pc/pc.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst11\|A\[3\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'reg_group:inst11\|A\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst11|A[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst11\|A\[3\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'reg_group:inst11\|A\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst11|A[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../pc/pc.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/pc/pc.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.115 ns - Longest register register " "Info: - Longest register to register delay is 14.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|A\[3\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'reg_group:inst11\|A\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|A[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.624 ns) 1.596 ns reg_group:inst11\|d\[3\]~24 2 COMB Unassigned 1 " "Info: 2: + IC(0.972 ns) + CELL(0.624 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst11\|d\[3\]~24'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { reg_group:inst11|A[3] reg_group:inst11|d[3]~24 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.651 ns) 3.118 ns reg_group:inst11\|d\[3\]~25 3 COMB Unassigned 7 " "Info: 3: + IC(0.871 ns) + CELL(0.651 ns) = 3.118 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'reg_group:inst11\|d\[3\]~25'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.596 ns) 5.400 ns simple:inst3\|Add1~7 4 COMB Unassigned 2 " "Info: 4: + IC(1.686 ns) + CELL(0.596 ns) = 5.400 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'simple:inst3\|Add1~7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { reg_group:inst11|d[3]~25 simple:inst3|Add1~7 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.906 ns simple:inst3\|Add1~8 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 5.906 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'simple:inst3\|Add1~8'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst3|Add1~7 simple:inst3|Add1~8 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.651 ns) 7.433 ns simple:inst3\|t\[4\]~97 6 COMB Unassigned 1 " "Info: 6: + IC(0.876 ns) + CELL(0.651 ns) = 7.433 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'simple:inst3\|t\[4\]~97'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { simple:inst3|Add1~8 simple:inst3|t[4]~97 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 8.243 ns simple:inst3\|t\[4\]~98 7 COMB Unassigned 2 " "Info: 7: + IC(0.187 ns) + CELL(0.623 ns) = 8.243 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'simple:inst3\|t\[4\]~98'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { simple:inst3|t[4]~97 simple:inst3|t[4]~98 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 9.053 ns simple:inst3\|t\[4\]~100 8 COMB Unassigned 2 " "Info: 8: + IC(0.160 ns) + CELL(0.650 ns) = 9.053 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'simple:inst3\|t\[4\]~100'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { simple:inst3|t[4]~98 simple:inst3|t[4]~100 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 10.580 ns shift:inst4\|w\[5\]~39 9 COMB Unassigned 1 " "Info: 9: + IC(0.903 ns) + CELL(0.624 ns) = 10.580 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift:inst4\|w\[5\]~39'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { simple:inst3|t[4]~100 shift:inst4|w[5]~39 } "NODE_NAME" } } { "../shift/shift.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/shift/shift.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 11.391 ns inst18\[5\]~29 10 COMB Unassigned 3 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 11.391 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst18\[5\]~29'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift:inst4|w[5]~39 inst18[5]~29 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 12.202 ns inst18\[5\]~30 11 COMB Unassigned 6 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 12.202 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst18\[5\]~30'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst18[5]~29 inst18[5]~30 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.460 ns) 14.115 ns pc:inst7\|add\[5\] 12 REG Unassigned 3 " "Info: 12: + IC(1.453 ns) + CELL(0.460 ns) = 14.115 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pc:inst7\|add\[5\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { inst18[5]~30 pc:inst7|add[5] } "NODE_NAME" } } { "../pc/pc.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.660 ns ( 47.18 % ) " "Info: Total cell delay = 6.660 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.455 ns ( 52.82 % ) " "Info: Total interconnect delay = 7.455 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { reg_group:inst11|A[3] reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 simple:inst3|Add1~7 simple:inst3|Add1~8 simple:inst3|t[4]~97 simple:inst3|t[4]~98 simple:inst3|t[4]~100 shift:inst4|w[5]~39 inst18[5]~29 inst18[5]~30 pc:inst7|add[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { reg_group:inst11|A[3] reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 simple:inst3|Add1~7 simple:inst3|Add1~8 simple:inst3|t[4]~97 simple:inst3|t[4]~98 simple:inst3|t[4]~100 shift:inst4|w[5]~39 inst18[5]~29 inst18[5]~30 pc:inst7|add[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.115 ns register register " "Info: Estimated most critical path is register to register delay of 14.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|A\[3\] 1 REG LAB_X26_Y5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y5; Fanout = 3; REG Node = 'reg_group:inst11\|A\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|A[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.624 ns) 1.596 ns reg_group:inst11\|d\[3\]~24 2 COMB LAB_X26_Y6 1 " "Info: 2: + IC(0.972 ns) + CELL(0.624 ns) = 1.596 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'reg_group:inst11\|d\[3\]~24'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { reg_group:inst11|A[3] reg_group:inst11|d[3]~24 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.651 ns) 3.118 ns reg_group:inst11\|d\[3\]~25 3 COMB LAB_X22_Y6 7 " "Info: 3: + IC(0.871 ns) + CELL(0.651 ns) = 3.118 ns; Loc. = LAB_X22_Y6; Fanout = 7; COMB Node = 'reg_group:inst11\|d\[3\]~25'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.596 ns) 5.400 ns simple:inst3\|Add1~7 4 COMB LAB_X25_Y5 2 " "Info: 4: + IC(1.686 ns) + CELL(0.596 ns) = 5.400 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'simple:inst3\|Add1~7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { reg_group:inst11|d[3]~25 simple:inst3|Add1~7 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.906 ns simple:inst3\|Add1~8 5 COMB LAB_X25_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 5.906 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'simple:inst3\|Add1~8'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst3|Add1~7 simple:inst3|Add1~8 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.651 ns) 7.433 ns simple:inst3\|t\[4\]~97 6 COMB LAB_X25_Y6 1 " "Info: 6: + IC(0.876 ns) + CELL(0.651 ns) = 7.433 ns; Loc. = LAB_X25_Y6; Fanout = 1; COMB Node = 'simple:inst3\|t\[4\]~97'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { simple:inst3|Add1~8 simple:inst3|t[4]~97 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 8.243 ns simple:inst3\|t\[4\]~98 7 COMB LAB_X25_Y6 2 " "Info: 7: + IC(0.187 ns) + CELL(0.623 ns) = 8.243 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'simple:inst3\|t\[4\]~98'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { simple:inst3|t[4]~97 simple:inst3|t[4]~98 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 9.053 ns simple:inst3\|t\[4\]~100 8 COMB LAB_X25_Y6 2 " "Info: 8: + IC(0.160 ns) + CELL(0.650 ns) = 9.053 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'simple:inst3\|t\[4\]~100'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { simple:inst3|t[4]~98 simple:inst3|t[4]~100 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 10.580 ns shift:inst4\|w\[5\]~39 9 COMB LAB_X24_Y5 1 " "Info: 9: + IC(0.903 ns) + CELL(0.624 ns) = 10.580 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'shift:inst4\|w\[5\]~39'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { simple:inst3|t[4]~100 shift:inst4|w[5]~39 } "NODE_NAME" } } { "../shift/shift.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/shift/shift.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 11.391 ns inst18\[5\]~29 10 COMB LAB_X24_Y5 3 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 11.391 ns; Loc. = LAB_X24_Y5; Fanout = 3; COMB Node = 'inst18\[5\]~29'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift:inst4|w[5]~39 inst18[5]~29 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 12.202 ns inst18\[5\]~30 11 COMB LAB_X24_Y5 6 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 12.202 ns; Loc. = LAB_X24_Y5; Fanout = 6; COMB Node = 'inst18\[5\]~30'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst18[5]~29 inst18[5]~30 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.460 ns) 14.115 ns pc:inst7\|add\[5\] 12 REG LAB_X22_Y7 3 " "Info: 12: + IC(1.453 ns) + CELL(0.460 ns) = 14.115 ns; Loc. = LAB_X22_Y7; Fanout = 3; REG Node = 'pc:inst7\|add\[5\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { inst18[5]~30 pc:inst7|add[5] } "NODE_NAME" } } { "../pc/pc.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.660 ns ( 47.18 % ) " "Info: Total cell delay = 6.660 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.455 ns ( 52.82 % ) " "Info: Total interconnect delay = 7.455 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { reg_group:inst11|A[3] reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 simple:inst3|Add1~7 simple:inst3|Add1~8 simple:inst3|t[4]~97 simple:inst3|t[4]~98 simple:inst3|t[4]~100 shift:inst4|w[5]~39 inst18[5]~29 inst18[5]~30 pc:inst7|add[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "51 " "Warning: Found 51 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[7\] 0 " "Info: Pin \"BUS-now\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[6\] 0 " "Info: Pin \"BUS-now\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[5\] 0 " "Info: Pin \"BUS-now\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[4\] 0 " "Info: Pin \"BUS-now\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[3\] 0 " "Info: Pin \"BUS-now\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[2\] 0 " "Info: Pin \"BUS-now\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[1\] 0 " "Info: Pin \"BUS-now\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS-now\[0\] 0 " "Info: Pin \"BUS-now\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[7\] 0 " "Info: Pin \"out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[6\] 0 " "Info: Pin \"out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[5\] 0 " "Info: Pin \"out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[4\] 0 " "Info: Pin \"out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Info: Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Info: Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Info: Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Info: Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm 0 " "Info: Pin \"sm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z 0 " "Info: Pin \"z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Info: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Info: Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Info: Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Info: Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Info: Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Info: Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Info: Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[7\] 0 " "Info: Pin \"out_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[6\] 0 " "Info: Pin \"out_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[5\] 0 " "Info: Pin \"out_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[4\] 0 " "Info: Pin \"out_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[3\] 0 " "Info: Pin \"out_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[2\] 0 " "Info: Pin \"out_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[1\] 0 " "Info: Pin \"out_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_A\[0\] 0 " "Info: Pin \"out_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[7\] 0 " "Info: Pin \"out_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[6\] 0 " "Info: Pin \"out_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[5\] 0 " "Info: Pin \"out_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[4\] 0 " "Info: Pin \"out_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[3\] 0 " "Info: Pin \"out_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[2\] 0 " "Info: Pin \"out_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[1\] 0 " "Info: Pin \"out_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_B\[0\] 0 " "Info: Pin \"out_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[7\] 0 " "Info: Pin \"out_C\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[6\] 0 " "Info: Pin \"out_C\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[5\] 0 " "Info: Pin \"out_C\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[4\] 0 " "Info: Pin \"out_C\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[3\] 0 " "Info: Pin \"out_C\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[2\] 0 " "Info: Pin \"out_C\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[1\] 0 " "Info: Pin \"out_C\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_C\[0\] 0 " "Info: Pin \"out_C\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 00:35:44 2023 " "Info: Processing ended: Sat Feb 25 00:35:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
