Analysis & Synthesis report for main
Sat Dec 30 22:22:45 2023
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod0
 13. Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod1
 15. Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Div1
 16. Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod2
 17. Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Div2
 18. Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod3
 19. Parameter Settings for Inferred Entity Instance: display:M2|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: display:M2|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: change_speed:P1|lpm_divide:Div0
 22. Port Connectivity Checks: "clk_div:E1"
 23. Port Connectivity Checks: "clk_div:E0"
 24. Port Connectivity Checks: "clk_div:D0"
 25. Port Connectivity Checks: "clk_div:C0"
 26. Port Connectivity Checks: "clk_div:A0"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 30 22:22:44 2023          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; main                                           ;
; Top-level Entity Name           ; main                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 3347                                           ;
; Total pins                      ; 78                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA4F23C7        ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.0%      ;
;     Processor 3            ;   1.0%      ;
;     Processor 4            ;   0.9%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; main.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/main.v                              ;         ;
; clk_div.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/clk_div.v                           ;         ;
; move_cursor.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v                       ;         ;
; choose_pattern.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/choose_pattern.v                    ;         ;
; change_speed.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v                      ;         ;
; load_pattern.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/load_pattern.v                      ;         ;
; conway_fsm.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/conway_fsm.v                        ;         ;
; count_alive.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/count_alive.v                       ;         ;
; display.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/display.v                           ;         ;
; display_matrix.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v                    ;         ;
; display_seven.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; db/lpm_divide_j3m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_j3m.tdf               ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_mlh.tdf          ;         ;
; db/alt_u_div_ive.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_ive.tdf                ;         ;
; db/lpm_divide_gbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_gbm.tdf               ;         ;
; db/lpm_divide_kbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_kbm.tdf               ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_qlh.tdf          ;         ;
; db/alt_u_div_pve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_pve.tdf                ;         ;
; db/lpm_divide_tcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_tcm.tdf               ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_3nh.tdf          ;         ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_c2f.tdf                ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_ibm.tdf               ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_olh.tdf          ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_mve.tdf                ;         ;
; db/lpm_divide_lbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_lbm.tdf               ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_rlh.tdf          ;         ;
; db/alt_u_div_qve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_qve.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 31768     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 47355     ;
;     -- 7 input functions                    ; 688       ;
;     -- 6 input functions                    ; 15488     ;
;     -- 5 input functions                    ; 7519      ;
;     -- 4 input functions                    ; 14657     ;
;     -- <=3 input functions                  ; 9003      ;
;                                             ;           ;
; Dedicated logic registers                   ; 3347      ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 3347      ;
; Total fan-out                               ; 232464    ;
; Average fan-out                             ; 4.57      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                     ; 47355 (0)           ; 3347 (0)                  ; 0                 ; 0          ; 78   ; 0            ; |main                                                                                                                  ; main                ; work         ;
;    |change_speed:P1|                      ; 228 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|change_speed:P1                                                                                                  ; change_speed        ; work         ;
;       |lpm_divide:Div0|                   ; 228 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|change_speed:P1|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_lbm:auto_generated|  ; 228 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|change_speed:P1|lpm_divide:Div0|lpm_divide_lbm:auto_generated                                                    ; lpm_divide_lbm      ; work         ;
;             |sign_div_unsign_rlh:divider| ; 228 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|change_speed:P1|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                        ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_qve:divider|    ; 228 (228)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|change_speed:P1|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;    |choose_pattern:N1|                    ; 19 (19)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |main|choose_pattern:N1                                                                                                ; choose_pattern      ; work         ;
;    |clk_div:A0|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clk_div:A0                                                                                                       ; clk_div             ; work         ;
;    |clk_div:B0|                           ; 62 (62)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk_div:B0                                                                                                       ; clk_div             ; work         ;
;    |clk_div:C0|                           ; 31 (31)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk_div:C0                                                                                                       ; clk_div             ; work         ;
;    |clk_div:D0|                           ; 32 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk_div:D0                                                                                                       ; clk_div             ; work         ;
;    |clk_div:E0|                           ; 32 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk_div:E0                                                                                                       ; clk_div             ; work         ;
;    |clk_div:E1|                           ; 31 (31)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk_div:E1                                                                                                       ; clk_div             ; work         ;
;    |conway_fsm:F1|                        ; 40280 (40280)       ; 3074 (3074)               ; 0                 ; 0          ; 0    ; 0            ; |main|conway_fsm:F1                                                                                                    ; conway_fsm          ; work         ;
;    |count_alive:X1|                       ; 4510 (4510)         ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |main|count_alive:X1                                                                                                   ; count_alive         ; work         ;
;    |display:M2|                           ; 1504 (1301)         ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2                                                                                                       ; display             ; work         ;
;       |lpm_divide:Div0|                   ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div0                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_ibm:auto_generated|  ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                         ; lpm_divide_ibm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                             ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_mve:divider|    ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider       ; alt_u_div_mve       ; work         ;
;       |lpm_divide:Div1|                   ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div1                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_ibm:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                         ; lpm_divide_ibm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                             ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_mve:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:M2|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider       ; alt_u_div_mve       ; work         ;
;    |display_matrix:M4|                    ; 25 (25)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |main|display_matrix:M4                                                                                                ; display_matrix      ; work         ;
;    |display_seven:M3|                     ; 541 (44)            ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3                                                                                                 ; display_seven       ; work         ;
;       |lpm_divide:Div0|                   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_gbm:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;       |lpm_divide:Div1|                   ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_kbm:auto_generated|  ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div1|lpm_divide_kbm:auto_generated                                                   ; lpm_divide_kbm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_pve:divider|    ; 98 (98)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_pve:divider ; alt_u_div_pve       ; work         ;
;       |lpm_divide:Div2|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_tcm:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div2|lpm_divide_tcm:auto_generated                                                   ; lpm_divide_tcm      ; work         ;
;             |sign_div_unsign_3nh:divider| ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div2|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh ; work         ;
;                |alt_u_div_c2f:divider|    ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Div2|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider ; alt_u_div_c2f       ; work         ;
;       |lpm_divide:Mod0|                   ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j3m:auto_generated|  ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|    ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;       |lpm_divide:Mod1|                   ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j3m:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod1|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|    ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;       |lpm_divide:Mod2|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j3m:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod2|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;       |lpm_divide:Mod3|                   ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j3m:auto_generated|  ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod3|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display_seven:M3|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;    |load_pattern:G1|                      ; 22 (22)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |main|load_pattern:G1                                                                                                  ; load_pattern        ; work         ;
;    |move_cursor:M1|                       ; 37 (37)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |main|move_cursor:M1                                                                                                   ; move_cursor         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+-----------------------------------------------------------+---------------------------------------------+
; Register name                                             ; Reason for Removal                          ;
+-----------------------------------------------------------+---------------------------------------------+
; load_pattern:G1|pattern_mat[5..7,13..15,23,30..32,38..63] ; Stuck at GND due to stuck port data_in      ;
; load_pattern:G1|pattern_mat[3]                            ; Merged with load_pattern:G1|pattern_mat[28] ;
; load_pattern:G1|pattern_mat[34..37]                       ; Merged with load_pattern:G1|pattern_mat[24] ;
; display_matrix:M4|dot_col[0]                              ; Stuck at GND due to stuck port data_in      ;
; clk_div:A0|count[0..24]                                   ; Lost fanout                                 ;
; Total Number of Removed Registers = 67                    ;                                             ;
+-----------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3347  ;
; Number of registers using Synchronous Clear  ; 3011  ;
; Number of registers using Synchronous Load   ; 223   ;
; Number of registers using Asynchronous Clear ; 3346  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3102  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; conway_fsm:F1|state[1984]                 ; 27      ;
; conway_fsm:F1|state[2024]                 ; 27      ;
; conway_fsm:F1|state[2009]                 ; 27      ;
; conway_fsm:F1|state[2018]                 ; 27      ;
; conway_fsm:F1|state[2002]                 ; 27      ;
; conway_fsm:F1|state[2034]                 ; 27      ;
; conway_fsm:F1|state[1994]                 ; 27      ;
; conway_fsm:F1|state[2026]                 ; 27      ;
; conway_fsm:F1|state[2042]                 ; 27      ;
; conway_fsm:F1|state[1987]                 ; 27      ;
; conway_fsm:F1|state[1988]                 ; 27      ;
; conway_fsm:F1|state[2020]                 ; 27      ;
; conway_fsm:F1|state[1989]                 ; 27      ;
; conway_fsm:F1|state[2004]                 ; 27      ;
; conway_fsm:F1|state[2044]                 ; 27      ;
; conway_fsm:F1|state[2013]                 ; 27      ;
; conway_fsm:F1|state[2045]                 ; 27      ;
; conway_fsm:F1|state[2022]                 ; 27      ;
; conway_fsm:F1|state[2007]                 ; 27      ;
; conway_fsm:F1|state[2039]                 ; 27      ;
; conway_fsm:F1|state[1999]                 ; 27      ;
; conway_fsm:F1|state[2015]                 ; 27      ;
; conway_fsm:F1|state[2047]                 ; 27      ;
; conway_fsm:F1|state[1960]                 ; 27      ;
; conway_fsm:F1|state[1961]                 ; 27      ;
; conway_fsm:F1|state[1956]                 ; 27      ;
; conway_fsm:F1|state[1964]                 ; 27      ;
; conway_fsm:F1|state[1957]                 ; 27      ;
; conway_fsm:F1|state[1962]                 ; 27      ;
; conway_fsm:F1|state[1955]                 ; 27      ;
; conway_fsm:F1|state[1959]                 ; 27      ;
; conway_fsm:F1|state[1967]                 ; 27      ;
; conway_fsm:F1|state[1976]                 ; 27      ;
; conway_fsm:F1|state[1980]                 ; 27      ;
; conway_fsm:F1|state[1982]                 ; 27      ;
; conway_fsm:F1|state[1969]                 ; 27      ;
; conway_fsm:F1|state[1973]                 ; 27      ;
; conway_fsm:F1|state[1977]                 ; 27      ;
; conway_fsm:F1|state[2888]                 ; 27      ;
; conway_fsm:F1|state[2893]                 ; 27      ;
; conway_fsm:F1|state[2895]                 ; 27      ;
; conway_fsm:F1|state[2896]                 ; 27      ;
; conway_fsm:F1|state[2897]                 ; 27      ;
; conway_fsm:F1|state[2900]                 ; 27      ;
; conway_fsm:F1|state[2901]                 ; 27      ;
; conway_fsm:F1|state[2902]                 ; 27      ;
; conway_fsm:F1|state[2928]                 ; 27      ;
; conway_fsm:F1|state[2933]                 ; 27      ;
; conway_fsm:F1|state[2935]                 ; 27      ;
; conway_fsm:F1|state[2940]                 ; 27      ;
; conway_fsm:F1|state[3008]                 ; 27      ;
; conway_fsm:F1|state[3010]                 ; 27      ;
; conway_fsm:F1|state[3020]                 ; 27      ;
; conway_fsm:F1|state[3022]                 ; 27      ;
; conway_fsm:F1|state[3009]                 ; 27      ;
; conway_fsm:F1|state[3013]                 ; 27      ;
; conway_fsm:F1|state[3011]                 ; 27      ;
; conway_fsm:F1|state[3015]                 ; 27      ;
; conway_fsm:F1|state[3021]                 ; 27      ;
; conway_fsm:F1|state[3023]                 ; 27      ;
; conway_fsm:F1|state[2816]                 ; 27      ;
; conway_fsm:F1|state[2818]                 ; 27      ;
; conway_fsm:F1|state[2820]                 ; 27      ;
; conway_fsm:F1|state[2822]                 ; 27      ;
; conway_fsm:F1|state[2848]                 ; 27      ;
; conway_fsm:F1|state[2817]                 ; 27      ;
; conway_fsm:F1|state[2821]                 ; 27      ;
; conway_fsm:F1|state[2823]                 ; 27      ;
; conway_fsm:F1|state[2853]                 ; 27      ;
; conway_fsm:F1|state[2855]                 ; 27      ;
; conway_fsm:F1|state[2860]                 ; 27      ;
; conway_fsm:F1|state[2968]                 ; 27      ;
; conway_fsm:F1|state[2980]                 ; 27      ;
; conway_fsm:F1|state[2973]                 ; 27      ;
; conway_fsm:F1|state[2975]                 ; 27      ;
; conway_fsm:F1|state[2384]                 ; 27      ;
; conway_fsm:F1|state[2376]                 ; 27      ;
; conway_fsm:F1|state[2424]                 ; 27      ;
; conway_fsm:F1|state[2377]                 ; 27      ;
; conway_fsm:F1|state[2370]                 ; 27      ;
; conway_fsm:F1|state[2386]                 ; 27      ;
; conway_fsm:F1|state[2418]                 ; 27      ;
; conway_fsm:F1|state[2378]                 ; 27      ;
; conway_fsm:F1|state[2410]                 ; 27      ;
; conway_fsm:F1|state[2426]                 ; 27      ;
; conway_fsm:F1|state[2372]                 ; 27      ;
; conway_fsm:F1|state[2380]                 ; 27      ;
; conway_fsm:F1|state[2373]                 ; 27      ;
; conway_fsm:F1|state[2413]                 ; 27      ;
; conway_fsm:F1|state[2420]                 ; 27      ;
; conway_fsm:F1|state[2422]                 ; 27      ;
; conway_fsm:F1|state[2382]                 ; 27      ;
; conway_fsm:F1|state[2375]                 ; 27      ;
; conway_fsm:F1|state[2415]                 ; 27      ;
; conway_fsm:F1|state[2520]                 ; 27      ;
; conway_fsm:F1|state[2521]                 ; 27      ;
; conway_fsm:F1|state[2525]                 ; 27      ;
; conway_fsm:F1|state[2522]                 ; 27      ;
; conway_fsm:F1|state[2523]                 ; 27      ;
; conway_fsm:F1|state[2526]                 ; 27      ;
; Total number of inverted registers = 228* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux1           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux5           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux9           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux13          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux17          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux21          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux25          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux29          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux33          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux37          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux41          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux45          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux49          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux53          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux57          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux61          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux0           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux2           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux4           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux6           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux8           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux10          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux12          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux14          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux16          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux18          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux20          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux22          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux24          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux26          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux28          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux30          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux32          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux34          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux36          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux38          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux40          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux42          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux44          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux46          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux48          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux50          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux52          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux54          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux56          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux58          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux60          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|conway_fsm:F1|Mux62          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |main|move_cursor:M1|cursor_x[4]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |main|move_cursor:M1|cursor_y[2]   ;
; 256:1              ; 3 bits    ; 510 LEs       ; 30 LEs               ; 480 LEs                ; Yes        ; |main|choose_pattern:N1|pattern[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_seven:M3|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:M2|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:M2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: change_speed:P1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Port Connectivity Checks: "clk_div:E1"                ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; time_expire[22..18] ; Input ; Info     ; Stuck at VCC ;
; time_expire[14..11] ; Input ; Info     ; Stuck at VCC ;
; time_expire[10..7]  ; Input ; Info     ; Stuck at GND ;
; time_expire[5..0]   ; Input ; Info     ; Stuck at GND ;
; time_expire[24]     ; Input ; Info     ; Stuck at VCC ;
; time_expire[23]     ; Input ; Info     ; Stuck at GND ;
; time_expire[17]     ; Input ; Info     ; Stuck at GND ;
; time_expire[16]     ; Input ; Info     ; Stuck at VCC ;
; time_expire[15]     ; Input ; Info     ; Stuck at GND ;
; time_expire[6]      ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "clk_div:E0"                ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; time_expire[8..6]   ; Input ; Info     ; Stuck at VCC ;
; time_expire[24..12] ; Input ; Info     ; Stuck at GND ;
; time_expire[10..9]  ; Input ; Info     ; Stuck at GND ;
; time_expire[5..3]   ; Input ; Info     ; Stuck at GND ;
; time_expire[1..0]   ; Input ; Info     ; Stuck at GND ;
; time_expire[11]     ; Input ; Info     ; Stuck at VCC ;
; time_expire[2]      ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "clk_div:D0"                ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; time_expire[17..14] ; Input ; Info     ; Stuck at VCC ;
; time_expire[24..18] ; Input ; Info     ; Stuck at GND ;
; time_expire[11..8]  ; Input ; Info     ; Stuck at GND ;
; time_expire[6..5]   ; Input ; Info     ; Stuck at GND ;
; time_expire[3..0]   ; Input ; Info     ; Stuck at GND ;
; time_expire[13]     ; Input ; Info     ; Stuck at GND ;
; time_expire[12]     ; Input ; Info     ; Stuck at VCC ;
; time_expire[7]      ; Input ; Info     ; Stuck at VCC ;
; time_expire[4]      ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "clk_div:C0"                ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; time_expire[20..17] ; Input ; Info     ; Stuck at VCC ;
; time_expire[24..21] ; Input ; Info     ; Stuck at GND ;
; time_expire[14..11] ; Input ; Info     ; Stuck at GND ;
; time_expire[9..8]   ; Input ; Info     ; Stuck at GND ;
; time_expire[6..0]   ; Input ; Info     ; Stuck at GND ;
; time_expire[16]     ; Input ; Info     ; Stuck at GND ;
; time_expire[15]     ; Input ; Info     ; Stuck at VCC ;
; time_expire[10]     ; Input ; Info     ; Stuck at VCC ;
; time_expire[7]      ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clk_div:A0"        ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; time_expire ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3347                        ;
;     CLR               ; 108                         ;
;     CLR SCLR          ; 136                         ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 2875                        ;
;     ENA CLR SLD       ; 223                         ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 47359                       ;
;     arith             ; 2177                        ;
;         0 data inputs ; 312                         ;
;         1 data inputs ; 1517                        ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 176                         ;
;         4 data inputs ; 92                          ;
;         5 data inputs ; 22                          ;
;     extend            ; 688                         ;
;         7 data inputs ; 688                         ;
;     normal            ; 42104                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 2392                        ;
;         3 data inputs ; 2158                        ;
;         4 data inputs ; 14563                       ;
;         5 data inputs ; 7497                        ;
;         6 data inputs ; 15488                       ;
;     shared            ; 2390                        ;
;         0 data inputs ; 735                         ;
;         1 data inputs ; 131                         ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 1470                        ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 78                          ;
;                       ;                             ;
; Max LUT depth         ; 44.00                       ;
; Average LUT depth     ; 8.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:07:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Dec 30 22:14:47 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12125): Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: main File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 19
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (12125): Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_div File: C:/intelFPGA_lite/23.1std/projects/conway/clk_div.v Line: 1
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:A0" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 52
Warning (12125): Using design file move_cursor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: move_cursor File: C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v Line: 1
Info (12128): Elaborating entity "move_cursor" for hierarchy "move_cursor:M1" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 60
Warning (10230): Verilog HDL assignment warning at move_cursor.v(15): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v Line: 15
Warning (10230): Verilog HDL assignment warning at move_cursor.v(16): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v Line: 16
Warning (10230): Verilog HDL assignment warning at move_cursor.v(21): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v Line: 21
Warning (10230): Verilog HDL assignment warning at move_cursor.v(26): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v Line: 26
Warning (10230): Verilog HDL assignment warning at move_cursor.v(30): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v Line: 30
Warning (10230): Verilog HDL assignment warning at move_cursor.v(31): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v Line: 31
Warning (12125): Using design file choose_pattern.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: choose_pattern File: C:/intelFPGA_lite/23.1std/projects/conway/choose_pattern.v Line: 1
Info (12128): Elaborating entity "choose_pattern" for hierarchy "choose_pattern:N1" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 61
Warning (12125): Using design file change_speed.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: change_speed File: C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v Line: 1
Info (12128): Elaborating entity "change_speed" for hierarchy "change_speed:P1" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 62
Warning (12125): Using design file load_pattern.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: load_pattern File: C:/intelFPGA_lite/23.1std/projects/conway/load_pattern.v Line: 1
Info (12128): Elaborating entity "load_pattern" for hierarchy "load_pattern:G1" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 65
Warning (12125): Using design file conway_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: conway_fsm File: C:/intelFPGA_lite/23.1std/projects/conway/conway_fsm.v Line: 11
Info (12128): Elaborating entity "conway_fsm" for hierarchy "conway_fsm:F1" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 66
Warning (11085): Combinational logic depth is over 6000, which may cause stack overflow. The synthesis may fail.
Warning (12125): Using design file count_alive.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: count_alive File: C:/intelFPGA_lite/23.1std/projects/conway/count_alive.v Line: 1
Info (12128): Elaborating entity "count_alive" for hierarchy "count_alive:X1" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 67
Warning (12125): Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 10
Info (12128): Elaborating entity "display" for hierarchy "display:M2" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 70
Warning (10230): Verilog HDL assignment warning at display.v(93): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 93
Warning (10230): Verilog HDL assignment warning at display.v(97): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 97
Warning (12125): Using design file display_matrix.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display_matrix File: C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v Line: 1
Info (12128): Elaborating entity "display_matrix" for hierarchy "display_matrix:M4" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 71
Warning (10230): Verilog HDL assignment warning at display_matrix.v(162): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v Line: 162
Warning (12125): Using design file display_seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display_seven File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 1
Info (12128): Elaborating entity "display_seven" for hierarchy "display_seven:M3" File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 72
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "display_matrix:M4|Ram0" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v Line: 14
Warning (10933): Combinational logic "conway_fsm:F1|drawed" depth is over 6000, which may cause stack overflow. The synthesis may fail.
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_seven:M3|Mod0" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_seven:M3|Div0" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_seven:M3|Mod1" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_seven:M3|Div1" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_seven:M3|Mod2" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_seven:M3|Div2" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_seven:M3|Mod3" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:M2|Div1" File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:M2|Div0" File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "change_speed:P1|Div0" File: C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v Line: 10
Info (12130): Elaborated megafunction instantiation "display_seven:M3|lpm_divide:Mod0" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 35
Info (12133): Instantiated megafunction "display_seven:M3|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_j3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_ive.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "display_seven:M3|lpm_divide:Div0" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 36
Info (12133): Instantiated megafunction "display_seven:M3|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_gbm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "display_seven:M3|lpm_divide:Div1" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 37
Info (12133): Instantiated megafunction "display_seven:M3|lpm_divide:Div1" with the following parameter: File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_kbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_pve.tdf
    Info (12023): Found entity 1: alt_u_div_pve File: C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_pve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "display_seven:M3|lpm_divide:Div2" File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 38
Info (12133): Instantiated megafunction "display_seven:M3|lpm_divide:Div2" with the following parameter: File: C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info (12023): Found entity 1: lpm_divide_tcm File: C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_tcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f File: C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_c2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "display:M2|lpm_divide:Div1" File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 51
Info (12133): Instantiated megafunction "display:M2|lpm_divide:Div1" with the following parameter: File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_ibm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_mve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "change_speed:P1|lpm_divide:Div0" File: C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v Line: 10
Info (12133): Instantiated megafunction "change_speed:P1|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf
    Info (12023): Found entity 1: lpm_divide_lbm File: C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_lbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_qve.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dot_col[0]" is stuck at GND File: C:/intelFPGA_lite/23.1std/projects/conway/main.v Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 47466 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 47388 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5536 megabytes
    Info: Processing ended: Sat Dec 30 22:22:45 2023
    Info: Elapsed time: 00:07:58
    Info: Total CPU time (on all processors): 00:08:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.map.smsg.


