encode.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/encode.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
serdes_10_to_1.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/serdes_10_to_1.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
srldelay.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/srldelay.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
hdmi_tx_v1_0.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/hdmi_tx_v1_0.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
hdmi_tx_0.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/sim/hdmi_tx_0.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2/clk_wiz_0.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
Color_Mapper.sv,systemverilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/Color_Mapper.sv,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
VGA_controller.sv,systemverilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/VGA_controller.sv,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
font_rom.sv,systemverilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/font_rom.sv,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
hdmi_text_controller_v1_0_AXI.sv,systemverilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_text_controller_v1_0_AXI.sv,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
hdmi_text_controller_v1_0.sv,systemverilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_text_controller_v1_0.sv,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
hdmi_text_controller_0.sv,systemverilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/sim/hdmi_text_controller_0.sv,incdir="$ref_dir/../../../ipstatic/clk_wiz_0_2"incdir="../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2"
glbl.v,Verilog,xil_defaultlib,glbl.v
