(footprint "SMB" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp cfac3250-1e4d-441a-a9dd-54849de0cd89)
  )
  (fp_text value "SMB" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp f7d469cc-cabe-4da4-ad48-eaac22d55f33)
  )
  (fp_poly (pts
      (xy -3.5 -1.25)
      (xy -2.535 -1.25)
      (xy -2.5354 -2.2)
      (xy 2.535 -2.2)
      (xy 2.535 -1.25)
      (xy 3.5 -1.25)
      (xy 3.5 1.25)
      (xy 2.535 1.25)
      (xy 2.535 2.2)
      (xy -2.535 2.2)
      (xy -2.535 1.25)
      (xy -3.5 1.25)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp dd888766-2a3c-4cad-b47b-7edcdbddfa4f))
  (fp_text reference ">NAME" (at -0.3 -3.5 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 4a8794a2-c57c-4ff5-99c4-9fcf247f5bdd)
  )
  (fp_text value ">VALUE" (at -0.3 -2.6 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 9a5e7196-6bc9-4a0f-92ab-3e10faf4f994)
  )
  (fp_line (start -2.28 -1.97) (end 2.28 -1.97) (layer "F.SilkS") (width 0.127) (tstamp 40660474-2aba-4e8e-8410-1c77cc867810))
  (fp_line (start -2.28 1.97) (end 2.28 1.97) (layer "F.SilkS") (width 0.127) (tstamp a2ef5afd-5823-4125-95d0-07d5e04300e8))
  (fp_line (start -2.285 -1.97) (end -2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp 061b542e-e348-4a63-b10a-4b599b0fc704))
  (fp_line (start -2.285 1.97) (end -2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp ec2b5252-6ac8-430d-b4dd-baafeada5162))
  (fp_line (start 2.285 -1.97) (end 2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp e0d92f7b-bc1e-42aa-9066-70aa265db5af))
  (fp_line (start 2.285 1.97) (end 2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp fa57f57c-2bb6-4930-8387-eecb9a02f8dc))
  (fp_line (start -0.6 -1.9) (end -0.6 1.9) (layer "F.SilkS") (width 0.254) (tstamp 6da827a3-0777-4b3c-a323-ba686ba14219))
  (pad "CATHODE" smd rect (at -2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 50b1587a-2671-49f6-a7a3-bf357687bf73))
  (pad "ANODE" smd rect (at 2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp fc898285-4bfe-4ec1-abe3-7d04b3bcabaf))
)
