$date
	Sat Apr 21 18:07:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module sel1 $end
$var wire 1 " ina $end
$var wire 1 # inb $end
$var wire 1 $ sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
0!
$end
#10
1!
0$
#20
