<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=11088" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2014-04-09T06:12:51-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=11088</id>
<entry>
<author><name><![CDATA[Boolean]]></name></author>
<updated>2014-04-09T06:12:51-07:00</updated>
<published>2014-04-09T06:12:51-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127597#p127597</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127597#p127597"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127597#p127597"><![CDATA[
Thank you. Reading or writing $4015 never impact each bit of $4017. The frame IRQ occured($4017 wrote with %00xx xxxx) flag is set at $4015.D6 only and its clearing is in reading $4015.<br />When the $4015.D6 is set, we write a $80 or $40 to $4017, so if the $4015.D6 will be cleared <img src="http://forums.nesdev.com/images/smilies/icon_question.gif" alt=":?:" title="Question" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6322">Boolean</a> — Wed Apr 09, 2014 6:12 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[rainwarrior]]></name></author>
<updated>2014-04-09T00:35:36-07:00</updated>
<published>2014-04-09T00:35:36-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127593#p127593</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127593#p127593"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127593#p127593"><![CDATA[
No. That is a different flag.<br /><br />When the IRQ happens, the IRQ flag bit in $4015 is set and will remain set until you read it. If the CPU is not masking IRQ signals (i.e. depending on the use of sei/cli instructions) the CPU will receive an IRQ signal while this bit is set.<br /><br />$4017's IRQ inhibit flag will prevent the operation of the IRQ flag bit in $4015, but reading $4015 does not set the IRQ inhibit flag in $4017.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5165">rainwarrior</a> — Wed Apr 09, 2014 12:35 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Boolean]]></name></author>
<updated>2014-04-08T18:16:08-07:00</updated>
<published>2014-04-08T18:16:08-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127587#p127587</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127587#p127587"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127587#p127587"><![CDATA[
<div class="quotetitle">apu_ref.txt by blargg wrote:</div><div class="quotecontent"><br />When $4015 is read, the status of the channels' length counters and bytes<br />remaining in the current DMC sample, and interrupt flags are returned.<br />Afterwards the Frame Sequencer's frame interrupt flag is cleared.<br /></div><br /><strong>Afterwards the Frame Sequencer's frame interrupt flag is cleared</strong> means bit 6 of register $4017 is <strong>SET</strong> to disable frame IRQs?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6322">Boolean</a> — Tue Apr 08, 2014 6:16 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Boolean]]></name></author>
<updated>2014-03-21T23:14:46-07:00</updated>
<published>2014-03-21T23:14:46-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127069#p127069</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127069#p127069"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127069#p127069"><![CDATA[
Thank you<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6322">Boolean</a> — Fri Mar 21, 2014 11:14 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[rainwarrior]]></name></author>
<updated>2014-03-21T22:00:04-07:00</updated>
<published>2014-03-21T22:00:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127066#p127066</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127066#p127066"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127066#p127066"><![CDATA[
Yes, the $4015 IRQ flag (and the IRQ assertion itself) will operate the same whether or not the I flag is set.<br /><br />When the I flag is set, the IRQ line still gets asserted, it just doesn't branch to the IRQ vector unless the I flag is clear. If you haven't read $4015 to clear it and its IRQ flag is still on when you happen to CLI, it will immediately branch to the IRQ.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5165">rainwarrior</a> — Fri Mar 21, 2014 10:00 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Boolean]]></name></author>
<updated>2014-03-21T20:31:42-07:00</updated>
<published>2014-03-21T20:31:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127065#p127065</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127065#p127065"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127065#p127065"><![CDATA[
<div class="quotetitle">Bregalad wrote:</div><div class="quotecontent"><br />The APU will still generate the IRQ, as it doesn't have a clue about the I flag of the 6502.<br />Similarly, the 6502 will ignore the IRQ because the I flag is set, no matter if the IRQ comes from the APU or the cartridge (or whatever else), because it just knowns that the &quot;IRQ&quot; signal is low, but doesn't know who causes it.<br /></div><br /><br />When the 6502 ignores an Frame IRQ only because of I flag, does the $4015.D6 set to 1?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6322">Boolean</a> — Fri Mar 21, 2014 8:31 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2014-03-21T02:07:31-07:00</updated>
<published>2014-03-21T02:07:31-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127036#p127036</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127036#p127036"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127036#p127036"><![CDATA[
While physically the sound hardware and the CPU are in the same chip, they are separate components internally.<br /><br />The APU will still generate the IRQ, as it doesn't have a clue about the I flag of the 6502.<br />Similarly, the 6502 will ignore the IRQ because the I flag is set, no matter if the IRQ comes from the APU or the cartridge (or whatever else), because it just knowns that the &quot;IRQ&quot; signal is low, but doesn't know who causes it.<br /><br />This applies to both frame IRQs and DMC IRQs, too.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Fri Mar 21, 2014 2:07 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Boolean]]></name></author>
<updated>2014-03-21T01:41:07-07:00</updated>
<published>2014-03-21T01:41:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127034#p127034</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127034#p127034"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=127034#p127034"><![CDATA[
<div class="quotetitle">Quietust wrote:</div><div class="quotecontent"><br />Reading $4015 returns D6=1 when there is an active Frame IRQ (and also acknowledges the interrupt, causing subsequent reads to give D6=0), and Frame IRQs can only occur when both $4017.D6 <strong>and</strong> $4017.D7 are 0 (in which case they occur approximately once per frame).<br /></div><br />Whether the CPU will be generated Frame IRQs by the APU<br /><strong>when both $4017.D6 and $4017.D7 are 0, but the CPU status register(its D3 == 1) disables IRQ?</strong><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6322">Boolean</a> — Fri Mar 21, 2014 1:41 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Boolean]]></name></author>
<updated>2014-03-11T06:51:27-07:00</updated>
<published>2014-03-11T06:51:27-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126652#p126652</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126652#p126652"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126652#p126652"><![CDATA[
Question A confusing me a long time.<br />Thank you for your answer.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6322">Boolean</a> — Tue Mar 11, 2014 6:51 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Quietust]]></name></author>
<updated>2014-03-11T06:13:56-07:00</updated>
<published>2014-03-11T06:13:56-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126651#p126651</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126651#p126651"/>
<title type="html"><![CDATA[Re: How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126651#p126651"><![CDATA[
<div class="quotetitle">Boolean wrote:</div><div class="quotecontent"><br />Question A<br />$4015 IF-D NT21<br />$4017 MI-- ----<br />Focus only on $4015.D6 and $4017.D6.<br />1. If $4017.D6 is 0, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />2. If $4017.D6 is 0, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />3. If $4017.D6 is 1, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />4. If $4017.D6 is 1, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />Which two are right?<br /></div><br />Reading $4015 returns D6=1 when there is an active Frame IRQ (and also acknowledges the interrupt, causing subsequent reads to give D6=0), and Frame IRQs can only occur when both $4017.D6 <strong>and</strong> $4017.D7 are 0 (in which case they occur approximately once per frame).<br /><br /><div class="quotetitle">Boolean wrote:</div><div class="quotecontent"><br />Question B<br />Assume 4015.D0 is set and $4000.D5(length counter halt) is <strong>set</strong>.<br />Write $4003, whether reload length counter or not?<br /></div><br />The length counter is reloaded whether the &quot;halt&quot; flag is set or clear.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7">Quietust</a> — Tue Mar 11, 2014 6:13 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Boolean]]></name></author>
<updated>2014-03-11T00:24:07-07:00</updated>
<published>2014-03-11T00:24:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126647#p126647</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126647#p126647"/>
<title type="html"><![CDATA[How to understanding APU status register $4015]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11088&amp;p=126647#p126647"><![CDATA[
Question A<br />$4015 IF-D NT21<br />$4017 MI-- ----<br />Focus only on $4015.D6 and $4017.D6.<br />1. If $4017.D6 is 0, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />2. If $4017.D6 is 0, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />3. If $4017.D6 is 1, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />4. If $4017.D6 is 1, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />Which two are right?<br /><br />Question B<br />Assume 4015.D0 is set and $4000.D5(length counter halt) is <strong>set</strong>.<br />Write $4003, whether reload length counter or not?<br />Thanks.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6322">Boolean</a> — Tue Mar 11, 2014 12:24 am</p><hr />
]]></content>
</entry>
</feed>