============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     lenovo
   Run Date =   Mon Nov 18 16:46:51 2019

   Run on =     LAPTOP-PJMQ6JE7
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(83)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(83)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.400563s wall, 2.343750s user + 0.265625s system = 2.609375s CPU (108.7%)

RUN-1004 : used memory is 166 MB, reserved memory is 132 MB, peak memory is 233 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment key_0  LOCATION = N8;  "
RUN-1002 : start command "set_pin_assignment key_1  LOCATION = R9;  "
RUN-1002 : start command "set_pin_assignment key_2  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment key_3  LOCATION = N9;  "
RUN-1002 : start command "set_pin_assignment key_4  LOCATION = T14;  "
RUN-1002 : start command "set_pin_assignment key_5  LOCATION = R14;  "
RUN-1002 : start command "set_pin_assignment key_6  LOCATION = T15;  "
RUN-1002 : start command "set_pin_assignment key_7  LOCATION = R15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(26)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(26)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.037938s wall, 3.468750s user + 0.421875s system = 3.890625s CPU (96.4%)

RUN-1004 : used memory is 312 MB, reserved memory is 282 MB, peak memory is 316 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.710218s wall, 2.046875s user + 0.734375s system = 2.781250s CPU (102.6%)

RUN-1004 : used memory is 381 MB, reserved memory is 356 MB, peak memory is 381 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  18.139303s wall, 18.031250s user + 1.312500s system = 19.343750s CPU (106.6%)

RUN-1004 : used memory is 411 MB, reserved memory is 387 MB, peak memory is 434 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.608056s wall, 2.906250s user + 0.859375s system = 3.765625s CPU (104.4%)

RUN-1004 : used memory is 468 MB, reserved memory is 444 MB, peak memory is 479 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30566.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.923376s wall, 1.937500s user + 0.156250s system = 2.093750s CPU (108.9%)

RUN-1004 : used memory is 496 MB, reserved memory is 471 MB, peak memory is 496 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.146288s wall, 2.156250s user + 0.187500s system = 2.343750s CPU (109.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36605e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.07255e+06, overlap = 27
PHY-3002 : Step(2): len = 896237, overlap = 27
PHY-3002 : Step(3): len = 799197, overlap = 27.5
PHY-3002 : Step(4): len = 732612, overlap = 40
PHY-3002 : Step(5): len = 672234, overlap = 55.75
PHY-3002 : Step(6): len = 619174, overlap = 73
PHY-3002 : Step(7): len = 568191, overlap = 92
PHY-3002 : Step(8): len = 526603, overlap = 110.5
PHY-3002 : Step(9): len = 485083, overlap = 129.5
PHY-3002 : Step(10): len = 447859, overlap = 143.75
PHY-3002 : Step(11): len = 411327, overlap = 159.75
PHY-3002 : Step(12): len = 377842, overlap = 173.25
PHY-3002 : Step(13): len = 350010, overlap = 185.5
PHY-3002 : Step(14): len = 314297, overlap = 210.75
PHY-3002 : Step(15): len = 287068, overlap = 228
PHY-3002 : Step(16): len = 264432, overlap = 245.5
PHY-3002 : Step(17): len = 238774, overlap = 261.75
PHY-3002 : Step(18): len = 213492, overlap = 284
PHY-3002 : Step(19): len = 192649, overlap = 301.75
PHY-3002 : Step(20): len = 166134, overlap = 327.75
PHY-3002 : Step(21): len = 146327, overlap = 339.75
PHY-3002 : Step(22): len = 136677, overlap = 347
PHY-3002 : Step(23): len = 99435.8, overlap = 375.5
PHY-3002 : Step(24): len = 85612.6, overlap = 390.5
PHY-3002 : Step(25): len = 82552.5, overlap = 393
PHY-3002 : Step(26): len = 63983.9, overlap = 418
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83538e-06
PHY-3002 : Step(27): len = 62233.1, overlap = 418
PHY-3002 : Step(28): len = 62610.5, overlap = 416
PHY-3002 : Step(29): len = 65762.4, overlap = 411.75
PHY-3002 : Step(30): len = 69872.9, overlap = 404.75
PHY-3002 : Step(31): len = 75036.9, overlap = 393.5
PHY-3002 : Step(32): len = 77982.6, overlap = 387.75
PHY-3002 : Step(33): len = 79889.4, overlap = 382
PHY-3002 : Step(34): len = 86336.4, overlap = 381.5
PHY-3002 : Step(35): len = 92746.9, overlap = 374
PHY-3002 : Step(36): len = 94699.1, overlap = 362.75
PHY-3002 : Step(37): len = 95450.4, overlap = 358
PHY-3002 : Step(38): len = 98707.3, overlap = 344.75
PHY-3002 : Step(39): len = 99093.9, overlap = 337.25
PHY-3002 : Step(40): len = 99703.1, overlap = 331.5
PHY-3002 : Step(41): len = 100569, overlap = 321.5
PHY-3002 : Step(42): len = 101739, overlap = 306.5
PHY-3002 : Step(43): len = 101139, overlap = 296.25
PHY-3002 : Step(44): len = 100884, overlap = 290
PHY-3002 : Step(45): len = 100592, overlap = 291.5
PHY-3002 : Step(46): len = 99375.6, overlap = 283.5
PHY-3002 : Step(47): len = 98477.6, overlap = 278.75
PHY-3002 : Step(48): len = 97317.2, overlap = 280.5
PHY-3002 : Step(49): len = 95940.4, overlap = 280.25
PHY-3002 : Step(50): len = 94794.1, overlap = 278
PHY-3002 : Step(51): len = 93253.1, overlap = 278
PHY-3002 : Step(52): len = 91707.5, overlap = 277.5
PHY-3002 : Step(53): len = 90132.3, overlap = 282
PHY-3002 : Step(54): len = 88754.5, overlap = 287.5
PHY-3002 : Step(55): len = 87389.3, overlap = 289
PHY-3002 : Step(56): len = 85982.9, overlap = 288.5
PHY-3002 : Step(57): len = 84545.8, overlap = 294.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67077e-06
PHY-3002 : Step(58): len = 84664.3, overlap = 292.5
PHY-3002 : Step(59): len = 85765.6, overlap = 291.5
PHY-3002 : Step(60): len = 87174, overlap = 288
PHY-3002 : Step(61): len = 89244.4, overlap = 282.5
PHY-3002 : Step(62): len = 91290, overlap = 276
PHY-3002 : Step(63): len = 93145.3, overlap = 273
PHY-3002 : Step(64): len = 94107.5, overlap = 267.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34153e-06
PHY-3002 : Step(65): len = 95912.2, overlap = 260.75
PHY-3002 : Step(66): len = 98748.3, overlap = 251.75
PHY-3002 : Step(67): len = 99013.3, overlap = 246.5
PHY-3002 : Step(68): len = 100814, overlap = 240.75
PHY-3002 : Step(69): len = 105989, overlap = 217.25
PHY-3002 : Step(70): len = 108007, overlap = 202.75
PHY-3002 : Step(71): len = 108724, overlap = 194.5
PHY-3002 : Step(72): len = 110084, overlap = 184.75
PHY-3002 : Step(73): len = 111144, overlap = 173.75
PHY-3002 : Step(74): len = 112993, overlap = 168.75
PHY-3002 : Step(75): len = 113450, overlap = 168.25
PHY-3002 : Step(76): len = 113408, overlap = 168.75
PHY-3002 : Step(77): len = 113475, overlap = 168.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.46831e-05
PHY-3002 : Step(78): len = 114146, overlap = 167.25
PHY-3002 : Step(79): len = 115569, overlap = 165
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016272s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06156e-06
PHY-3002 : Step(80): len = 118751, overlap = 218.25
PHY-3002 : Step(81): len = 116501, overlap = 221.5
PHY-3002 : Step(82): len = 112333, overlap = 227.5
PHY-3002 : Step(83): len = 107317, overlap = 232.75
PHY-3002 : Step(84): len = 104375, overlap = 243.25
PHY-3002 : Step(85): len = 97380.4, overlap = 275.25
PHY-3002 : Step(86): len = 91230.2, overlap = 308.25
PHY-3002 : Step(87): len = 88117.4, overlap = 318
PHY-3002 : Step(88): len = 85219.5, overlap = 327.5
PHY-3002 : Step(89): len = 81701.7, overlap = 340.75
PHY-3002 : Step(90): len = 79480.6, overlap = 348.25
PHY-3002 : Step(91): len = 76916.1, overlap = 350.75
PHY-3002 : Step(92): len = 74998.4, overlap = 351
PHY-3002 : Step(93): len = 73664.1, overlap = 350.75
PHY-3002 : Step(94): len = 72522, overlap = 352.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12312e-06
PHY-3002 : Step(95): len = 72632.9, overlap = 352
PHY-3002 : Step(96): len = 73091, overlap = 352
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.97598e-06
PHY-3002 : Step(97): len = 73004.5, overlap = 352
PHY-3002 : Step(98): len = 75179.9, overlap = 349.75
PHY-3002 : Step(99): len = 79579.9, overlap = 346
PHY-3002 : Step(100): len = 78806.7, overlap = 342
PHY-3002 : Step(101): len = 78852, overlap = 340.5
PHY-3002 : Step(102): len = 79239, overlap = 337.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.26509e-06
PHY-3002 : Step(103): len = 79725.7, overlap = 335
PHY-3002 : Step(104): len = 80309.8, overlap = 332
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.82066e-06
PHY-3002 : Step(105): len = 80301, overlap = 329.75
PHY-3002 : Step(106): len = 83045.6, overlap = 316.25
PHY-3002 : Step(107): len = 88182.4, overlap = 295
PHY-3002 : Step(108): len = 87541.3, overlap = 289
PHY-3002 : Step(109): len = 87687.3, overlap = 284
PHY-3002 : Step(110): len = 88261.9, overlap = 280.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.31733e-06
PHY-3002 : Step(111): len = 88925.3, overlap = 275.75
PHY-3002 : Step(112): len = 90538.5, overlap = 269.75
PHY-3002 : Step(113): len = 94678.5, overlap = 255.25
PHY-3002 : Step(114): len = 99609.6, overlap = 249
PHY-3002 : Step(115): len = 101949, overlap = 235
PHY-3002 : Step(116): len = 106592, overlap = 228
PHY-3002 : Step(117): len = 111300, overlap = 213.5
PHY-3002 : Step(118): len = 111340, overlap = 212.5
PHY-3002 : Step(119): len = 111470, overlap = 213
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.46347e-05
PHY-3002 : Step(120): len = 112774, overlap = 211.25
PHY-3002 : Step(121): len = 114033, overlap = 210
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.21276e-05
PHY-3002 : Step(122): len = 114956, overlap = 205.5
PHY-3002 : Step(123): len = 121760, overlap = 185
PHY-3002 : Step(124): len = 130522, overlap = 143.25
PHY-3002 : Step(125): len = 131369, overlap = 143.25
PHY-3002 : Step(126): len = 133665, overlap = 143.5
PHY-3002 : Step(127): len = 137750, overlap = 137.5
PHY-3002 : Step(128): len = 137069, overlap = 138.75
PHY-3002 : Step(129): len = 136949, overlap = 137.75
PHY-3002 : Step(130): len = 136742, overlap = 138.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.42553e-05
PHY-3002 : Step(131): len = 139299, overlap = 138.5
PHY-3002 : Step(132): len = 142973, overlap = 133.5
PHY-3002 : Step(133): len = 143817, overlap = 135.75
PHY-3002 : Step(134): len = 144429, overlap = 136.25
PHY-3002 : Step(135): len = 145450, overlap = 136.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.85105e-05
PHY-3002 : Step(136): len = 148677, overlap = 133
PHY-3002 : Step(137): len = 153923, overlap = 117.25
PHY-3002 : Step(138): len = 153879, overlap = 116.5
PHY-3002 : Step(139): len = 154357, overlap = 112.75
PHY-3002 : Step(140): len = 154964, overlap = 108.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55741e-05
PHY-3002 : Step(141): len = 155561, overlap = 165
PHY-3002 : Step(142): len = 156704, overlap = 136
PHY-3002 : Step(143): len = 154648, overlap = 136.25
PHY-3002 : Step(144): len = 153209, overlap = 134.5
PHY-3002 : Step(145): len = 150511, overlap = 138
PHY-3002 : Step(146): len = 149211, overlap = 142
PHY-3002 : Step(147): len = 148134, overlap = 143.25
PHY-3002 : Step(148): len = 147545, overlap = 139.5
PHY-3002 : Step(149): len = 146843, overlap = 139
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11482e-05
PHY-3002 : Step(150): len = 148854, overlap = 132.75
PHY-3002 : Step(151): len = 150685, overlap = 130
PHY-3002 : Step(152): len = 150501, overlap = 129.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141684
PHY-3002 : Step(153): len = 156826, overlap = 119.5
PHY-3002 : Step(154): len = 159701, overlap = 105.5
PHY-3002 : Step(155): len = 160470, overlap = 95.75
PHY-3002 : Step(156): len = 160949, overlap = 93.5
PHY-3002 : Step(157): len = 161578, overlap = 94.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000270792
PHY-3002 : Step(158): len = 165037, overlap = 88
PHY-3002 : Step(159): len = 167901, overlap = 82.5
PHY-3002 : Step(160): len = 170450, overlap = 84
PHY-3002 : Step(161): len = 170169, overlap = 78.75
PHY-3002 : Step(162): len = 169649, overlap = 76.75
PHY-3002 : Step(163): len = 169429, overlap = 76.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482517
PHY-3002 : Step(164): len = 171899, overlap = 72.75
PHY-3002 : Step(165): len = 173464, overlap = 69.75
PHY-3002 : Step(166): len = 174937, overlap = 66.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.403061s wall, 0.343750s user + 0.468750s system = 0.812500s CPU (201.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214986
PHY-3002 : Step(167): len = 184258, overlap = 15
PHY-3002 : Step(168): len = 179328, overlap = 27.75
PHY-3002 : Step(169): len = 175442, overlap = 42.5
PHY-3002 : Step(170): len = 172722, overlap = 56.5
PHY-3002 : Step(171): len = 170915, overlap = 66.25
PHY-3002 : Step(172): len = 170218, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429972
PHY-3002 : Step(173): len = 171951, overlap = 67
PHY-3002 : Step(174): len = 173408, overlap = 63
PHY-3002 : Step(175): len = 174239, overlap = 65.25
PHY-3002 : Step(176): len = 174069, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000859945
PHY-3002 : Step(177): len = 175748, overlap = 58.75
PHY-3002 : Step(178): len = 177587, overlap = 53.5
PHY-3002 : Step(179): len = 177903, overlap = 56
PHY-3002 : Step(180): len = 178124, overlap = 55.5
PHY-3002 : Step(181): len = 178388, overlap = 54.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027311s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (171.6%)

PHY-3001 : Legalized: Len = 186569, Over = 0
PHY-3001 : Final: Len = 186569, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493128, over cnt = 108(0%), over = 116, worst = 2
PHY-1002 : len = 493768, over cnt = 64(0%), over = 69, worst = 2
PHY-1002 : len = 493536, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 493184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 493120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157966s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (168.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31095.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.554337s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (110.6%)

RUN-1004 : used memory is 548 MB, reserved memory is 524 MB, peak memory is 550 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.765315s wall, 1.796875s user + 0.140625s system = 1.937500s CPU (109.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 195373
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(182): len = 194696, overlap = 0
PHY-3002 : Step(183): len = 194779, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004495s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (347.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53501e-05
PHY-3002 : Step(184): len = 194499, overlap = 2.5
PHY-3002 : Step(185): len = 194499, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07002e-05
PHY-3002 : Step(186): len = 194393, overlap = 2
PHY-3002 : Step(187): len = 194393, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14004e-05
PHY-3002 : Step(188): len = 194372, overlap = 1.25
PHY-3002 : Step(189): len = 194372, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71938e-05
PHY-3002 : Step(190): len = 194287, overlap = 5.25
PHY-3002 : Step(191): len = 194287, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127522
PHY-3002 : Step(192): len = 194248, overlap = 5.75
PHY-3002 : Step(193): len = 194268, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250753
PHY-3002 : Step(194): len = 194208, overlap = 5.75
PHY-3002 : Step(195): len = 194240, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035238s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (88.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297081
PHY-3002 : Step(196): len = 194484, overlap = 2
PHY-3002 : Step(197): len = 194484, overlap = 2
PHY-3002 : Step(198): len = 194436, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008032s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.5%)

PHY-3001 : Legalized: Len = 194858, Over = 0
PHY-3001 : Final: Len = 194858, Over = 0
RUN-1003 : finish command "place -eco" in  2.476439s wall, 2.828125s user + 0.437500s system = 3.265625s CPU (131.9%)

RUN-1004 : used memory is 557 MB, reserved memory is 534 MB, peak memory is 557 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.401806s wall, 29.015625s user + 5.062500s system = 34.078125s CPU (221.3%)

RUN-1004 : used memory is 521 MB, reserved memory is 501 MB, peak memory is 557 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2810 to 1982
PHY-1001 : Pin misalignment score is improved from 1982 to 1960
PHY-1001 : Pin misalignment score is improved from 1960 to 1956
PHY-1001 : Pin misalignment score is improved from 1956 to 1956
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 779 nets have [3 - 5] pins
RUN-1001 : 521 nets have [6 - 10] pins
RUN-1001 : 185 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 480776, over cnt = 129(0%), over = 143, worst = 3
PHY-1002 : len = 481592, over cnt = 78(0%), over = 85, worst = 3
PHY-1002 : len = 481528, over cnt = 29(0%), over = 32, worst = 3
PHY-1002 : len = 481144, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 480944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.155685s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (130.5%)

PHY-1001 : End global routing;  0.395542s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (118.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.074192s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (126.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 720872, over cnt = 148(0%), over = 148, worst = 1
PHY-1001 : End Routed; 10.542905s wall, 17.906250s user + 1.031250s system = 18.937500s CPU (179.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 716792, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.153522s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (112.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 716256, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.071330s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (131.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 716232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 716232
PHY-1001 : End DR Iter 3; 0.049254s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.708739s wall, 25.718750s user + 1.906250s system = 27.625000s CPU (147.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.954278s wall, 26.984375s user + 2.015625s system = 29.000000s CPU (145.3%)

RUN-1004 : used memory is 645 MB, reserved memory is 630 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.360618s wall, 3.250000s user + 0.968750s system = 4.218750s CPU (96.7%)

RUN-1004 : used memory is 617 MB, reserved memory is 595 MB, peak memory is 906 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47800
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1525 valid insts, and 138469 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  10.237456s wall, 30.343750s user + 1.625000s system = 31.968750s CPU (312.3%)

RUN-1004 : used memory is 646 MB, reserved memory is 629 MB, peak memory is 906 MB
GUI-5004 WARNING: led has not been assigned location ...
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(83)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(83)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.205238s wall, 1.125000s user + 0.171875s system = 1.296875s CPU (107.6%)

RUN-1004 : used memory is 208 MB, reserved memory is 412 MB, peak memory is 906 MB
GUI-5004 WARNING: led has not been assigned location ...
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = A7; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = A8; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = E7; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  keyled   LOCATION = M3; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(26)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(26)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.207623s wall, 3.578125s user + 0.500000s system = 4.078125s CPU (96.9%)

RUN-1004 : used memory is 324 MB, reserved memory is 536 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.194936s wall, 2.187500s user + 0.843750s system = 3.031250s CPU (94.9%)

RUN-1004 : used memory is 405 MB, reserved memory is 561 MB, peak memory is 906 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.71 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.756949s wall, 19.234375s user + 1.500000s system = 20.734375s CPU (104.9%)

RUN-1004 : used memory is 457 MB, reserved memory is 597 MB, peak memory is 906 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.549748s wall, 3.390625s user + 1.015625s system = 4.406250s CPU (96.8%)

RUN-1004 : used memory is 502 MB, reserved memory is 642 MB, peak memory is 906 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30566.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.503036s wall, 1.484375s user + 0.140625s system = 1.625000s CPU (108.1%)

RUN-1004 : used memory is 521 MB, reserved memory is 661 MB, peak memory is 906 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.733838s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (108.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36605e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(199): len = 1.07255e+06, overlap = 27
PHY-3002 : Step(200): len = 896237, overlap = 27
PHY-3002 : Step(201): len = 799197, overlap = 27.5
PHY-3002 : Step(202): len = 732612, overlap = 40
PHY-3002 : Step(203): len = 672234, overlap = 55.75
PHY-3002 : Step(204): len = 619174, overlap = 73
PHY-3002 : Step(205): len = 568191, overlap = 92
PHY-3002 : Step(206): len = 526603, overlap = 110.5
PHY-3002 : Step(207): len = 485083, overlap = 129.5
PHY-3002 : Step(208): len = 447859, overlap = 143.75
PHY-3002 : Step(209): len = 411327, overlap = 159.75
PHY-3002 : Step(210): len = 377842, overlap = 173.25
PHY-3002 : Step(211): len = 350010, overlap = 185.5
PHY-3002 : Step(212): len = 314297, overlap = 210.75
PHY-3002 : Step(213): len = 287068, overlap = 228
PHY-3002 : Step(214): len = 264432, overlap = 245.5
PHY-3002 : Step(215): len = 238774, overlap = 261.75
PHY-3002 : Step(216): len = 213492, overlap = 284
PHY-3002 : Step(217): len = 192649, overlap = 301.75
PHY-3002 : Step(218): len = 166134, overlap = 327.75
PHY-3002 : Step(219): len = 146327, overlap = 339.75
PHY-3002 : Step(220): len = 136677, overlap = 347
PHY-3002 : Step(221): len = 99435.8, overlap = 375.5
PHY-3002 : Step(222): len = 85612.6, overlap = 390.5
PHY-3002 : Step(223): len = 82552.5, overlap = 393
PHY-3002 : Step(224): len = 63983.9, overlap = 418
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83538e-06
PHY-3002 : Step(225): len = 62233.1, overlap = 418
PHY-3002 : Step(226): len = 62610.5, overlap = 416
PHY-3002 : Step(227): len = 65762.4, overlap = 411.75
PHY-3002 : Step(228): len = 69872.9, overlap = 404.75
PHY-3002 : Step(229): len = 75036.9, overlap = 393.5
PHY-3002 : Step(230): len = 77982.6, overlap = 387.75
PHY-3002 : Step(231): len = 79889.4, overlap = 382
PHY-3002 : Step(232): len = 86336.4, overlap = 381.5
PHY-3002 : Step(233): len = 92746.9, overlap = 374
PHY-3002 : Step(234): len = 94699.1, overlap = 362.75
PHY-3002 : Step(235): len = 95450.4, overlap = 358
PHY-3002 : Step(236): len = 98707.3, overlap = 344.75
PHY-3002 : Step(237): len = 99093.9, overlap = 337.25
PHY-3002 : Step(238): len = 99703.1, overlap = 331.5
PHY-3002 : Step(239): len = 100569, overlap = 321.5
PHY-3002 : Step(240): len = 101739, overlap = 306.5
PHY-3002 : Step(241): len = 101139, overlap = 296.25
PHY-3002 : Step(242): len = 100884, overlap = 290
PHY-3002 : Step(243): len = 100592, overlap = 291.5
PHY-3002 : Step(244): len = 99375.6, overlap = 283.5
PHY-3002 : Step(245): len = 98477.6, overlap = 278.75
PHY-3002 : Step(246): len = 97317.2, overlap = 280.5
PHY-3002 : Step(247): len = 95940.4, overlap = 280.25
PHY-3002 : Step(248): len = 94794.1, overlap = 278
PHY-3002 : Step(249): len = 93253.1, overlap = 278
PHY-3002 : Step(250): len = 91707.5, overlap = 277.5
PHY-3002 : Step(251): len = 90132.3, overlap = 282
PHY-3002 : Step(252): len = 88754.5, overlap = 287.5
PHY-3002 : Step(253): len = 87389.3, overlap = 289
PHY-3002 : Step(254): len = 85982.9, overlap = 288.5
PHY-3002 : Step(255): len = 84545.8, overlap = 294.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67077e-06
PHY-3002 : Step(256): len = 84664.3, overlap = 292.5
PHY-3002 : Step(257): len = 85765.6, overlap = 291.5
PHY-3002 : Step(258): len = 87174, overlap = 288
PHY-3002 : Step(259): len = 89244.4, overlap = 282.5
PHY-3002 : Step(260): len = 91290, overlap = 276
PHY-3002 : Step(261): len = 93145.3, overlap = 273
PHY-3002 : Step(262): len = 94107.5, overlap = 267.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34153e-06
PHY-3002 : Step(263): len = 95912.2, overlap = 260.75
PHY-3002 : Step(264): len = 98748.3, overlap = 251.75
PHY-3002 : Step(265): len = 99013.3, overlap = 246.5
PHY-3002 : Step(266): len = 100814, overlap = 240.75
PHY-3002 : Step(267): len = 105989, overlap = 217.25
PHY-3002 : Step(268): len = 108007, overlap = 202.75
PHY-3002 : Step(269): len = 108724, overlap = 194.5
PHY-3002 : Step(270): len = 110084, overlap = 184.75
PHY-3002 : Step(271): len = 111144, overlap = 173.75
PHY-3002 : Step(272): len = 112993, overlap = 168.75
PHY-3002 : Step(273): len = 113450, overlap = 168.25
PHY-3002 : Step(274): len = 113408, overlap = 168.75
PHY-3002 : Step(275): len = 113475, overlap = 168.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.46831e-05
PHY-3002 : Step(276): len = 114146, overlap = 167.25
PHY-3002 : Step(277): len = 115569, overlap = 165
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06156e-06
PHY-3002 : Step(278): len = 118751, overlap = 218.25
PHY-3002 : Step(279): len = 116501, overlap = 221.5
PHY-3002 : Step(280): len = 112333, overlap = 227.5
PHY-3002 : Step(281): len = 107317, overlap = 232.75
PHY-3002 : Step(282): len = 104375, overlap = 243.25
PHY-3002 : Step(283): len = 97380.4, overlap = 275.25
PHY-3002 : Step(284): len = 91230.2, overlap = 308.25
PHY-3002 : Step(285): len = 88117.4, overlap = 318
PHY-3002 : Step(286): len = 85219.5, overlap = 327.5
PHY-3002 : Step(287): len = 81701.7, overlap = 340.75
PHY-3002 : Step(288): len = 79480.6, overlap = 348.25
PHY-3002 : Step(289): len = 76916.1, overlap = 350.75
PHY-3002 : Step(290): len = 74998.4, overlap = 351
PHY-3002 : Step(291): len = 73664.1, overlap = 350.75
PHY-3002 : Step(292): len = 72522, overlap = 352.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12312e-06
PHY-3002 : Step(293): len = 72632.9, overlap = 352
PHY-3002 : Step(294): len = 73091, overlap = 352
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.97598e-06
PHY-3002 : Step(295): len = 73004.5, overlap = 352
PHY-3002 : Step(296): len = 75179.9, overlap = 349.75
PHY-3002 : Step(297): len = 79579.9, overlap = 346
PHY-3002 : Step(298): len = 78806.7, overlap = 342
PHY-3002 : Step(299): len = 78852, overlap = 340.5
PHY-3002 : Step(300): len = 79239, overlap = 337.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.26509e-06
PHY-3002 : Step(301): len = 79725.7, overlap = 335
PHY-3002 : Step(302): len = 80309.8, overlap = 332
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.82066e-06
PHY-3002 : Step(303): len = 80301, overlap = 329.75
PHY-3002 : Step(304): len = 83045.6, overlap = 316.25
PHY-3002 : Step(305): len = 88182.4, overlap = 295
PHY-3002 : Step(306): len = 87541.3, overlap = 289
PHY-3002 : Step(307): len = 87687.3, overlap = 284
PHY-3002 : Step(308): len = 88261.9, overlap = 280.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.31733e-06
PHY-3002 : Step(309): len = 88925.3, overlap = 275.75
PHY-3002 : Step(310): len = 90538.5, overlap = 269.75
PHY-3002 : Step(311): len = 94678.5, overlap = 255.25
PHY-3002 : Step(312): len = 99609.6, overlap = 249
PHY-3002 : Step(313): len = 101949, overlap = 235
PHY-3002 : Step(314): len = 106592, overlap = 228
PHY-3002 : Step(315): len = 111300, overlap = 213.5
PHY-3002 : Step(316): len = 111340, overlap = 212.5
PHY-3002 : Step(317): len = 111470, overlap = 213
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.46347e-05
PHY-3002 : Step(318): len = 112774, overlap = 211.25
PHY-3002 : Step(319): len = 114033, overlap = 210
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.21276e-05
PHY-3002 : Step(320): len = 114956, overlap = 205.5
PHY-3002 : Step(321): len = 121760, overlap = 185
PHY-3002 : Step(322): len = 130522, overlap = 143.25
PHY-3002 : Step(323): len = 131369, overlap = 143.25
PHY-3002 : Step(324): len = 133665, overlap = 143.5
PHY-3002 : Step(325): len = 137750, overlap = 137.5
PHY-3002 : Step(326): len = 137069, overlap = 138.75
PHY-3002 : Step(327): len = 136949, overlap = 137.75
PHY-3002 : Step(328): len = 136742, overlap = 138.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.42553e-05
PHY-3002 : Step(329): len = 139299, overlap = 138.5
PHY-3002 : Step(330): len = 142973, overlap = 133.5
PHY-3002 : Step(331): len = 143817, overlap = 135.75
PHY-3002 : Step(332): len = 144429, overlap = 136.25
PHY-3002 : Step(333): len = 145450, overlap = 136.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.85105e-05
PHY-3002 : Step(334): len = 148677, overlap = 133
PHY-3002 : Step(335): len = 153923, overlap = 117.25
PHY-3002 : Step(336): len = 153879, overlap = 116.5
PHY-3002 : Step(337): len = 154357, overlap = 112.75
PHY-3002 : Step(338): len = 154964, overlap = 108.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55741e-05
PHY-3002 : Step(339): len = 155561, overlap = 165
PHY-3002 : Step(340): len = 156704, overlap = 136
PHY-3002 : Step(341): len = 154648, overlap = 136.25
PHY-3002 : Step(342): len = 153209, overlap = 134.5
PHY-3002 : Step(343): len = 150511, overlap = 138
PHY-3002 : Step(344): len = 149211, overlap = 142
PHY-3002 : Step(345): len = 148134, overlap = 143.25
PHY-3002 : Step(346): len = 147545, overlap = 139.5
PHY-3002 : Step(347): len = 146843, overlap = 139
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11482e-05
PHY-3002 : Step(348): len = 148854, overlap = 132.75
PHY-3002 : Step(349): len = 150685, overlap = 130
PHY-3002 : Step(350): len = 150501, overlap = 129.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141684
PHY-3002 : Step(351): len = 156826, overlap = 119.5
PHY-3002 : Step(352): len = 159701, overlap = 105.5
PHY-3002 : Step(353): len = 160470, overlap = 95.75
PHY-3002 : Step(354): len = 160949, overlap = 93.5
PHY-3002 : Step(355): len = 161578, overlap = 94.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000270792
PHY-3002 : Step(356): len = 165037, overlap = 88
PHY-3002 : Step(357): len = 167901, overlap = 82.5
PHY-3002 : Step(358): len = 170450, overlap = 84
PHY-3002 : Step(359): len = 170169, overlap = 78.75
PHY-3002 : Step(360): len = 169649, overlap = 76.75
PHY-3002 : Step(361): len = 169429, overlap = 76.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482517
PHY-3002 : Step(362): len = 171899, overlap = 72.75
PHY-3002 : Step(363): len = 173464, overlap = 69.75
PHY-3002 : Step(364): len = 174937, overlap = 66.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.522287s wall, 0.484375s user + 0.375000s system = 0.859375s CPU (164.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214986
PHY-3002 : Step(365): len = 184258, overlap = 15
PHY-3002 : Step(366): len = 179328, overlap = 27.75
PHY-3002 : Step(367): len = 175442, overlap = 42.5
PHY-3002 : Step(368): len = 172722, overlap = 56.5
PHY-3002 : Step(369): len = 170915, overlap = 66.25
PHY-3002 : Step(370): len = 170218, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429972
PHY-3002 : Step(371): len = 171951, overlap = 67
PHY-3002 : Step(372): len = 173408, overlap = 63
PHY-3002 : Step(373): len = 174239, overlap = 65.25
PHY-3002 : Step(374): len = 174069, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000859945
PHY-3002 : Step(375): len = 175748, overlap = 58.75
PHY-3002 : Step(376): len = 177587, overlap = 53.5
PHY-3002 : Step(377): len = 177903, overlap = 56
PHY-3002 : Step(378): len = 178124, overlap = 55.5
PHY-3002 : Step(379): len = 178388, overlap = 54.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025235s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (123.8%)

PHY-3001 : Legalized: Len = 186569, Over = 0
PHY-3001 : Final: Len = 186569, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493128, over cnt = 108(0%), over = 116, worst = 2
PHY-1002 : len = 493768, over cnt = 64(0%), over = 69, worst = 2
PHY-1002 : len = 493536, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 493184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 493120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124494s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (163.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31095.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.549999s wall, 1.531250s user + 0.109375s system = 1.640625s CPU (105.8%)

RUN-1004 : used memory is 575 MB, reserved memory is 712 MB, peak memory is 906 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.757728s wall, 1.734375s user + 0.125000s system = 1.859375s CPU (105.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 195373
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(380): len = 194696, overlap = 0
PHY-3002 : Step(381): len = 194779, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004183s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (373.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53501e-05
PHY-3002 : Step(382): len = 194499, overlap = 2.5
PHY-3002 : Step(383): len = 194499, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07002e-05
PHY-3002 : Step(384): len = 194393, overlap = 2
PHY-3002 : Step(385): len = 194393, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14004e-05
PHY-3002 : Step(386): len = 194372, overlap = 1.25
PHY-3002 : Step(387): len = 194372, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71938e-05
PHY-3002 : Step(388): len = 194287, overlap = 5.25
PHY-3002 : Step(389): len = 194287, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127522
PHY-3002 : Step(390): len = 194248, overlap = 5.75
PHY-3002 : Step(391): len = 194268, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250753
PHY-3002 : Step(392): len = 194208, overlap = 5.75
PHY-3002 : Step(393): len = 194240, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037640s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (124.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297081
PHY-3002 : Step(394): len = 194484, overlap = 2
PHY-3002 : Step(395): len = 194484, overlap = 2
PHY-3002 : Step(396): len = 194436, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009002s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 194858, Over = 0
PHY-3001 : Final: Len = 194858, Over = 0
RUN-1003 : finish command "place -eco" in  2.576197s wall, 2.593750s user + 0.546875s system = 3.140625s CPU (121.9%)

RUN-1004 : used memory is 578 MB, reserved memory is 715 MB, peak memory is 906 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.662960s wall, 28.671875s user + 5.546875s system = 34.218750s CPU (218.5%)

RUN-1004 : used memory is 578 MB, reserved memory is 715 MB, peak memory is 906 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2810 to 1982
PHY-1001 : Pin misalignment score is improved from 1982 to 1960
PHY-1001 : Pin misalignment score is improved from 1960 to 1956
PHY-1001 : Pin misalignment score is improved from 1956 to 1956
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 779 nets have [3 - 5] pins
RUN-1001 : 521 nets have [6 - 10] pins
RUN-1001 : 185 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 480776, over cnt = 129(0%), over = 143, worst = 3
PHY-1002 : len = 481592, over cnt = 78(0%), over = 85, worst = 3
PHY-1002 : len = 481528, over cnt = 29(0%), over = 32, worst = 3
PHY-1002 : len = 481144, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 480944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116779s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (200.7%)

PHY-1001 : End global routing;  0.324903s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (144.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.175247s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (71.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 720872, over cnt = 148(0%), over = 148, worst = 1
PHY-1001 : End Routed; 10.276746s wall, 18.312500s user + 0.937500s system = 19.250000s CPU (187.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 716792, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.158272s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (138.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 716256, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.071590s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 716232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 716232
PHY-1001 : End DR Iter 3; 0.045243s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.996461s wall, 21.453125s user + 2.375000s system = 23.828125s CPU (158.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.139686s wall, 22.609375s user + 2.546875s system = 25.156250s CPU (155.9%)

RUN-1004 : used memory is 341 MB, reserved memory is 722 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.837005s wall, 3.109375s user + 1.656250s system = 4.765625s CPU (98.5%)

RUN-1004 : used memory is 577 MB, reserved memory is 722 MB, peak memory is 906 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47800
BIT-1003 : Multithreading accelaration with 4 threads.
GUI-5004 WARNING: led has not been assigned location ...
BIT-1003 : Generate bitstream completely, there are 1525 valid insts, and 138462 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  10.591322s wall, 30.578125s user + 1.171875s system = 31.750000s CPU (299.8%)

RUN-1004 : used memory is 619 MB, reserved memory is 738 MB, peak memory is 906 MB
GUI-5004 WARNING: led has not been assigned location ...
GUI-5004 WARNING: led has not been assigned location ...
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(83)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(83)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.192288s wall, 1.125000s user + 0.125000s system = 1.250000s CPU (104.8%)

RUN-1004 : used memory is 450 MB, reserved memory is 563 MB, peak memory is 906 MB
GUI-5004 WARNING: led has not been assigned location ...
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(80)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(80)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.097191s wall, 1.171875s user + 0.109375s system = 1.281250s CPU (116.8%)

RUN-1004 : used memory is 451 MB, reserved memory is 566 MB, peak memory is 906 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = A7; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = A8; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = E7; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  keyled   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.362782s wall, 3.765625s user + 0.515625s system = 4.281250s CPU (98.1%)

RUN-1004 : used memory is 508 MB, reserved memory is 629 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.087104s wall, 2.453125s user + 0.500000s system = 2.953125s CPU (95.7%)

RUN-1004 : used memory is 530 MB, reserved memory is 650 MB, peak memory is 906 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.93 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.146226s wall, 20.125000s user + 0.171875s system = 20.296875s CPU (96.0%)

RUN-1004 : used memory is 579 MB, reserved memory is 679 MB, peak memory is 906 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.357807s wall, 3.109375s user + 0.734375s system = 3.843750s CPU (88.2%)

RUN-1004 : used memory is 615 MB, reserved memory is 706 MB, peak memory is 906 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30566.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.774066s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.4%)

RUN-1004 : used memory is 627 MB, reserved memory is 713 MB, peak memory is 906 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.000983s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36605e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(397): len = 1.07255e+06, overlap = 27
PHY-3002 : Step(398): len = 896237, overlap = 27
PHY-3002 : Step(399): len = 799197, overlap = 27.5
PHY-3002 : Step(400): len = 732612, overlap = 40
PHY-3002 : Step(401): len = 672234, overlap = 55.75
PHY-3002 : Step(402): len = 619174, overlap = 73
PHY-3002 : Step(403): len = 568191, overlap = 92
PHY-3002 : Step(404): len = 526603, overlap = 110.5
PHY-3002 : Step(405): len = 485083, overlap = 129.5
PHY-3002 : Step(406): len = 447859, overlap = 143.75
PHY-3002 : Step(407): len = 411327, overlap = 159.75
PHY-3002 : Step(408): len = 377842, overlap = 173.25
PHY-3002 : Step(409): len = 350010, overlap = 185.5
PHY-3002 : Step(410): len = 314297, overlap = 210.75
PHY-3002 : Step(411): len = 287068, overlap = 228
PHY-3002 : Step(412): len = 264432, overlap = 245.5
PHY-3002 : Step(413): len = 238774, overlap = 261.75
PHY-3002 : Step(414): len = 213492, overlap = 284
PHY-3002 : Step(415): len = 192649, overlap = 301.75
PHY-3002 : Step(416): len = 166134, overlap = 327.75
PHY-3002 : Step(417): len = 146327, overlap = 339.75
PHY-3002 : Step(418): len = 136677, overlap = 347
PHY-3002 : Step(419): len = 99435.8, overlap = 375.5
PHY-3002 : Step(420): len = 85612.6, overlap = 390.5
PHY-3002 : Step(421): len = 82552.5, overlap = 393
PHY-3002 : Step(422): len = 63983.9, overlap = 418
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83538e-06
PHY-3002 : Step(423): len = 62233.1, overlap = 418
PHY-3002 : Step(424): len = 62610.5, overlap = 416
PHY-3002 : Step(425): len = 65762.4, overlap = 411.75
PHY-3002 : Step(426): len = 69872.9, overlap = 404.75
PHY-3002 : Step(427): len = 75036.9, overlap = 393.5
PHY-3002 : Step(428): len = 77982.6, overlap = 387.75
PHY-3002 : Step(429): len = 79889.4, overlap = 382
PHY-3002 : Step(430): len = 86336.4, overlap = 381.5
PHY-3002 : Step(431): len = 92746.9, overlap = 374
PHY-3002 : Step(432): len = 94699.1, overlap = 362.75
PHY-3002 : Step(433): len = 95450.4, overlap = 358
PHY-3002 : Step(434): len = 98707.3, overlap = 344.75
PHY-3002 : Step(435): len = 99093.9, overlap = 337.25
PHY-3002 : Step(436): len = 99703.1, overlap = 331.5
PHY-3002 : Step(437): len = 100569, overlap = 321.5
PHY-3002 : Step(438): len = 101739, overlap = 306.5
PHY-3002 : Step(439): len = 101139, overlap = 296.25
PHY-3002 : Step(440): len = 100884, overlap = 290
PHY-3002 : Step(441): len = 100592, overlap = 291.5
PHY-3002 : Step(442): len = 99375.6, overlap = 283.5
PHY-3002 : Step(443): len = 98477.6, overlap = 278.75
PHY-3002 : Step(444): len = 97317.2, overlap = 280.5
PHY-3002 : Step(445): len = 95940.4, overlap = 280.25
PHY-3002 : Step(446): len = 94794.1, overlap = 278
PHY-3002 : Step(447): len = 93253.1, overlap = 278
PHY-3002 : Step(448): len = 91707.5, overlap = 277.5
PHY-3002 : Step(449): len = 90132.3, overlap = 282
PHY-3002 : Step(450): len = 88754.5, overlap = 287.5
PHY-3002 : Step(451): len = 87389.3, overlap = 289
PHY-3002 : Step(452): len = 85982.9, overlap = 288.5
PHY-3002 : Step(453): len = 84545.8, overlap = 294.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67077e-06
PHY-3002 : Step(454): len = 84664.3, overlap = 292.5
PHY-3002 : Step(455): len = 85765.6, overlap = 291.5
PHY-3002 : Step(456): len = 87174, overlap = 288
PHY-3002 : Step(457): len = 89244.4, overlap = 282.5
PHY-3002 : Step(458): len = 91290, overlap = 276
PHY-3002 : Step(459): len = 93145.3, overlap = 273
PHY-3002 : Step(460): len = 94107.5, overlap = 267.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34153e-06
PHY-3002 : Step(461): len = 95912.2, overlap = 260.75
PHY-3002 : Step(462): len = 98748.3, overlap = 251.75
PHY-3002 : Step(463): len = 99013.3, overlap = 246.5
PHY-3002 : Step(464): len = 100814, overlap = 240.75
PHY-3002 : Step(465): len = 105989, overlap = 217.25
PHY-3002 : Step(466): len = 108007, overlap = 202.75
PHY-3002 : Step(467): len = 108724, overlap = 194.5
PHY-3002 : Step(468): len = 110084, overlap = 184.75
PHY-3002 : Step(469): len = 111144, overlap = 173.75
PHY-3002 : Step(470): len = 112993, overlap = 168.75
PHY-3002 : Step(471): len = 113450, overlap = 168.25
PHY-3002 : Step(472): len = 113408, overlap = 168.75
PHY-3002 : Step(473): len = 113475, overlap = 168.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.46831e-05
PHY-3002 : Step(474): len = 114146, overlap = 167.25
PHY-3002 : Step(475): len = 115569, overlap = 165
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021301s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06156e-06
PHY-3002 : Step(476): len = 118751, overlap = 218.25
PHY-3002 : Step(477): len = 116501, overlap = 221.5
PHY-3002 : Step(478): len = 112333, overlap = 227.5
PHY-3002 : Step(479): len = 107317, overlap = 232.75
PHY-3002 : Step(480): len = 104375, overlap = 243.25
PHY-3002 : Step(481): len = 97380.4, overlap = 275.25
PHY-3002 : Step(482): len = 91230.2, overlap = 308.25
PHY-3002 : Step(483): len = 88117.4, overlap = 318
PHY-3002 : Step(484): len = 85219.5, overlap = 327.5
PHY-3002 : Step(485): len = 81701.7, overlap = 340.75
PHY-3002 : Step(486): len = 79480.6, overlap = 348.25
PHY-3002 : Step(487): len = 76916.1, overlap = 350.75
PHY-3002 : Step(488): len = 74998.4, overlap = 351
PHY-3002 : Step(489): len = 73664.1, overlap = 350.75
PHY-3002 : Step(490): len = 72522, overlap = 352.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12312e-06
PHY-3002 : Step(491): len = 72632.9, overlap = 352
PHY-3002 : Step(492): len = 73091, overlap = 352
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.97598e-06
PHY-3002 : Step(493): len = 73004.5, overlap = 352
PHY-3002 : Step(494): len = 75179.9, overlap = 349.75
PHY-3002 : Step(495): len = 79579.9, overlap = 346
PHY-3002 : Step(496): len = 78806.7, overlap = 342
PHY-3002 : Step(497): len = 78852, overlap = 340.5
PHY-3002 : Step(498): len = 79239, overlap = 337.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.26509e-06
PHY-3002 : Step(499): len = 79725.7, overlap = 335
PHY-3002 : Step(500): len = 80309.8, overlap = 332
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.82066e-06
PHY-3002 : Step(501): len = 80301, overlap = 329.75
PHY-3002 : Step(502): len = 83045.6, overlap = 316.25
PHY-3002 : Step(503): len = 88182.4, overlap = 295
PHY-3002 : Step(504): len = 87541.3, overlap = 289
PHY-3002 : Step(505): len = 87687.3, overlap = 284
PHY-3002 : Step(506): len = 88261.9, overlap = 280.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.31733e-06
PHY-3002 : Step(507): len = 88925.3, overlap = 275.75
PHY-3002 : Step(508): len = 90538.5, overlap = 269.75
PHY-3002 : Step(509): len = 94678.5, overlap = 255.25
PHY-3002 : Step(510): len = 99609.6, overlap = 249
PHY-3002 : Step(511): len = 101949, overlap = 235
PHY-3002 : Step(512): len = 106592, overlap = 228
PHY-3002 : Step(513): len = 111300, overlap = 213.5
PHY-3002 : Step(514): len = 111340, overlap = 212.5
PHY-3002 : Step(515): len = 111470, overlap = 213
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.46347e-05
PHY-3002 : Step(516): len = 112774, overlap = 211.25
PHY-3002 : Step(517): len = 114033, overlap = 210
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.21276e-05
PHY-3002 : Step(518): len = 114956, overlap = 205.5
PHY-3002 : Step(519): len = 121760, overlap = 185
PHY-3002 : Step(520): len = 130522, overlap = 143.25
PHY-3002 : Step(521): len = 131369, overlap = 143.25
PHY-3002 : Step(522): len = 133665, overlap = 143.5
PHY-3002 : Step(523): len = 137750, overlap = 137.5
PHY-3002 : Step(524): len = 137069, overlap = 138.75
PHY-3002 : Step(525): len = 136949, overlap = 137.75
PHY-3002 : Step(526): len = 136742, overlap = 138.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.42553e-05
PHY-3002 : Step(527): len = 139299, overlap = 138.5
PHY-3002 : Step(528): len = 142973, overlap = 133.5
PHY-3002 : Step(529): len = 143817, overlap = 135.75
PHY-3002 : Step(530): len = 144429, overlap = 136.25
PHY-3002 : Step(531): len = 145450, overlap = 136.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.85105e-05
PHY-3002 : Step(532): len = 148677, overlap = 133
PHY-3002 : Step(533): len = 153923, overlap = 117.25
PHY-3002 : Step(534): len = 153879, overlap = 116.5
PHY-3002 : Step(535): len = 154357, overlap = 112.75
PHY-3002 : Step(536): len = 154964, overlap = 108.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55741e-05
PHY-3002 : Step(537): len = 155561, overlap = 165
PHY-3002 : Step(538): len = 156704, overlap = 136
PHY-3002 : Step(539): len = 154648, overlap = 136.25
PHY-3002 : Step(540): len = 153209, overlap = 134.5
PHY-3002 : Step(541): len = 150511, overlap = 138
PHY-3002 : Step(542): len = 149211, overlap = 142
PHY-3002 : Step(543): len = 148134, overlap = 143.25
PHY-3002 : Step(544): len = 147545, overlap = 139.5
PHY-3002 : Step(545): len = 146843, overlap = 139
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11482e-05
PHY-3002 : Step(546): len = 148854, overlap = 132.75
PHY-3002 : Step(547): len = 150685, overlap = 130
PHY-3002 : Step(548): len = 150501, overlap = 129.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141684
PHY-3002 : Step(549): len = 156826, overlap = 119.5
PHY-3002 : Step(550): len = 159701, overlap = 105.5
PHY-3002 : Step(551): len = 160470, overlap = 95.75
PHY-3002 : Step(552): len = 160949, overlap = 93.5
PHY-3002 : Step(553): len = 161578, overlap = 94.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000270792
PHY-3002 : Step(554): len = 165037, overlap = 88
PHY-3002 : Step(555): len = 167901, overlap = 82.5
PHY-3002 : Step(556): len = 170450, overlap = 84
PHY-3002 : Step(557): len = 170169, overlap = 78.75
PHY-3002 : Step(558): len = 169649, overlap = 76.75
PHY-3002 : Step(559): len = 169429, overlap = 76.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482517
PHY-3002 : Step(560): len = 171899, overlap = 72.75
PHY-3002 : Step(561): len = 173464, overlap = 69.75
PHY-3002 : Step(562): len = 174937, overlap = 66.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.538500s wall, 0.500000s user + 0.453125s system = 0.953125s CPU (177.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214986
PHY-3002 : Step(563): len = 184258, overlap = 15
PHY-3002 : Step(564): len = 179328, overlap = 27.75
PHY-3002 : Step(565): len = 175442, overlap = 42.5
PHY-3002 : Step(566): len = 172722, overlap = 56.5
PHY-3002 : Step(567): len = 170915, overlap = 66.25
PHY-3002 : Step(568): len = 170218, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429972
PHY-3002 : Step(569): len = 171951, overlap = 67
PHY-3002 : Step(570): len = 173408, overlap = 63
PHY-3002 : Step(571): len = 174239, overlap = 65.25
PHY-3002 : Step(572): len = 174069, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000859945
PHY-3002 : Step(573): len = 175748, overlap = 58.75
PHY-3002 : Step(574): len = 177587, overlap = 53.5
PHY-3002 : Step(575): len = 177903, overlap = 56
PHY-3002 : Step(576): len = 178124, overlap = 55.5
PHY-3002 : Step(577): len = 178388, overlap = 54.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026151s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.5%)

PHY-3001 : Legalized: Len = 186569, Over = 0
PHY-3001 : Final: Len = 186569, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493128, over cnt = 108(0%), over = 116, worst = 2
PHY-1002 : len = 493768, over cnt = 64(0%), over = 69, worst = 2
PHY-1002 : len = 493536, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 493184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 493120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.189821s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (139.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31095.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.832132s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (98.9%)

RUN-1004 : used memory is 652 MB, reserved memory is 751 MB, peak memory is 906 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.109500s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 195373
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(578): len = 194696, overlap = 0
PHY-3002 : Step(579): len = 194779, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006321s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53501e-05
PHY-3002 : Step(580): len = 194499, overlap = 2.5
PHY-3002 : Step(581): len = 194499, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07002e-05
PHY-3002 : Step(582): len = 194393, overlap = 2
PHY-3002 : Step(583): len = 194393, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14004e-05
PHY-3002 : Step(584): len = 194372, overlap = 1.25
PHY-3002 : Step(585): len = 194372, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71938e-05
PHY-3002 : Step(586): len = 194287, overlap = 5.25
PHY-3002 : Step(587): len = 194287, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127522
PHY-3002 : Step(588): len = 194248, overlap = 5.75
PHY-3002 : Step(589): len = 194268, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250753
PHY-3002 : Step(590): len = 194208, overlap = 5.75
PHY-3002 : Step(591): len = 194240, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051138s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (152.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297081
PHY-3002 : Step(592): len = 194484, overlap = 2
PHY-3002 : Step(593): len = 194484, overlap = 2
PHY-3002 : Step(594): len = 194436, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 194858, Over = 0
PHY-3001 : Final: Len = 194858, Over = 0
RUN-1003 : finish command "place -eco" in  3.096137s wall, 3.421875s user + 0.390625s system = 3.812500s CPU (123.1%)

RUN-1004 : used memory is 658 MB, reserved memory is 757 MB, peak memory is 906 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  18.651141s wall, 33.953125s user + 4.125000s system = 38.078125s CPU (204.2%)

RUN-1004 : used memory is 658 MB, reserved memory is 757 MB, peak memory is 906 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2810 to 1982
PHY-1001 : Pin misalignment score is improved from 1982 to 1960
PHY-1001 : Pin misalignment score is improved from 1960 to 1956
PHY-1001 : Pin misalignment score is improved from 1956 to 1956
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 779 nets have [3 - 5] pins
RUN-1001 : 521 nets have [6 - 10] pins
RUN-1001 : 185 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 480776, over cnt = 129(0%), over = 143, worst = 3
PHY-1002 : len = 481592, over cnt = 78(0%), over = 85, worst = 3
PHY-1002 : len = 481528, over cnt = 29(0%), over = 32, worst = 3
PHY-1002 : len = 481144, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 480944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157039s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (129.3%)

PHY-1001 : End global routing;  0.406250s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (111.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.097976s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 720872, over cnt = 148(0%), over = 148, worst = 1
PHY-1001 : End Routed; 11.505866s wall, 19.578125s user + 0.218750s system = 19.796875s CPU (172.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 716792, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.179199s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 716256, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.079783s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 716232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 716232
PHY-1001 : End DR Iter 3; 0.051017s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.031560s wall, 23.406250s user + 0.640625s system = 24.046875s CPU (150.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.751492s wall, 25.031250s user + 0.671875s system = 25.703125s CPU (144.8%)

RUN-1004 : used memory is 584 MB, reserved memory is 754 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.520446s wall, 3.062500s user + 0.765625s system = 3.828125s CPU (84.7%)

RUN-1004 : used memory is 607 MB, reserved memory is 755 MB, peak memory is 906 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47800
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1525 valid insts, and 138469 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  10.918300s wall, 32.828125s user + 0.140625s system = 32.968750s CPU (302.0%)

RUN-1004 : used memory is 628 MB, reserved memory is 762 MB, peak memory is 906 MB
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(80)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(80)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.305287s wall, 1.187500s user + 0.343750s system = 1.531250s CPU (117.3%)

RUN-1004 : used memory is 305 MB, reserved memory is 620 MB, peak memory is 906 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = N3; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = N4; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = M5; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.968334s wall, 4.437500s user + 0.515625s system = 4.953125s CPU (99.7%)

RUN-1004 : used memory is 363 MB, reserved memory is 648 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  5.354219s wall, 3.484375s user + 1.046875s system = 4.531250s CPU (84.6%)

RUN-1004 : used memory is 438 MB, reserved memory is 669 MB, peak memory is 906 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.65 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  25.708363s wall, 24.140625s user + 0.593750s system = 24.734375s CPU (96.2%)

RUN-1004 : used memory is 501 MB, reserved memory is 716 MB, peak memory is 906 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.260402s wall, 3.109375s user + 1.187500s system = 4.296875s CPU (100.9%)

RUN-1004 : used memory is 533 MB, reserved memory is 747 MB, peak memory is 906 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30565.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.093743s wall, 2.093750s user + 0.171875s system = 2.265625s CPU (108.2%)

RUN-1004 : used memory is 544 MB, reserved memory is 757 MB, peak memory is 906 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.367725s wall, 2.359375s user + 0.203125s system = 2.562500s CPU (108.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36468e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(595): len = 1.07136e+06, overlap = 27
PHY-3002 : Step(596): len = 895148, overlap = 27
PHY-3002 : Step(597): len = 798154, overlap = 27.75
PHY-3002 : Step(598): len = 731614, overlap = 40
PHY-3002 : Step(599): len = 671267, overlap = 55.75
PHY-3002 : Step(600): len = 618220, overlap = 73
PHY-3002 : Step(601): len = 567248, overlap = 92
PHY-3002 : Step(602): len = 525646, overlap = 110.5
PHY-3002 : Step(603): len = 484129, overlap = 129.5
PHY-3002 : Step(604): len = 446914, overlap = 143.75
PHY-3002 : Step(605): len = 410397, overlap = 160.25
PHY-3002 : Step(606): len = 376905, overlap = 173
PHY-3002 : Step(607): len = 349105, overlap = 185
PHY-3002 : Step(608): len = 313399, overlap = 210.75
PHY-3002 : Step(609): len = 286254, overlap = 227.75
PHY-3002 : Step(610): len = 263537, overlap = 245.5
PHY-3002 : Step(611): len = 238190, overlap = 260.5
PHY-3002 : Step(612): len = 209563, overlap = 285.75
PHY-3002 : Step(613): len = 191869, overlap = 301.25
PHY-3002 : Step(614): len = 171459, overlap = 321
PHY-3002 : Step(615): len = 143103, overlap = 340
PHY-3002 : Step(616): len = 125310, overlap = 356.5
PHY-3002 : Step(617): len = 115078, overlap = 364.75
PHY-3002 : Step(618): len = 94519.5, overlap = 378.25
PHY-3002 : Step(619): len = 77637.5, overlap = 396.75
PHY-3002 : Step(620): len = 74288, overlap = 400
PHY-3002 : Step(621): len = 55745.5, overlap = 427.5
PHY-3002 : Step(622): len = 53420.5, overlap = 430.75
PHY-3002 : Step(623): len = 49024, overlap = 435.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.58253e-06
PHY-3002 : Step(624): len = 47889.9, overlap = 435.5
PHY-3002 : Step(625): len = 48835.1, overlap = 434.25
PHY-3002 : Step(626): len = 51083.7, overlap = 432.25
PHY-3002 : Step(627): len = 65874, overlap = 406.75
PHY-3002 : Step(628): len = 69696.3, overlap = 397.5
PHY-3002 : Step(629): len = 69433.6, overlap = 398
PHY-3002 : Step(630): len = 71060.4, overlap = 395
PHY-3002 : Step(631): len = 72887.8, overlap = 389.25
PHY-3002 : Step(632): len = 75314.7, overlap = 380.75
PHY-3002 : Step(633): len = 77254.3, overlap = 375.5
PHY-3002 : Step(634): len = 80714.2, overlap = 368.5
PHY-3002 : Step(635): len = 83452.5, overlap = 361.75
PHY-3002 : Step(636): len = 85924.2, overlap = 358
PHY-3002 : Step(637): len = 87406.9, overlap = 351
PHY-3002 : Step(638): len = 90462.4, overlap = 338
PHY-3002 : Step(639): len = 91212.1, overlap = 327.75
PHY-3002 : Step(640): len = 91656.4, overlap = 320
PHY-3002 : Step(641): len = 92372.8, overlap = 304.5
PHY-3002 : Step(642): len = 92361.5, overlap = 285.5
PHY-3002 : Step(643): len = 93641.3, overlap = 270.75
PHY-3002 : Step(644): len = 92800.2, overlap = 268.25
PHY-3002 : Step(645): len = 91882.5, overlap = 267.75
PHY-3002 : Step(646): len = 90821.2, overlap = 272.75
PHY-3002 : Step(647): len = 89039.4, overlap = 276.75
PHY-3002 : Step(648): len = 87362.9, overlap = 283.25
PHY-3002 : Step(649): len = 86025.3, overlap = 288.5
PHY-3002 : Step(650): len = 83982.1, overlap = 303.5
PHY-3002 : Step(651): len = 82078.2, overlap = 310.5
PHY-3002 : Step(652): len = 80177, overlap = 314.75
PHY-3002 : Step(653): len = 79224.1, overlap = 317.75
PHY-3002 : Step(654): len = 78226.2, overlap = 320
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.16505e-06
PHY-3002 : Step(655): len = 78248.5, overlap = 319.5
PHY-3002 : Step(656): len = 78442.3, overlap = 319.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.27515e-06
PHY-3002 : Step(657): len = 78786.2, overlap = 318.5
PHY-3002 : Step(658): len = 80705.5, overlap = 309.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.53007e-06
PHY-3002 : Step(659): len = 80646.8, overlap = 308
PHY-3002 : Step(660): len = 84095.9, overlap = 297.5
PHY-3002 : Step(661): len = 95484.2, overlap = 261.75
PHY-3002 : Step(662): len = 94824.8, overlap = 254.5
PHY-3002 : Step(663): len = 95199.4, overlap = 252
PHY-3002 : Step(664): len = 95987, overlap = 247.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.10601e-05
PHY-3002 : Step(665): len = 96698.3, overlap = 243.25
PHY-3002 : Step(666): len = 100820, overlap = 233
PHY-3002 : Step(667): len = 104357, overlap = 221
PHY-3002 : Step(668): len = 106067, overlap = 208.25
PHY-3002 : Step(669): len = 108746, overlap = 196
PHY-3002 : Step(670): len = 112682, overlap = 168.5
PHY-3002 : Step(671): len = 115048, overlap = 151.25
PHY-3002 : Step(672): len = 115906, overlap = 148.75
PHY-3002 : Step(673): len = 116915, overlap = 150.25
PHY-3002 : Step(674): len = 116764, overlap = 151.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.21203e-05
PHY-3002 : Step(675): len = 117898, overlap = 149.5
PHY-3002 : Step(676): len = 119599, overlap = 148.5
PHY-3002 : Step(677): len = 120337, overlap = 150.25
PHY-3002 : Step(678): len = 122796, overlap = 140.25
PHY-3002 : Step(679): len = 125937, overlap = 128
PHY-3002 : Step(680): len = 127234, overlap = 117.75
PHY-3002 : Step(681): len = 127842, overlap = 118.5
PHY-3002 : Step(682): len = 128904, overlap = 105.75
PHY-3002 : Step(683): len = 128493, overlap = 107.25
PHY-3002 : Step(684): len = 128318, overlap = 107.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.42405e-05
PHY-3002 : Step(685): len = 129036, overlap = 109
PHY-3002 : Step(686): len = 130280, overlap = 111.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.73164e-05
PHY-3002 : Step(687): len = 131292, overlap = 106.75
PHY-3002 : Step(688): len = 135306, overlap = 105
PHY-3002 : Step(689): len = 135812, overlap = 106
PHY-3002 : Step(690): len = 136400, overlap = 104.25
PHY-3002 : Step(691): len = 137266, overlap = 101.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017718s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (264.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27345e-06
PHY-3002 : Step(692): len = 138000, overlap = 148
PHY-3002 : Step(693): len = 133524, overlap = 150.75
PHY-3002 : Step(694): len = 128732, overlap = 154.5
PHY-3002 : Step(695): len = 125862, overlap = 160.5
PHY-3002 : Step(696): len = 121407, overlap = 164.5
PHY-3002 : Step(697): len = 113902, overlap = 193
PHY-3002 : Step(698): len = 110904, overlap = 201.75
PHY-3002 : Step(699): len = 108668, overlap = 206
PHY-3002 : Step(700): len = 106438, overlap = 213
PHY-3002 : Step(701): len = 105114, overlap = 217
PHY-3002 : Step(702): len = 103220, overlap = 223
PHY-3002 : Step(703): len = 101680, overlap = 234.75
PHY-3002 : Step(704): len = 100237, overlap = 246.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.54689e-06
PHY-3002 : Step(705): len = 100083, overlap = 246.75
PHY-3002 : Step(706): len = 100708, overlap = 245.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.11054e-06
PHY-3002 : Step(707): len = 101189, overlap = 246.5
PHY-3002 : Step(708): len = 103155, overlap = 244.5
PHY-3002 : Step(709): len = 106590, overlap = 233.5
PHY-3002 : Step(710): len = 108089, overlap = 227.25
PHY-3002 : Step(711): len = 108999, overlap = 223.25
PHY-3002 : Step(712): len = 110725, overlap = 213
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80785e-05
PHY-3002 : Step(713): len = 111832, overlap = 209.5
PHY-3002 : Step(714): len = 114712, overlap = 196
PHY-3002 : Step(715): len = 118789, overlap = 184
PHY-3002 : Step(716): len = 122047, overlap = 177.5
PHY-3002 : Step(717): len = 126363, overlap = 171.25
PHY-3002 : Step(718): len = 129484, overlap = 160.75
PHY-3002 : Step(719): len = 129909, overlap = 160
PHY-3002 : Step(720): len = 130465, overlap = 159
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.6157e-05
PHY-3002 : Step(721): len = 131882, overlap = 157
PHY-3002 : Step(722): len = 134541, overlap = 153
PHY-3002 : Step(723): len = 136315, overlap = 150
PHY-3002 : Step(724): len = 137689, overlap = 145.25
PHY-3002 : Step(725): len = 139872, overlap = 140.25
PHY-3002 : Step(726): len = 141820, overlap = 132.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.2314e-05
PHY-3002 : Step(727): len = 143549, overlap = 131
PHY-3002 : Step(728): len = 149240, overlap = 125
PHY-3002 : Step(729): len = 150722, overlap = 120.75
PHY-3002 : Step(730): len = 151325, overlap = 117.25
PHY-3002 : Step(731): len = 152440, overlap = 111.25
PHY-3002 : Step(732): len = 152839, overlap = 105.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.87604e-05
PHY-3002 : Step(733): len = 153054, overlap = 164
PHY-3002 : Step(734): len = 153532, overlap = 146.5
PHY-3002 : Step(735): len = 151349, overlap = 148.75
PHY-3002 : Step(736): len = 149631, overlap = 149.75
PHY-3002 : Step(737): len = 148093, overlap = 152.5
PHY-3002 : Step(738): len = 146713, overlap = 152.25
PHY-3002 : Step(739): len = 145127, overlap = 152
PHY-3002 : Step(740): len = 143996, overlap = 153.5
PHY-3002 : Step(741): len = 142215, overlap = 150
PHY-3002 : Step(742): len = 140759, overlap = 152.5
PHY-3002 : Step(743): len = 138859, overlap = 155.75
PHY-3002 : Step(744): len = 137512, overlap = 159.75
PHY-3002 : Step(745): len = 136632, overlap = 162.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.75209e-05
PHY-3002 : Step(746): len = 139298, overlap = 150.75
PHY-3002 : Step(747): len = 142119, overlap = 145
PHY-3002 : Step(748): len = 143359, overlap = 143
PHY-3002 : Step(749): len = 144170, overlap = 138.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115042
PHY-3002 : Step(750): len = 148758, overlap = 131.75
PHY-3002 : Step(751): len = 154240, overlap = 117.75
PHY-3002 : Step(752): len = 156139, overlap = 99.5
PHY-3002 : Step(753): len = 156698, overlap = 95.25
PHY-3002 : Step(754): len = 157727, overlap = 94.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214359
PHY-3002 : Step(755): len = 161050, overlap = 89.25
PHY-3002 : Step(756): len = 164098, overlap = 80.5
PHY-3002 : Step(757): len = 166782, overlap = 74.5
PHY-3002 : Step(758): len = 166901, overlap = 74.75
PHY-3002 : Step(759): len = 166587, overlap = 75.5
PHY-3002 : Step(760): len = 166436, overlap = 75.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000403715
PHY-3002 : Step(761): len = 168959, overlap = 68.25
PHY-3002 : Step(762): len = 170852, overlap = 67
PHY-3002 : Step(763): len = 172382, overlap = 66.75
PHY-3002 : Step(764): len = 172572, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.630974s wall, 0.656250s user + 0.546875s system = 1.203125s CPU (190.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020715
PHY-3002 : Step(765): len = 181564, overlap = 14
PHY-3002 : Step(766): len = 177242, overlap = 24.25
PHY-3002 : Step(767): len = 174137, overlap = 37.75
PHY-3002 : Step(768): len = 171322, overlap = 49
PHY-3002 : Step(769): len = 169924, overlap = 54.5
PHY-3002 : Step(770): len = 169197, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414301
PHY-3002 : Step(771): len = 170985, overlap = 51
PHY-3002 : Step(772): len = 172469, overlap = 50.25
PHY-3002 : Step(773): len = 173130, overlap = 47.75
PHY-3002 : Step(774): len = 173395, overlap = 48.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000813731
PHY-3002 : Step(775): len = 174533, overlap = 45
PHY-3002 : Step(776): len = 175752, overlap = 43.25
PHY-3002 : Step(777): len = 177713, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025406s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.5%)

PHY-3001 : Legalized: Len = 184465, Over = 0
PHY-3001 : Final: Len = 184465, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482584, over cnt = 86(0%), over = 99, worst = 2
PHY-1002 : len = 483016, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 483384, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 482960, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 482736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.201211s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (124.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31094.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.405593s wall, 2.140625s user + 0.031250s system = 2.171875s CPU (90.3%)

RUN-1004 : used memory is 582 MB, reserved memory is 777 MB, peak memory is 906 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.680223s wall, 2.375000s user + 0.078125s system = 2.453125s CPU (91.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193240
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(778): len = 192710, overlap = 0
PHY-3002 : Step(779): len = 192775, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29089e-05
PHY-3002 : Step(780): len = 192581, overlap = 4
PHY-3002 : Step(781): len = 192581, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58178e-05
PHY-3002 : Step(782): len = 192456, overlap = 4.25
PHY-3002 : Step(783): len = 192456, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.16355e-05
PHY-3002 : Step(784): len = 192424, overlap = 3.5
PHY-3002 : Step(785): len = 192424, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25124e-05
PHY-3002 : Step(786): len = 192336, overlap = 7.75
PHY-3002 : Step(787): len = 192336, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125025
PHY-3002 : Step(788): len = 192307, overlap = 7
PHY-3002 : Step(789): len = 192307, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044504s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (210.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000278791
PHY-3002 : Step(790): len = 192434, overlap = 2.25
PHY-3002 : Step(791): len = 192438, overlap = 3.75
PHY-3002 : Step(792): len = 192456, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192924, Over = 0
PHY-3001 : Final: Len = 192924, Over = 0
RUN-1003 : finish command "place -eco" in  3.577296s wall, 3.562500s user + 0.531250s system = 4.093750s CPU (114.4%)

RUN-1004 : used memory is 588 MB, reserved memory is 783 MB, peak memory is 906 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  19.448339s wall, 35.640625s user + 5.953125s system = 41.593750s CPU (213.9%)

RUN-1004 : used memory is 588 MB, reserved memory is 783 MB, peak memory is 906 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2867 to 2042
PHY-1001 : Pin misalignment score is improved from 2042 to 2012
PHY-1001 : Pin misalignment score is improved from 2012 to 2001
PHY-1001 : Pin misalignment score is improved from 2001 to 2002
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 779 nets have [3 - 5] pins
RUN-1001 : 523 nets have [6 - 10] pins
RUN-1001 : 185 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472504, over cnt = 110(0%), over = 124, worst = 2
PHY-1002 : len = 473032, over cnt = 71(0%), over = 77, worst = 2
PHY-1002 : len = 472480, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 472128, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 471976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137448s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (113.7%)

PHY-1001 : End global routing;  0.372889s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.172863s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (90.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000096s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 726024, over cnt = 106(0%), over = 106, worst = 1
PHY-1001 : End Routed; 13.741895s wall, 22.468750s user + 1.109375s system = 23.578125s CPU (171.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 722968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.196513s wall, 0.218750s user + 0.109375s system = 0.328125s CPU (167.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 723024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.043368s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (144.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 722944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 722944
PHY-1001 : End DR Iter 3; 0.042814s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (146.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.365228s wall, 26.640625s user + 2.828125s system = 29.468750s CPU (152.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  20.718011s wall, 27.937500s user + 2.890625s system = 30.828125s CPU (148.8%)

RUN-1004 : used memory is 473 MB, reserved memory is 790 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.507273s wall, 3.687500s user + 1.359375s system = 5.046875s CPU (91.6%)

RUN-1004 : used memory is 618 MB, reserved memory is 791 MB, peak memory is 906 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47899
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1521 valid insts, and 138662 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  12.155505s wall, 34.062500s user + 0.953125s system = 35.015625s CPU (288.1%)

RUN-1004 : used memory is 639 MB, reserved memory is 799 MB, peak memory is 906 MB
