#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Jan 31 16:12:35 2024
# Process ID: 229432
# Log file: /media/aditikh22/HP USB20FD/CS220/Lab3_3/fiveadder/planAhead_run_1/planAhead.log
# Journal file: /media/aditikh22/HP USB20FD/CS220/Lab3_3/fiveadder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {/media/aditikh22/HP USB20FD/CS220/Lab3_3/fiveadder/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
set_property drive 8 [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
startgroup
set_property package_pin F9 [get_ports {sum[6]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {sum[6]}]
endgroup
startgroup
set_property package_pin F9 [get_ports cout]
endgroup
set_property iostandard LVTTL [get_ports [list cout]]
set_property drive 8 [get_ports [list cout]]
set_property iostandard LVTTL [get_ports [list {t[3]} {t[2]} {t[1]} {t[0]}]]
startgroup
set_property package_pin N17 [get_ports {t[3]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {t[2]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {t[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {t[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {t[0]}]
endgroup
startgroup
set_property package_pin H13 [get_ports PB1]
endgroup
startgroup
set_property package_pin V4 [get_ports PB2]
endgroup
startgroup
set_property package_pin D18 [get_ports PB3]
endgroup
startgroup
set_property package_pin K17 [get_ports PB4]
endgroup
save_constraints
