ARM GAS  /tmp/ccHnSkj0.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.delay,"ax",%progbits
  18              		.align	1
  19              		.global	delay
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	delay:
  27              	.LVL0:
  28              	.LFB953:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usart.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  /tmp/ccHnSkj0.s 			page 2


  30:Core/Src/main.c **** #include "led.h"
  31:Core/Src/main.c **** #include "storage.h"
  32:Core/Src/main.c **** #include "sample-lib.h"
  33:Core/Src/main.c **** #include <stdlib.h>
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** #define DS18B20_PORT GPIOA
  45:Core/Src/main.c **** #define DS18B20_PIN GPIO_PIN_1
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** // p1s4 defines //
  48:Core/Src/main.c **** #define MAX_INPUT_COMMAND 100
  49:Core/Src/main.c **** #define MAX_INPUT_LED 10
  50:Core/Src/main.c **** #define MAX_INPUT_STATUS 2
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** // DHT11 DS18B20 //
  53:Core/Src/main.c **** #define DHT11_PORT GPIOA
  54:Core/Src/main.c **** #define DHT11_PIN GPIO_PIN_1
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** // p1s5 defines //
  57:Core/Src/main.c **** #define MAX_INPUT_ADDRESS 10
  58:Core/Src/main.c **** #define MAX_INPUT_DATA 30 
  59:Core/Src/main.c **** #define MAX_INPUT_LEN 3
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PD */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN PM */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END PM */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE BEGIN PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** // p1s2 variables //
  73:Core/Src/main.c ****   
  74:Core/Src/main.c **** // transmiter messages //
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** // receiver messages //
  78:Core/Src/main.c **** uint8_t Rxresponse[30];
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** uint8_t TxMessage[] = "\n\r ping\n\r";
  82:Core/Src/main.c **** uint8_t RxMessage[] = "\n\r pong\n\r";
  83:Core/Src/main.c **** int txrx ;
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** // p1s3 variables //
  86:Core/Src/main.c **** // DHT11 DS18B20 //
ARM GAS  /tmp/ccHnSkj0.s 			page 3


  87:Core/Src/main.c **** uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
  88:Core/Src/main.c **** uint16_t SUM, RH, TEMP;
  89:Core/Src/main.c **** float Temperature = 0;
  90:Core/Src/main.c **** float Humidity = 0;
  91:Core/Src/main.c **** uint8_t Presence = 0;
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** // p1s4 variables //
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** uint8_t uartreadmessage[100]; //  uart receive(config.c) the whole message //
  97:Core/Src/main.c **** char command[MAX_INPUT_COMMAND] = {'\0'}; // uart receive(config.c) user command //
  98:Core/Src/main.c **** char led[MAX_INPUT_LED]; // uart receive(config.c) led option //
  99:Core/Src/main.c **** char status[MAX_INPUT_STATUS]; // uart receive(config.c) selected status of led //
 100:Core/Src/main.c **** uint8_t uartresponseled[30] = "operation done!\n"; // after calling of command send a message back 
 101:Core/Src/main.c **** int i; // uartreadmessage index //
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** // p1s5 variables //
 105:Core/Src/main.c **** //  storage write variables //
 106:Core/Src/main.c **** char idx[10]; // uart receive(config.c) startaddress // 
 107:Core/Src/main.c **** char data[MAX_INPUT_DATA];  // uart receive(config.c) user input data to be written at startaddress
 108:Core/Src/main.c **** uint8_t uartresponsestorage[30] = "operation done!\n"; // after calling of command send a message b
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** // storage read variables //
 111:Core/Src/main.c **** char len[MAX_INPUT_LEN];  // uart receive(config.c) len of data to read //
 112:Core/Src/main.c ****  
 113:Core/Src/main.c **** /* USER CODE END PV */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 116:Core/Src/main.c **** void SystemClock_Config(void);
 117:Core/Src/main.c **** void PeriphCommonClock_Config(void);
 118:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /* USER CODE END PFP */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 123:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** // ==================== P1S3 ============== //
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** void delay (uint16_t time)
 128:Core/Src/main.c **** {
  30              		.loc 1 128 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 129:Core/Src/main.c **** 	/* change your code here for the delay in microseconds */
 130:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim2, 0);
  35              		.loc 1 130 2 view .LVU1
  36 0000 034B     		ldr	r3, .L3
  37 0002 1A68     		ldr	r2, [r3]
  38 0004 0023     		movs	r3, #0
  39 0006 5362     		str	r3, [r2, #36]
 131:Core/Src/main.c **** 	while ((__HAL_TIM_GET_COUNTER(&htim2))<time);
  40              		.loc 1 131 2 view .LVU2
  41              	.L2:
ARM GAS  /tmp/ccHnSkj0.s 			page 4


  42              		.loc 1 131 46 discriminator 1 view .LVU3
  43              		.loc 1 131 8 discriminator 1 view .LVU4
  44              		.loc 1 131 10 is_stmt 0 discriminator 1 view .LVU5
  45 0008 536A     		ldr	r3, [r2, #36]
  46              		.loc 1 131 8 discriminator 1 view .LVU6
  47 000a 8342     		cmp	r3, r0
  48 000c FCD3     		bcc	.L2
 132:Core/Src/main.c **** }
  49              		.loc 1 132 1 view .LVU7
  50 000e 7047     		bx	lr
  51              	.L4:
  52              		.align	2
  53              	.L3:
  54 0010 00000000 		.word	htim2
  55              		.cfi_endproc
  56              	.LFE953:
  58              		.section	.text.Set_Pin_Output,"ax",%progbits
  59              		.align	1
  60              		.global	Set_Pin_Output
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	Set_Pin_Output:
  67              	.LVL1:
  68              	.LFB954:
 133:Core/Src/main.c **** /*********************************** DHT11 FUNCTIONS p1s3 *****************************************
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 136:Core/Src/main.c **** {
  69              		.loc 1 136 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 24
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		.loc 1 136 1 is_stmt 0 view .LVU9
  74 0000 00B5     		push	{lr}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 14, -4
  78 0002 87B0     		sub	sp, sp, #28
  79              	.LCFI1:
  80              		.cfi_def_cfa_offset 32
 137:Core/Src/main.c **** 	GPIO_InitTypeDef GPIO_InitStruct = {0};
  81              		.loc 1 137 2 is_stmt 1 view .LVU10
  82              		.loc 1 137 19 is_stmt 0 view .LVU11
  83 0004 0023     		movs	r3, #0
  84 0006 0393     		str	r3, [sp, #12]
  85 0008 0593     		str	r3, [sp, #20]
 138:Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_Pin;
  86              		.loc 1 138 2 is_stmt 1 view .LVU12
  87              		.loc 1 138 22 is_stmt 0 view .LVU13
  88 000a 0191     		str	r1, [sp, #4]
 139:Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  89              		.loc 1 139 2 is_stmt 1 view .LVU14
  90              		.loc 1 139 23 is_stmt 0 view .LVU15
  91 000c 0122     		movs	r2, #1
  92 000e 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/ccHnSkj0.s 			page 5


 140:Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  93              		.loc 1 140 2 is_stmt 1 view .LVU16
  94              		.loc 1 140 24 is_stmt 0 view .LVU17
  95 0010 0493     		str	r3, [sp, #16]
 141:Core/Src/main.c **** 	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
  96              		.loc 1 141 2 is_stmt 1 view .LVU18
  97 0012 01A9     		add	r1, sp, #4
  98              	.LVL2:
  99              		.loc 1 141 2 is_stmt 0 view .LVU19
 100 0014 FFF7FEFF 		bl	HAL_GPIO_Init
 101              	.LVL3:
 142:Core/Src/main.c **** }
 102              		.loc 1 142 1 view .LVU20
 103 0018 07B0     		add	sp, sp, #28
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 4
 106              		@ sp needed
 107 001a 5DF804FB 		ldr	pc, [sp], #4
 108              		.cfi_endproc
 109              	.LFE954:
 111              		.section	.text.Set_Pin_Input,"ax",%progbits
 112              		.align	1
 113              		.global	Set_Pin_Input
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	Set_Pin_Input:
 120              	.LVL4:
 121              	.LFB955:
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 145:Core/Src/main.c **** {
 122              		.loc 1 145 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 24
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		.loc 1 145 1 is_stmt 0 view .LVU22
 127 0000 00B5     		push	{lr}
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 14, -4
 131 0002 87B0     		sub	sp, sp, #28
 132              	.LCFI4:
 133              		.cfi_def_cfa_offset 32
 146:Core/Src/main.c **** 	GPIO_InitTypeDef GPIO_InitStruct = {0};
 134              		.loc 1 146 2 is_stmt 1 view .LVU23
 135              		.loc 1 146 19 is_stmt 0 view .LVU24
 136 0004 0023     		movs	r3, #0
 137 0006 0493     		str	r3, [sp, #16]
 138 0008 0593     		str	r3, [sp, #20]
 147:Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_Pin;
 139              		.loc 1 147 2 is_stmt 1 view .LVU25
 140              		.loc 1 147 22 is_stmt 0 view .LVU26
 141 000a 0191     		str	r1, [sp, #4]
 148:Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 142              		.loc 1 148 2 is_stmt 1 view .LVU27
ARM GAS  /tmp/ccHnSkj0.s 			page 6


 143              		.loc 1 148 23 is_stmt 0 view .LVU28
 144 000c 0293     		str	r3, [sp, #8]
 149:Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_PULLUP;
 145              		.loc 1 149 2 is_stmt 1 view .LVU29
 146              		.loc 1 149 23 is_stmt 0 view .LVU30
 147 000e 0123     		movs	r3, #1
 148 0010 0393     		str	r3, [sp, #12]
 150:Core/Src/main.c **** 	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 149              		.loc 1 150 2 is_stmt 1 view .LVU31
 150 0012 01A9     		add	r1, sp, #4
 151              	.LVL5:
 152              		.loc 1 150 2 is_stmt 0 view .LVU32
 153 0014 FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL6:
 151:Core/Src/main.c **** }
 155              		.loc 1 151 1 view .LVU33
 156 0018 07B0     		add	sp, sp, #28
 157              	.LCFI5:
 158              		.cfi_def_cfa_offset 4
 159              		@ sp needed
 160 001a 5DF804FB 		ldr	pc, [sp], #4
 161              		.cfi_endproc
 162              	.LFE955:
 164              		.section	.text.DHT11_Start,"ax",%progbits
 165              		.align	1
 166              		.global	DHT11_Start
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	DHT11_Start:
 173              	.LFB956:
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** void DHT11_Start (void)
 154:Core/Src/main.c **** {
 174              		.loc 1 154 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178 0000 08B5     		push	{r3, lr}
 179              	.LCFI6:
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 3, -8
 182              		.cfi_offset 14, -4
 155:Core/Src/main.c **** 	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 183              		.loc 1 155 2 view .LVU35
 184 0002 0221     		movs	r1, #2
 185 0004 4FF09040 		mov	r0, #1207959552
 186 0008 FFF7FEFF 		bl	Set_Pin_Output
 187              	.LVL7:
 156:Core/Src/main.c **** 	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 188              		.loc 1 156 2 view .LVU36
 189 000c 0022     		movs	r2, #0
 190 000e 0221     		movs	r1, #2
 191 0010 4FF09040 		mov	r0, #1207959552
 192 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL8:
ARM GAS  /tmp/ccHnSkj0.s 			page 7


 157:Core/Src/main.c **** 	delay (18000);   // wait for 18ms
 194              		.loc 1 157 2 view .LVU37
 195 0018 44F25060 		movw	r0, #18000
 196 001c FFF7FEFF 		bl	delay
 197              	.LVL9:
 158:Core/Src/main.c ****   HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 198              		.loc 1 158 3 view .LVU38
 199 0020 0122     		movs	r2, #1
 200 0022 0221     		movs	r1, #2
 201 0024 4FF09040 		mov	r0, #1207959552
 202 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL10:
 159:Core/Src/main.c **** 	delay (20);   // wait for 20us
 204              		.loc 1 159 2 view .LVU39
 205 002c 1420     		movs	r0, #20
 206 002e FFF7FEFF 		bl	delay
 207              	.LVL11:
 160:Core/Src/main.c **** 	Set_Pin_Input(DHT11_PORT, DHT11_PIN);    // set as input
 208              		.loc 1 160 2 view .LVU40
 209 0032 0221     		movs	r1, #2
 210 0034 4FF09040 		mov	r0, #1207959552
 211 0038 FFF7FEFF 		bl	Set_Pin_Input
 212              	.LVL12:
 161:Core/Src/main.c **** }
 213              		.loc 1 161 1 is_stmt 0 view .LVU41
 214 003c 08BD     		pop	{r3, pc}
 215              		.cfi_endproc
 216              	.LFE956:
 218              		.section	.text.DHT11_Check_Response,"ax",%progbits
 219              		.align	1
 220              		.global	DHT11_Check_Response
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 224              		.fpu fpv4-sp-d16
 226              	DHT11_Check_Response:
 227              	.LFB957:
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** uint8_t DHT11_Check_Response (void)
 164:Core/Src/main.c **** {
 228              		.loc 1 164 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232 0000 10B5     		push	{r4, lr}
 233              	.LCFI7:
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 4, -8
 236              		.cfi_offset 14, -4
 165:Core/Src/main.c **** 	uint8_t Response = 0;
 237              		.loc 1 165 2 view .LVU43
 238              	.LVL13:
 166:Core/Src/main.c **** 	delay (40);
 239              		.loc 1 166 2 view .LVU44
 240 0002 2820     		movs	r0, #40
 241 0004 FFF7FEFF 		bl	delay
 242              	.LVL14:
ARM GAS  /tmp/ccHnSkj0.s 			page 8


 167:Core/Src/main.c **** 	if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 243              		.loc 1 167 2 view .LVU45
 244              		.loc 1 167 8 is_stmt 0 view .LVU46
 245 0008 0221     		movs	r1, #2
 246 000a 4FF09040 		mov	r0, #1207959552
 247 000e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 248              	.LVL15:
 249              		.loc 1 167 5 view .LVU47
 250 0012 48B1     		cbz	r0, .L17
 165:Core/Src/main.c **** 	uint8_t Response = 0;
 251              		.loc 1 165 10 view .LVU48
 252 0014 0024     		movs	r4, #0
 253              	.LVL16:
 254              	.L13:
 168:Core/Src/main.c **** 	{
 169:Core/Src/main.c **** 		delay (80);
 170:Core/Src/main.c **** 		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 171:Core/Src/main.c **** 		else Response = -1; // 255
 172:Core/Src/main.c **** 	}
 173:Core/Src/main.c **** 	while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go low
 255              		.loc 1 173 52 is_stmt 1 discriminator 1 view .LVU49
 256              		.loc 1 173 8 discriminator 1 view .LVU50
 257              		.loc 1 173 10 is_stmt 0 discriminator 1 view .LVU51
 258 0016 0221     		movs	r1, #2
 259 0018 4FF09040 		mov	r0, #1207959552
 260 001c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 261              	.LVL17:
 262              		.loc 1 173 8 discriminator 1 view .LVU52
 263 0020 0028     		cmp	r0, #0
 264 0022 F8D1     		bne	.L13
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** 	return Response;
 265              		.loc 1 175 2 is_stmt 1 view .LVU53
 176:Core/Src/main.c **** }
 266              		.loc 1 176 1 is_stmt 0 view .LVU54
 267 0024 2046     		mov	r0, r4
 268 0026 10BD     		pop	{r4, pc}
 269              	.LVL18:
 270              	.L17:
 169:Core/Src/main.c **** 		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 271              		.loc 1 169 3 is_stmt 1 view .LVU55
 272 0028 5020     		movs	r0, #80
 273 002a FFF7FEFF 		bl	delay
 274              	.LVL19:
 170:Core/Src/main.c **** 		else Response = -1; // 255
 275              		.loc 1 170 3 view .LVU56
 170:Core/Src/main.c **** 		else Response = -1; // 255
 276              		.loc 1 170 8 is_stmt 0 view .LVU57
 277 002e 0221     		movs	r1, #2
 278 0030 4FF09040 		mov	r0, #1207959552
 279 0034 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 280              	.LVL20:
 170:Core/Src/main.c **** 		else Response = -1; // 255
 281              		.loc 1 170 6 view .LVU58
 282 0038 08B1     		cbz	r0, .L15
 170:Core/Src/main.c **** 		else Response = -1; // 255
 283              		.loc 1 170 60 view .LVU59
ARM GAS  /tmp/ccHnSkj0.s 			page 9


 284 003a 0124     		movs	r4, #1
 285 003c EBE7     		b	.L13
 286              	.L15:
 171:Core/Src/main.c **** 	}
 287              		.loc 1 171 17 view .LVU60
 288 003e FF24     		movs	r4, #255
 289              	.LVL21:
 171:Core/Src/main.c **** 	}
 290              		.loc 1 171 17 view .LVU61
 291 0040 E9E7     		b	.L13
 292              		.cfi_endproc
 293              	.LFE957:
 295              		.section	.text.DHT11_Read,"ax",%progbits
 296              		.align	1
 297              		.global	DHT11_Read
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	DHT11_Read:
 304              	.LFB958:
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** uint8_t DHT11_Read (void)
 179:Core/Src/main.c **** {
 305              		.loc 1 179 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309 0000 38B5     		push	{r3, r4, r5, lr}
 310              	.LCFI8:
 311              		.cfi_def_cfa_offset 16
 312              		.cfi_offset 3, -16
 313              		.cfi_offset 4, -12
 314              		.cfi_offset 5, -8
 315              		.cfi_offset 14, -4
 180:Core/Src/main.c **** 	uint8_t i = 0;
 316              		.loc 1 180 2 view .LVU63
 317              	.LVL22:
 181:Core/Src/main.c **** 	uint8_t j = 0;
 318              		.loc 1 181 2 view .LVU64
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** 	for (j = 0; j < 8; j++)
 319              		.loc 1 183 2 view .LVU65
 320              		.loc 1 183 9 is_stmt 0 view .LVU66
 321 0002 0024     		movs	r4, #0
 180:Core/Src/main.c **** 	uint8_t j = 0;
 322              		.loc 1 180 10 view .LVU67
 323 0004 2546     		mov	r5, r4
 324              		.loc 1 183 2 view .LVU68
 325 0006 0EE0     		b	.L19
 326              	.LVL23:
 327              	.L21:
 184:Core/Src/main.c **** 	{
 185:Core/Src/main.c **** 		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go high
 186:Core/Src/main.c **** 		delay (40);   // wait for 40 us
 187:Core/Src/main.c **** 		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 188:Core/Src/main.c **** 		{
ARM GAS  /tmp/ccHnSkj0.s 			page 10


 189:Core/Src/main.c **** 			i &= ~(1 << (7 - j));   // write 0
 190:Core/Src/main.c **** 		}
 191:Core/Src/main.c **** 		else i |= (1 << (7 - j));  // if the pin is high, write 1
 328              		.loc 1 191 8 is_stmt 1 view .LVU69
 329              		.loc 1 191 22 is_stmt 0 view .LVU70
 330 0008 C4F10702 		rsb	r2, r4, #7
 331              		.loc 1 191 16 view .LVU71
 332 000c 0123     		movs	r3, #1
 333 000e 9340     		lsls	r3, r3, r2
 334              		.loc 1 191 10 view .LVU72
 335 0010 2B43     		orrs	r3, r3, r5
 336 0012 DDB2     		uxtb	r5, r3
 337              	.LVL24:
 338              	.L23:
 192:Core/Src/main.c **** 		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));  // wait for the pin to go low
 339              		.loc 1 192 53 is_stmt 1 discriminator 1 view .LVU73
 340              		.loc 1 192 9 discriminator 1 view .LVU74
 341              		.loc 1 192 11 is_stmt 0 discriminator 1 view .LVU75
 342 0014 0221     		movs	r1, #2
 343 0016 4FF09040 		mov	r0, #1207959552
 344 001a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 345              	.LVL25:
 346              		.loc 1 192 9 discriminator 1 view .LVU76
 347 001e 0028     		cmp	r0, #0
 348 0020 F8D1     		bne	.L23
 183:Core/Src/main.c **** 	{
 349              		.loc 1 183 21 is_stmt 1 discriminator 2 view .LVU77
 183:Core/Src/main.c **** 	{
 350              		.loc 1 183 22 is_stmt 0 discriminator 2 view .LVU78
 351 0022 0134     		adds	r4, r4, #1
 352              	.LVL26:
 183:Core/Src/main.c **** 	{
 353              		.loc 1 183 22 discriminator 2 view .LVU79
 354 0024 E4B2     		uxtb	r4, r4
 355              	.LVL27:
 356              	.L19:
 183:Core/Src/main.c **** 	{
 357              		.loc 1 183 14 is_stmt 1 discriminator 1 view .LVU80
 183:Core/Src/main.c **** 	{
 358              		.loc 1 183 2 is_stmt 0 discriminator 1 view .LVU81
 359 0026 072C     		cmp	r4, #7
 360 0028 17D8     		bhi	.L25
 361              	.L20:
 185:Core/Src/main.c **** 		delay (40);   // wait for 40 us
 362              		.loc 1 185 54 is_stmt 1 discriminator 1 view .LVU82
 185:Core/Src/main.c **** 		delay (40);   // wait for 40 us
 363              		.loc 1 185 9 discriminator 1 view .LVU83
 185:Core/Src/main.c **** 		delay (40);   // wait for 40 us
 364              		.loc 1 185 12 is_stmt 0 discriminator 1 view .LVU84
 365 002a 0221     		movs	r1, #2
 366 002c 4FF09040 		mov	r0, #1207959552
 367 0030 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 368              	.LVL28:
 185:Core/Src/main.c **** 		delay (40);   // wait for 40 us
 369              		.loc 1 185 9 discriminator 1 view .LVU85
 370 0034 0028     		cmp	r0, #0
 371 0036 F8D0     		beq	.L20
ARM GAS  /tmp/ccHnSkj0.s 			page 11


 186:Core/Src/main.c **** 		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 372              		.loc 1 186 3 is_stmt 1 view .LVU86
 373 0038 2820     		movs	r0, #40
 374 003a FFF7FEFF 		bl	delay
 375              	.LVL29:
 187:Core/Src/main.c **** 		{
 376              		.loc 1 187 3 view .LVU87
 187:Core/Src/main.c **** 		{
 377              		.loc 1 187 9 is_stmt 0 view .LVU88
 378 003e 0221     		movs	r1, #2
 379 0040 4FF09040 		mov	r0, #1207959552
 380 0044 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 381              	.LVL30:
 187:Core/Src/main.c **** 		{
 382              		.loc 1 187 6 view .LVU89
 383 0048 0028     		cmp	r0, #0
 384 004a DDD1     		bne	.L21
 189:Core/Src/main.c **** 		}
 385              		.loc 1 189 4 is_stmt 1 view .LVU90
 189:Core/Src/main.c **** 		}
 386              		.loc 1 189 19 is_stmt 0 view .LVU91
 387 004c C4F10702 		rsb	r2, r4, #7
 189:Core/Src/main.c **** 		}
 388              		.loc 1 189 13 view .LVU92
 389 0050 0123     		movs	r3, #1
 390 0052 9340     		lsls	r3, r3, r2
 189:Core/Src/main.c **** 		}
 391              		.loc 1 189 6 view .LVU93
 392 0054 25EA0305 		bic	r5, r5, r3
 393              	.LVL31:
 189:Core/Src/main.c **** 		}
 394              		.loc 1 189 6 view .LVU94
 395 0058 DCE7     		b	.L23
 396              	.L25:
 193:Core/Src/main.c **** 	}
 194:Core/Src/main.c **** 	return i;
 397              		.loc 1 194 2 is_stmt 1 view .LVU95
 195:Core/Src/main.c **** }
 398              		.loc 1 195 1 is_stmt 0 view .LVU96
 399 005a 2846     		mov	r0, r5
 400 005c 38BD     		pop	{r3, r4, r5, pc}
 401              		.loc 1 195 1 view .LVU97
 402              		.cfi_endproc
 403              	.LFE958:
 405              		.section	.text.DS18B20_Start,"ax",%progbits
 406              		.align	1
 407              		.global	DS18B20_Start
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	DS18B20_Start:
 414              	.LFB959:
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** /*********************************** DS18B20 FUNCTIONS p1s3****************************************
 198:Core/Src/main.c **** uint8_t DS18B20_Start (void)
 199:Core/Src/main.c **** {
ARM GAS  /tmp/ccHnSkj0.s 			page 12


 415              		.loc 1 199 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419 0000 10B5     		push	{r4, lr}
 420              	.LCFI9:
 421              		.cfi_def_cfa_offset 8
 422              		.cfi_offset 4, -8
 423              		.cfi_offset 14, -4
 200:Core/Src/main.c **** 	uint8_t Response = 0;
 424              		.loc 1 200 2 view .LVU99
 425              	.LVL32:
 201:Core/Src/main.c **** 	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 426              		.loc 1 201 2 view .LVU100
 427 0002 0221     		movs	r1, #2
 428 0004 4FF09040 		mov	r0, #1207959552
 429 0008 FFF7FEFF 		bl	Set_Pin_Output
 430              	.LVL33:
 202:Core/Src/main.c **** 	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 431              		.loc 1 202 2 view .LVU101
 432 000c 0022     		movs	r2, #0
 433 000e 0221     		movs	r1, #2
 434 0010 4FF09040 		mov	r0, #1207959552
 435 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 436              	.LVL34:
 203:Core/Src/main.c **** 	delay (480);   // delay according to datasheet
 437              		.loc 1 203 2 view .LVU102
 438 0018 4FF4F070 		mov	r0, #480
 439 001c FFF7FEFF 		bl	delay
 440              	.LVL35:
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** 	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 441              		.loc 1 205 2 view .LVU103
 442 0020 0221     		movs	r1, #2
 443 0022 4FF09040 		mov	r0, #1207959552
 444 0026 FFF7FEFF 		bl	Set_Pin_Input
 445              	.LVL36:
 206:Core/Src/main.c **** 	delay (80);    // delay according to datasheet
 446              		.loc 1 206 2 view .LVU104
 447 002a 5020     		movs	r0, #80
 448 002c FFF7FEFF 		bl	delay
 449              	.LVL37:
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** 	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the
 450              		.loc 1 208 2 view .LVU105
 451              		.loc 1 208 8 is_stmt 0 view .LVU106
 452 0030 0221     		movs	r1, #2
 453 0032 4FF09040 		mov	r0, #1207959552
 454 0036 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 455              	.LVL38:
 456              		.loc 1 208 5 view .LVU107
 457 003a 30B9     		cbnz	r0, .L28
 458              		.loc 1 208 64 view .LVU108
 459 003c 0124     		movs	r4, #1
 460              	.L27:
 461              	.LVL39:
 209:Core/Src/main.c **** 	else Response = -1;
ARM GAS  /tmp/ccHnSkj0.s 			page 13


 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** 	delay (400); // 480 us delay totally.
 462              		.loc 1 211 2 is_stmt 1 view .LVU109
 463 003e 4FF4C870 		mov	r0, #400
 464 0042 FFF7FEFF 		bl	delay
 465              	.LVL40:
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** 	return Response;
 466              		.loc 1 213 2 view .LVU110
 214:Core/Src/main.c **** }
 467              		.loc 1 214 1 is_stmt 0 view .LVU111
 468 0046 2046     		mov	r0, r4
 469 0048 10BD     		pop	{r4, pc}
 470              	.LVL41:
 471              	.L28:
 209:Core/Src/main.c **** 	else Response = -1;
 472              		.loc 1 209 16 view .LVU112
 473 004a FF24     		movs	r4, #255
 474 004c F7E7     		b	.L27
 475              		.cfi_endproc
 476              	.LFE959:
 478              		.section	.text.DS18B20_Write,"ax",%progbits
 479              		.align	1
 480              		.global	DS18B20_Write
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 484              		.fpu fpv4-sp-d16
 486              	DS18B20_Write:
 487              	.LVL42:
 488              	.LFB960:
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** void DS18B20_Write (uint8_t data)
 217:Core/Src/main.c **** {
 489              		.loc 1 217 1 is_stmt 1 view -0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		.loc 1 217 1 is_stmt 0 view .LVU114
 494 0000 38B5     		push	{r3, r4, r5, lr}
 495              	.LCFI10:
 496              		.cfi_def_cfa_offset 16
 497              		.cfi_offset 3, -16
 498              		.cfi_offset 4, -12
 499              		.cfi_offset 5, -8
 500              		.cfi_offset 14, -4
 501 0002 0546     		mov	r5, r0
 218:Core/Src/main.c **** 	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 502              		.loc 1 218 2 is_stmt 1 view .LVU115
 503 0004 0221     		movs	r1, #2
 504 0006 4FF09040 		mov	r0, #1207959552
 505              	.LVL43:
 506              		.loc 1 218 2 is_stmt 0 view .LVU116
 507 000a FFF7FEFF 		bl	Set_Pin_Output
 508              	.LVL44:
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** 	for (int i = 0; i < 8; i++)
ARM GAS  /tmp/ccHnSkj0.s 			page 14


 509              		.loc 1 220 2 is_stmt 1 view .LVU117
 510              	.LBB4:
 511              		.loc 1 220 7 view .LVU118
 512              		.loc 1 220 11 is_stmt 0 view .LVU119
 513 000e 0024     		movs	r4, #0
 514              		.loc 1 220 2 view .LVU120
 515 0010 13E0     		b	.L31
 516              	.LVL45:
 517              	.L32:
 221:Core/Src/main.c **** 	{
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** 		if ((data & (1<<i))!=0)  // if the bit is high
 224:Core/Src/main.c **** 		{
 225:Core/Src/main.c **** 			// write 1
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** 			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 228:Core/Src/main.c **** 			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 229:Core/Src/main.c **** 			delay (1);  // wait for 1 us
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** 			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 232:Core/Src/main.c **** 			delay (50);  // wait for 60 us
 233:Core/Src/main.c **** 		}
 234:Core/Src/main.c **** 
 235:Core/Src/main.c **** 		else  // if the bit is low
 236:Core/Src/main.c **** 		{
 237:Core/Src/main.c **** 			// write 0
 238:Core/Src/main.c **** 
 239:Core/Src/main.c **** 			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 518              		.loc 1 239 4 is_stmt 1 view .LVU121
 519 0012 0221     		movs	r1, #2
 520 0014 4FF09040 		mov	r0, #1207959552
 521 0018 FFF7FEFF 		bl	Set_Pin_Output
 522              	.LVL46:
 240:Core/Src/main.c **** 			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 523              		.loc 1 240 4 view .LVU122
 524 001c 0022     		movs	r2, #0
 525 001e 0221     		movs	r1, #2
 526 0020 4FF09040 		mov	r0, #1207959552
 527 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 528              	.LVL47:
 241:Core/Src/main.c **** 			delay (50);  // wait for 60 us
 529              		.loc 1 241 4 view .LVU123
 530 0028 3220     		movs	r0, #50
 531 002a FFF7FEFF 		bl	delay
 532              	.LVL48:
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** 			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 533              		.loc 1 243 4 view .LVU124
 534 002e 0221     		movs	r1, #2
 535 0030 4FF09040 		mov	r0, #1207959552
 536 0034 FFF7FEFF 		bl	Set_Pin_Input
 537              	.LVL49:
 538              	.L33:
 220:Core/Src/main.c **** 	{
 539              		.loc 1 220 25 discriminator 2 view .LVU125
 220:Core/Src/main.c **** 	{
 540              		.loc 1 220 26 is_stmt 0 discriminator 2 view .LVU126
ARM GAS  /tmp/ccHnSkj0.s 			page 15


 541 0038 0134     		adds	r4, r4, #1
 542              	.LVL50:
 543              	.L31:
 220:Core/Src/main.c **** 	{
 544              		.loc 1 220 18 is_stmt 1 discriminator 1 view .LVU127
 220:Core/Src/main.c **** 	{
 545              		.loc 1 220 2 is_stmt 0 discriminator 1 view .LVU128
 546 003a 072C     		cmp	r4, #7
 547 003c 1BDC     		bgt	.L36
 223:Core/Src/main.c **** 		{
 548              		.loc 1 223 3 is_stmt 1 view .LVU129
 223:Core/Src/main.c **** 		{
 549              		.loc 1 223 22 is_stmt 0 view .LVU130
 550 003e 45FA04F3 		asr	r3, r5, r4
 223:Core/Src/main.c **** 		{
 551              		.loc 1 223 6 view .LVU131
 552 0042 13F0010F 		tst	r3, #1
 553 0046 E4D0     		beq	.L32
 227:Core/Src/main.c **** 			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 554              		.loc 1 227 4 is_stmt 1 view .LVU132
 555 0048 0221     		movs	r1, #2
 556 004a 4FF09040 		mov	r0, #1207959552
 557 004e FFF7FEFF 		bl	Set_Pin_Output
 558              	.LVL51:
 228:Core/Src/main.c **** 			delay (1);  // wait for 1 us
 559              		.loc 1 228 4 view .LVU133
 560 0052 0022     		movs	r2, #0
 561 0054 0221     		movs	r1, #2
 562 0056 4FF09040 		mov	r0, #1207959552
 563 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 564              	.LVL52:
 229:Core/Src/main.c **** 
 565              		.loc 1 229 4 view .LVU134
 566 005e 0120     		movs	r0, #1
 567 0060 FFF7FEFF 		bl	delay
 568              	.LVL53:
 231:Core/Src/main.c **** 			delay (50);  // wait for 60 us
 569              		.loc 1 231 4 view .LVU135
 570 0064 0221     		movs	r1, #2
 571 0066 4FF09040 		mov	r0, #1207959552
 572 006a FFF7FEFF 		bl	Set_Pin_Input
 573              	.LVL54:
 232:Core/Src/main.c **** 		}
 574              		.loc 1 232 4 view .LVU136
 575 006e 3220     		movs	r0, #50
 576 0070 FFF7FEFF 		bl	delay
 577              	.LVL55:
 578 0074 E0E7     		b	.L33
 579              	.L36:
 580              	.LBE4:
 244:Core/Src/main.c **** 		}
 245:Core/Src/main.c **** 	}
 246:Core/Src/main.c **** }
 581              		.loc 1 246 1 is_stmt 0 view .LVU137
 582 0076 38BD     		pop	{r3, r4, r5, pc}
 583              		.loc 1 246 1 view .LVU138
 584              		.cfi_endproc
ARM GAS  /tmp/ccHnSkj0.s 			page 16


 585              	.LFE960:
 587              		.section	.text.Error_Handler,"ax",%progbits
 588              		.align	1
 589              		.global	Error_Handler
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 593              		.fpu fpv4-sp-d16
 595              	Error_Handler:
 596              	.LFB964:
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** // ==================== P1S3 ============== //
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /* USER CODE END 0 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** /**
 253:Core/Src/main.c ****   * @brief  The application entry point.
 254:Core/Src/main.c ****   * @retval int
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c **** int main(void)
 257:Core/Src/main.c **** {
 258:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 259:Core/Src/main.c ****    txrx = 1; // transmitter //
 260:Core/Src/main.c ****   // txrx = 0;
 261:Core/Src/main.c ****   /* USER CODE END 1 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 266:Core/Src/main.c ****   HAL_Init();
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE END Init */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* Configure the system clock */
 273:Core/Src/main.c ****   SystemClock_Config();
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** /* Configure the peripherals common clocks */
 276:Core/Src/main.c ****   PeriphCommonClock_Config();
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END SysInit */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* Initialize all configured peripherals */
 283:Core/Src/main.c ****   MX_GPIO_Init();
 284:Core/Src/main.c ****   MX_USART1_UART_Init();
 285:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 286:Core/Src/main.c ****   MX_TIM2_Init();
 287:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END 2 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* Infinite loop */
 292:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 293:Core/Src/main.c ****   /********************** DHT11 *********************/
ARM GAS  /tmp/ccHnSkj0.s 			page 17


 294:Core/Src/main.c ****   
 295:Core/Src/main.c ****   while (1)
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     /*
 298:Core/Src/main.c ****     // ============================= P1S5 ====================== //
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****     // ============================= P1S4 ====================== //
 301:Core/Src/main.c ****     
 302:Core/Src/main.c ****     // wait for message from config //
 303:Core/Src/main.c ****     HAL_UART_Receive(&huart1, uartreadmessage, sizeof(uartreadmessage), 100);
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****     i = 0;
 306:Core/Src/main.c ****     // delimiter //
 307:Core/Src/main.c ****     while(uartreadmessage[i] != '*')
 308:Core/Src/main.c ****       {
 309:Core/Src/main.c ****         command[i] = uartreadmessage[i];
 310:Core/Src/main.c ****         i++;
 311:Core/Src/main.c ****       }
 312:Core/Src/main.c ****     i++;
 313:Core/Src/main.c ****     if (strcmp(command, "set_led"))
 314:Core/Src/main.c ****       { 
 315:Core/Src/main.c ****         // message format command*led*status* //
 316:Core/Src/main.c ****         // delimiter //
 317:Core/Src/main.c ****         while(uartreadmessage[i] != '*')
 318:Core/Src/main.c ****           {
 319:Core/Src/main.c ****             led[i] = uartreadmessage[i];
 320:Core/Src/main.c ****             i++;
 321:Core/Src/main.c ****           }
 322:Core/Src/main.c ****         i++; 
 323:Core/Src/main.c ****         // delimiter //
 324:Core/Src/main.c ****         while(uartreadmessage[i] != '*')
 325:Core/Src/main.c ****           {
 326:Core/Src/main.c ****             status[i] = uartreadmessage[i];
 327:Core/Src/main.c ****             i++;
 328:Core/Src/main.c ****           }
 329:Core/Src/main.c ****          // call the function //
 330:Core/Src/main.c ****          if (strcmp(led, "red") == 0)
 331:Core/Src/main.c ****           {
 332:Core/Src/main.c ****               if (strcmp(status, "0") == 0)
 333:Core/Src/main.c ****               {
 334:Core/Src/main.c ****                 set_led(LED_RED, LED_OFF); 
 335:Core/Src/main.c ****               }
 336:Core/Src/main.c ****               else 
 337:Core/Src/main.c ****                 {
 338:Core/Src/main.c ****                   set_led(LED_RED, LED_ON); 
 339:Core/Src/main.c ****                 }
 340:Core/Src/main.c ****           }
 341:Core/Src/main.c ****         else if (strcmp(led, "blue") == 0)
 342:Core/Src/main.c ****           {
 343:Core/Src/main.c ****             if (strcmp(status, "0") == 0)
 344:Core/Src/main.c ****               {
 345:Core/Src/main.c ****                 set_led(LED_BLUE, LED_OFF); 
 346:Core/Src/main.c ****               }
 347:Core/Src/main.c ****             else 
 348:Core/Src/main.c ****               {
 349:Core/Src/main.c ****                 set_led(LED_BLUE, LED_ON); 
 350:Core/Src/main.c ****               }
ARM GAS  /tmp/ccHnSkj0.s 			page 18


 351:Core/Src/main.c ****           }
 352:Core/Src/main.c ****         else if (strcmp(led, "green") == 0)
 353:Core/Src/main.c ****           {
 354:Core/Src/main.c ****             if (strcmp(status, "0") == 0)
 355:Core/Src/main.c ****               {
 356:Core/Src/main.c ****                 set_led(LED_GREEN, LED_OFF); 
 357:Core/Src/main.c ****               }
 358:Core/Src/main.c ****             else 
 359:Core/Src/main.c ****               {
 360:Core/Src/main.c ****                 set_led(LED_GREEN, LED_ON); 
 361:Core/Src/main.c ****               }
 362:Core/Src/main.c ****           }
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****         // send response to config to inform that command is submitted successfully //
 365:Core/Src/main.c **** 	      HAL_UART_Transmit(&huart1, (uint8_t *)uartresponseled, sizeof(uartresponseled), 0xFFFF);
 366:Core/Src/main.c ****       }
 367:Core/Src/main.c ****       if (strcmp(command, "storage_write"))
 368:Core/Src/main.c ****           { 
 369:Core/Src/main.c ****             // message format command*address*data* //
 370:Core/Src/main.c ****             // delimiter //
 371:Core/Src/main.c ****             while(uartreadmessage[i] != '*')
 372:Core/Src/main.c ****               {
 373:Core/Src/main.c ****                 idx[i] = uartreadmessage[i];
 374:Core/Src/main.c ****                 i++;
 375:Core/Src/main.c ****               }
 376:Core/Src/main.c ****             i++; 
 377:Core/Src/main.c ****             // delimiter //
 378:Core/Src/main.c ****             while(uartreadmessage[i] != '*')
 379:Core/Src/main.c ****               {
 380:Core/Src/main.c ****                 data[i] = uartreadmessage[i];
 381:Core/Src/main.c ****                 i++;
 382:Core/Src/main.c ****               }
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****             // call the function //
 385:Core/Src/main.c ****             // idx : startaddress string  //
 386:Core/Src/main.c ****             // 16 : hexadecimal           //
 387:Core/Src/main.c ****             storage_write(strtol(idx, NULL, 16), (uint8_t*) data, strlen(data);
 388:Core/Src/main.c ****             // send response to config to inform that command is submitted successfully //
 389:Core/Src/main.c ****             HAL_UART_Transmit(&huart1, (uint8_t *)uartresponsestorage, sizeof(uartresponseled), 0xF
 390:Core/Src/main.c ****           }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****         if (strcmp(command, "storage_read"))
 393:Core/Src/main.c ****           {
 394:Core/Src/main.c ****             // message format command*address*len* //
 395:Core/Src/main.c ****             // delimiter //
 396:Core/Src/main.c ****             while(uartreadmessage[i] != '*')
 397:Core/Src/main.c ****               {
 398:Core/Src/main.c ****                 idx[i] = uartreadmessage[i];
 399:Core/Src/main.c ****                 i++;
 400:Core/Src/main.c ****               }
 401:Core/Src/main.c ****             i++; 
 402:Core/Src/main.c ****             // delimiter //
 403:Core/Src/main.c ****             while(uartreadmessage[i] != '*')
 404:Core/Src/main.c ****               {
 405:Core/Src/main.c ****                 len[i] = uartreadmessage[i];
 406:Core/Src/main.c ****                 i++;
 407:Core/Src/main.c ****               }
ARM GAS  /tmp/ccHnSkj0.s 			page 19


 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****             // call the function //
 410:Core/Src/main.c ****             // idx : startaddress string  //
 411:Core/Src/main.c ****             storage_read(strtol(idx, NULL, 16), (uint8_t*) data, (uint32_t) atoi(len)); 
 412:Core/Src/main.c ****             // send response to config to inform that command is submitted successfully //
 413:Core/Src/main.c ****             HAL_UART_Transmit(&huart1, (uint8_t *)uartresponsestorage, sizeof(uartresponseled), 0xF
 414:Core/Src/main.c ****           }
 415:Core/Src/main.c ****     
 416:Core/Src/main.c ****     // ============================= P1S4 ====================== //
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****     // ============================= P1S3 ====================== //
 419:Core/Src/main.c ****     
 420:Core/Src/main.c ****     DHT11_Start();
 421:Core/Src/main.c ****     Presence = DHT11_Check_Response();
 422:Core/Src/main.c ****     Rh_byte1 = DHT11_Read ();
 423:Core/Src/main.c ****     Rh_byte2 = DHT11_Read ();
 424:Core/Src/main.c ****     Temp_byte1 = DHT11_Read ();
 425:Core/Src/main.c ****     Temp_byte2 = DHT11_Read ();
 426:Core/Src/main.c ****     SUM = DHT11_Read();
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****     TEMP = Temp_byte1;
 429:Core/Src/main.c ****     RH = Rh_byte1;
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****     Temperature = (float) TEMP;
 432:Core/Src/main.c ****     Humidity = (float) RH;
 433:Core/Src/main.c ****     
 434:Core/Src/main.c ****     
 435:Core/Src/main.c ****     // ============================= P1S3 ====================== //
 436:Core/Src/main.c ****     */
 437:Core/Src/main.c ****     // ============================= P1S2 ====================== //
 438:Core/Src/main.c ****     
 439:Core/Src/main.c ****     //   ***********************  TRANSMITTER *********************************  //
 440:Core/Src/main.c ****     // Wait for User push-button (SW1) press before starting the Communication   //
 441:Core/Src/main.c ****     // After user pushes the SW1, transmitter board sends a message to receiver  //
 442:Core/Src/main.c ****     // Blue led remains turned on for 2'' to indicate that the message has sent  //
 443:Core/Src/main.c ****   
 444:Core/Src/main.c ****     if (txrx)
 445:Core/Src/main.c ****       {
 446:Core/Src/main.c ****         printf("transmitter starts\n\r");
 447:Core/Src/main.c ****         // read the state of button 1 //
 448:Core/Src/main.c ****          if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4) == 1)
 449:Core/Src/main.c ****            {   
 450:Core/Src/main.c ****               printf("pushed button\n\r");
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****               HAL_Delay(2000);
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****               // send a message to receiver //
 455:Core/Src/main.c ****               HAL_UART_Transmit(&hlpuart1, TxMessage, strlen((char*)TxMessage), 0xFFFF);
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****               // led blue state becomes on to indicate that a message has just been sent //
 458:Core/Src/main.c ****               set_led(LED_BLUE, LED_ON);
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****               printf("transmitter ping\n\r");
 461:Core/Src/main.c ****               HAL_Delay(100);
 462:Core/Src/main.c ****               
 463:Core/Src/main.c ****               // led blue state becomes off to indicate that a message has just been received //
 464:Core/Src/main.c ****               set_led(LED_BLUE, LED_OFF); 
ARM GAS  /tmp/ccHnSkj0.s 			page 20


 465:Core/Src/main.c ****               txrx = 0;
 466:Core/Src/main.c ****               
 467:Core/Src/main.c ****           }
 468:Core/Src/main.c ****       }
 469:Core/Src/main.c ****     //   ***********************  RECEIVER ********************************* //
 470:Core/Src/main.c ****     // waits for 2'' to receive a message                                    //
 471:Core/Src/main.c ****     else 
 472:Core/Src/main.c ****       {
 473:Core/Src/main.c ****         printf("Receiver starts!\n\r");
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****         // receive a message //
 476:Core/Src/main.c ****         HAL_UART_Receive(&hlpuart1, RxMessage, strlen((char*)TxMessage), 1000);
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****         printf("received message: %s\n\r", RxMessage);
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****         // led blue state becomes on to indicate that a message has just been received //
 481:Core/Src/main.c ****         set_led(LED_BLUE, LED_ON); 
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****         // duration that blue led will be turned on //
 484:Core/Src/main.c ****         HAL_Delay(100);
 485:Core/Src/main.c ****         
 486:Core/Src/main.c ****         // turn off led blue //
 487:Core/Src/main.c ****         set_led(LED_BLUE, LED_OFF); 
 488:Core/Src/main.c ****         txrx = 1;
 489:Core/Src/main.c ****       }
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****     // ============================= P1S2 ====================== //
 492:Core/Src/main.c ****    
 493:Core/Src/main.c ****     // ============================= P1S1 ====================== //
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****     //hello_world();
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****     // ============================= P1S1 ====================== //
 498:Core/Src/main.c **** 
 499:Core/Src/main.c **** 
 500:Core/Src/main.c **** 	  
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****     /* USER CODE END WHILE */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 505:Core/Src/main.c ****   }
 506:Core/Src/main.c ****   /* USER CODE END 3 */
 507:Core/Src/main.c **** }
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** /**
 510:Core/Src/main.c ****   * @brief System Clock Configuration
 511:Core/Src/main.c ****   * @retval None
 512:Core/Src/main.c ****   */
 513:Core/Src/main.c **** void SystemClock_Config(void)
 514:Core/Src/main.c **** {
 515:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 516:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 519:Core/Src/main.c ****   */
 520:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 521:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  /tmp/ccHnSkj0.s 			page 21


 522:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 523:Core/Src/main.c ****   */
 524:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 525:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 526:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 527:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 528:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 529:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 530:Core/Src/main.c ****   {
 531:Core/Src/main.c ****     Error_Handler();
 532:Core/Src/main.c ****   }
 533:Core/Src/main.c ****   /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
 534:Core/Src/main.c ****   */
 535:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 536:Core/Src/main.c ****                               |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 537:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 538:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 539:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 540:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 541:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 542:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 543:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 546:Core/Src/main.c ****   {
 547:Core/Src/main.c ****     Error_Handler();
 548:Core/Src/main.c ****   }
 549:Core/Src/main.c **** }
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** /**
 552:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 553:Core/Src/main.c ****   * @retval None
 554:Core/Src/main.c ****   */
 555:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 556:Core/Src/main.c **** {
 557:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /** Initializes the peripherals clock
 560:Core/Src/main.c ****   */
 561:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 562:Core/Src/main.c ****   PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 563:Core/Src/main.c ****   PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 566:Core/Src/main.c ****   {
 567:Core/Src/main.c ****     Error_Handler();
 568:Core/Src/main.c ****   }
 569:Core/Src/main.c ****   /* USER CODE BEGIN Smps */
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /* USER CODE END Smps */
 572:Core/Src/main.c **** }
 573:Core/Src/main.c **** 
 574:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** /* USER CODE END 4 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** /**
ARM GAS  /tmp/ccHnSkj0.s 			page 22


 579:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 580:Core/Src/main.c ****   * @retval None
 581:Core/Src/main.c ****   */
 582:Core/Src/main.c **** void Error_Handler(void)
 583:Core/Src/main.c **** {
 597              		.loc 1 583 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ Volatile: function does not return.
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		@ link register save eliminated.
 584:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 585:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 586:Core/Src/main.c ****   __disable_irq();
 603              		.loc 1 586 3 view .LVU140
 604              	.LBB5:
 605              	.LBI5:
 606              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  /tmp/ccHnSkj0.s 			page 23


  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccHnSkj0.s 			page 24


  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
ARM GAS  /tmp/ccHnSkj0.s 			page 25


 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 607              		.loc 2 207 27 view .LVU141
 608              	.LBB6:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccHnSkj0.s 			page 26


 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 609              		.loc 2 209 3 view .LVU142
 610              		.syntax unified
 611              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 612 0000 72B6     		cpsid i
 613              	@ 0 "" 2
 614              		.thumb
 615              		.syntax unified
 616              	.L38:
 617              	.LBE6:
 618              	.LBE5:
 587:Core/Src/main.c ****   while (1)
 619              		.loc 1 587 3 discriminator 1 view .LVU143
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****   }
 620              		.loc 1 589 3 discriminator 1 view .LVU144
 587:Core/Src/main.c ****   while (1)
 621              		.loc 1 587 9 discriminator 1 view .LVU145
 622 0002 FEE7     		b	.L38
 623              		.cfi_endproc
 624              	.LFE964:
 626              		.section	.text.SystemClock_Config,"ax",%progbits
 627              		.align	1
 628              		.global	SystemClock_Config
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 632              		.fpu fpv4-sp-d16
 634              	SystemClock_Config:
 635              	.LFB962:
 514:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 636              		.loc 1 514 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 104
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640 0000 00B5     		push	{lr}
 641              	.LCFI11:
 642              		.cfi_def_cfa_offset 4
 643              		.cfi_offset 14, -4
 644 0002 9BB0     		sub	sp, sp, #108
 645              	.LCFI12:
 646              		.cfi_def_cfa_offset 112
 515:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 647              		.loc 1 515 3 view .LVU147
 515:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 648              		.loc 1 515 22 is_stmt 0 view .LVU148
 649 0004 4822     		movs	r2, #72
 650 0006 0021     		movs	r1, #0
 651 0008 08A8     		add	r0, sp, #32
 652 000a FFF7FEFF 		bl	memset
 653              	.LVL56:
 516:Core/Src/main.c **** 
 654              		.loc 1 516 3 is_stmt 1 view .LVU149
 516:Core/Src/main.c **** 
 655              		.loc 1 516 22 is_stmt 0 view .LVU150
 656 000e 0023     		movs	r3, #0
 657 0010 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccHnSkj0.s 			page 27


 658 0012 0293     		str	r3, [sp, #8]
 659 0014 0393     		str	r3, [sp, #12]
 660 0016 0493     		str	r3, [sp, #16]
 661 0018 0593     		str	r3, [sp, #20]
 662 001a 0693     		str	r3, [sp, #24]
 663 001c 0793     		str	r3, [sp, #28]
 520:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 664              		.loc 1 520 3 is_stmt 1 view .LVU151
 665              	.LBB7:
 520:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 666              		.loc 1 520 3 view .LVU152
 520:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 667              		.loc 1 520 3 view .LVU153
 668 001e 1849     		ldr	r1, .L45
 669 0020 0A68     		ldr	r2, [r1]
 670 0022 22F4C062 		bic	r2, r2, #1536
 671 0026 42F40072 		orr	r2, r2, #512
 672 002a 0A60     		str	r2, [r1]
 520:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 673              		.loc 1 520 3 view .LVU154
 674 002c 0A68     		ldr	r2, [r1]
 675 002e 02F4C062 		and	r2, r2, #1536
 676 0032 0092     		str	r2, [sp]
 520:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 677              		.loc 1 520 3 view .LVU155
 678 0034 009A     		ldr	r2, [sp]
 679              	.LBE7:
 520:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 680              		.loc 1 520 3 view .LVU156
 524:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 681              		.loc 1 524 3 view .LVU157
 524:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 682              		.loc 1 524 36 is_stmt 0 view .LVU158
 683 0036 0322     		movs	r2, #3
 684 0038 0892     		str	r2, [sp, #32]
 525:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 685              		.loc 1 525 3 is_stmt 1 view .LVU159
 525:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 686              		.loc 1 525 30 is_stmt 0 view .LVU160
 687 003a 4FF48032 		mov	r2, #65536
 688 003e 0992     		str	r2, [sp, #36]
 526:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 689              		.loc 1 526 3 is_stmt 1 view .LVU161
 526:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 690              		.loc 1 526 30 is_stmt 0 view .LVU162
 691 0040 4FF48072 		mov	r2, #256
 692 0044 0B92     		str	r2, [sp, #44]
 527:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 693              		.loc 1 527 3 is_stmt 1 view .LVU163
 527:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 694              		.loc 1 527 41 is_stmt 0 view .LVU164
 695 0046 4022     		movs	r2, #64
 696 0048 0C92     		str	r2, [sp, #48]
 528:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 697              		.loc 1 528 3 is_stmt 1 view .LVU165
 528:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 698              		.loc 1 528 34 is_stmt 0 view .LVU166
ARM GAS  /tmp/ccHnSkj0.s 			page 28


 699 004a 1393     		str	r3, [sp, #76]
 529:Core/Src/main.c ****   {
 700              		.loc 1 529 3 is_stmt 1 view .LVU167
 529:Core/Src/main.c ****   {
 701              		.loc 1 529 7 is_stmt 0 view .LVU168
 702 004c 08A8     		add	r0, sp, #32
 703 004e FFF7FEFF 		bl	HAL_RCC_OscConfig
 704              	.LVL57:
 529:Core/Src/main.c ****   {
 705              		.loc 1 529 6 view .LVU169
 706 0052 88B9     		cbnz	r0, .L43
 535:Core/Src/main.c ****                               |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 707              		.loc 1 535 3 is_stmt 1 view .LVU170
 535:Core/Src/main.c ****                               |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 708              		.loc 1 535 31 is_stmt 0 view .LVU171
 709 0054 6F23     		movs	r3, #111
 710 0056 0193     		str	r3, [sp, #4]
 538:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 711              		.loc 1 538 3 is_stmt 1 view .LVU172
 538:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 712              		.loc 1 538 34 is_stmt 0 view .LVU173
 713 0058 0223     		movs	r3, #2
 714 005a 0293     		str	r3, [sp, #8]
 539:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 715              		.loc 1 539 3 is_stmt 1 view .LVU174
 539:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 716              		.loc 1 539 35 is_stmt 0 view .LVU175
 717 005c 0023     		movs	r3, #0
 718 005e 0393     		str	r3, [sp, #12]
 540:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 719              		.loc 1 540 3 is_stmt 1 view .LVU176
 540:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 720              		.loc 1 540 36 is_stmt 0 view .LVU177
 721 0060 0493     		str	r3, [sp, #16]
 541:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 722              		.loc 1 541 3 is_stmt 1 view .LVU178
 541:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 723              		.loc 1 541 36 is_stmt 0 view .LVU179
 724 0062 0593     		str	r3, [sp, #20]
 542:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 725              		.loc 1 542 3 is_stmt 1 view .LVU180
 542:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 726              		.loc 1 542 36 is_stmt 0 view .LVU181
 727 0064 0693     		str	r3, [sp, #24]
 543:Core/Src/main.c **** 
 728              		.loc 1 543 3 is_stmt 1 view .LVU182
 543:Core/Src/main.c **** 
 729              		.loc 1 543 36 is_stmt 0 view .LVU183
 730 0066 0793     		str	r3, [sp, #28]
 545:Core/Src/main.c ****   {
 731              		.loc 1 545 3 is_stmt 1 view .LVU184
 545:Core/Src/main.c ****   {
 732              		.loc 1 545 7 is_stmt 0 view .LVU185
 733 0068 0121     		movs	r1, #1
 734 006a 01A8     		add	r0, sp, #4
 735 006c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 736              	.LVL58:
ARM GAS  /tmp/ccHnSkj0.s 			page 29


 545:Core/Src/main.c ****   {
 737              		.loc 1 545 6 view .LVU186
 738 0070 20B9     		cbnz	r0, .L44
 549:Core/Src/main.c **** 
 739              		.loc 1 549 1 view .LVU187
 740 0072 1BB0     		add	sp, sp, #108
 741              	.LCFI13:
 742              		.cfi_remember_state
 743              		.cfi_def_cfa_offset 4
 744              		@ sp needed
 745 0074 5DF804FB 		ldr	pc, [sp], #4
 746              	.L43:
 747              	.LCFI14:
 748              		.cfi_restore_state
 531:Core/Src/main.c ****   }
 749              		.loc 1 531 5 is_stmt 1 view .LVU188
 750 0078 FFF7FEFF 		bl	Error_Handler
 751              	.LVL59:
 752              	.L44:
 547:Core/Src/main.c ****   }
 753              		.loc 1 547 5 view .LVU189
 754 007c FFF7FEFF 		bl	Error_Handler
 755              	.LVL60:
 756              	.L46:
 757              		.align	2
 758              	.L45:
 759 0080 00040058 		.word	1476396032
 760              		.cfi_endproc
 761              	.LFE962:
 763              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 764              		.align	1
 765              		.global	PeriphCommonClock_Config
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 769              		.fpu fpv4-sp-d16
 771              	PeriphCommonClock_Config:
 772              	.LFB963:
 556:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 773              		.loc 1 556 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 80
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777 0000 00B5     		push	{lr}
 778              	.LCFI15:
 779              		.cfi_def_cfa_offset 4
 780              		.cfi_offset 14, -4
 781 0002 95B0     		sub	sp, sp, #84
 782              	.LCFI16:
 783              		.cfi_def_cfa_offset 88
 557:Core/Src/main.c **** 
 784              		.loc 1 557 3 view .LVU191
 557:Core/Src/main.c **** 
 785              		.loc 1 557 28 is_stmt 0 view .LVU192
 786 0004 4422     		movs	r2, #68
 787 0006 0021     		movs	r1, #0
 788 0008 01A8     		add	r0, sp, #4
ARM GAS  /tmp/ccHnSkj0.s 			page 30


 789 000a FFF7FEFF 		bl	memset
 790              	.LVL61:
 561:Core/Src/main.c ****   PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 791              		.loc 1 561 3 is_stmt 1 view .LVU193
 561:Core/Src/main.c ****   PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 792              		.loc 1 561 44 is_stmt 0 view .LVU194
 793 000e 4FF40053 		mov	r3, #8192
 794 0012 0093     		str	r3, [sp]
 562:Core/Src/main.c ****   PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 795              		.loc 1 562 3 is_stmt 1 view .LVU195
 562:Core/Src/main.c ****   PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 796              		.loc 1 562 42 is_stmt 0 view .LVU196
 797 0014 0023     		movs	r3, #0
 798 0016 1293     		str	r3, [sp, #72]
 563:Core/Src/main.c **** 
 799              		.loc 1 563 3 is_stmt 1 view .LVU197
 563:Core/Src/main.c **** 
 800              		.loc 1 563 40 is_stmt 0 view .LVU198
 801 0018 1393     		str	r3, [sp, #76]
 565:Core/Src/main.c ****   {
 802              		.loc 1 565 3 is_stmt 1 view .LVU199
 565:Core/Src/main.c ****   {
 803              		.loc 1 565 7 is_stmt 0 view .LVU200
 804 001a 6846     		mov	r0, sp
 805 001c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 806              	.LVL62:
 565:Core/Src/main.c ****   {
 807              		.loc 1 565 6 view .LVU201
 808 0020 10B9     		cbnz	r0, .L50
 572:Core/Src/main.c **** 
 809              		.loc 1 572 1 view .LVU202
 810 0022 15B0     		add	sp, sp, #84
 811              	.LCFI17:
 812              		.cfi_remember_state
 813              		.cfi_def_cfa_offset 4
 814              		@ sp needed
 815 0024 5DF804FB 		ldr	pc, [sp], #4
 816              	.L50:
 817              	.LCFI18:
 818              		.cfi_restore_state
 567:Core/Src/main.c ****   }
 819              		.loc 1 567 5 is_stmt 1 view .LVU203
 820 0028 FFF7FEFF 		bl	Error_Handler
 821              	.LVL63:
 822              		.cfi_endproc
 823              	.LFE963:
 825              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 826              		.align	2
 827              	.LC0:
 828 0000 7472616E 		.ascii	"transmitter starts\012\015\000"
 828      736D6974 
 828      74657220 
 828      73746172 
 828      74730A0D 
 829 0015 000000   		.align	2
 830              	.LC1:
 831 0018 70757368 		.ascii	"pushed button\012\015\000"
ARM GAS  /tmp/ccHnSkj0.s 			page 31


 831      65642062 
 831      7574746F 
 831      6E0A0D00 
 832              		.align	2
 833              	.LC2:
 834 0028 7472616E 		.ascii	"transmitter ping\012\015\000"
 834      736D6974 
 834      74657220 
 834      70696E67 
 834      0A0D00
 835 003b 00       		.align	2
 836              	.LC3:
 837 003c 52656365 		.ascii	"Receiver starts!\012\015\000"
 837      69766572 
 837      20737461 
 837      72747321 
 837      0A0D00
 838 004f 00       		.align	2
 839              	.LC4:
 840 0050 72656365 		.ascii	"received message: %s\012\015\000"
 840      69766564 
 840      206D6573 
 840      73616765 
 840      3A202573 
 841              		.section	.text.main,"ax",%progbits
 842              		.align	1
 843              		.global	main
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 847              		.fpu fpv4-sp-d16
 849              	main:
 850              	.LFB961:
 257:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 851              		.loc 1 257 1 view -0
 852              		.cfi_startproc
 853              		@ Volatile: function does not return.
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856 0000 08B5     		push	{r3, lr}
 857              	.LCFI19:
 858              		.cfi_def_cfa_offset 8
 859              		.cfi_offset 3, -8
 860              		.cfi_offset 14, -4
 259:Core/Src/main.c ****   // txrx = 0;
 861              		.loc 1 259 4 view .LVU205
 259:Core/Src/main.c ****   // txrx = 0;
 862              		.loc 1 259 9 is_stmt 0 view .LVU206
 863 0002 314B     		ldr	r3, .L56
 864 0004 0122     		movs	r2, #1
 865 0006 1A60     		str	r2, [r3]
 266:Core/Src/main.c **** 
 866              		.loc 1 266 3 is_stmt 1 view .LVU207
 867 0008 FFF7FEFF 		bl	HAL_Init
 868              	.LVL64:
 273:Core/Src/main.c **** 
 869              		.loc 1 273 3 view .LVU208
ARM GAS  /tmp/ccHnSkj0.s 			page 32


 870 000c FFF7FEFF 		bl	SystemClock_Config
 871              	.LVL65:
 276:Core/Src/main.c **** 
 872              		.loc 1 276 3 view .LVU209
 873 0010 FFF7FEFF 		bl	PeriphCommonClock_Config
 874              	.LVL66:
 283:Core/Src/main.c ****   MX_USART1_UART_Init();
 875              		.loc 1 283 3 view .LVU210
 876 0014 FFF7FEFF 		bl	MX_GPIO_Init
 877              	.LVL67:
 284:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 878              		.loc 1 284 3 view .LVU211
 879 0018 FFF7FEFF 		bl	MX_USART1_UART_Init
 880              	.LVL68:
 285:Core/Src/main.c ****   MX_TIM2_Init();
 881              		.loc 1 285 3 view .LVU212
 882 001c FFF7FEFF 		bl	MX_LPUART1_UART_Init
 883              	.LVL69:
 286:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 884              		.loc 1 286 3 view .LVU213
 885 0020 FFF7FEFF 		bl	MX_TIM2_Init
 886              	.LVL70:
 887 0024 1FE0     		b	.L52
 888              	.L53:
 473:Core/Src/main.c **** 
 889              		.loc 1 473 9 view .LVU214
 890 0026 2948     		ldr	r0, .L56+4
 891 0028 FFF7FEFF 		bl	printf
 892              	.LVL71:
 476:Core/Src/main.c **** 
 893              		.loc 1 476 9 view .LVU215
 476:Core/Src/main.c **** 
 894              		.loc 1 476 48 is_stmt 0 view .LVU216
 895 002c 2848     		ldr	r0, .L56+8
 896 002e FFF7FEFF 		bl	strlen
 897              	.LVL72:
 476:Core/Src/main.c **** 
 898              		.loc 1 476 9 view .LVU217
 899 0032 284C     		ldr	r4, .L56+12
 900 0034 4FF47A73 		mov	r3, #1000
 901 0038 82B2     		uxth	r2, r0
 902 003a 2146     		mov	r1, r4
 903 003c 2648     		ldr	r0, .L56+16
 904 003e FFF7FEFF 		bl	HAL_UART_Receive
 905              	.LVL73:
 478:Core/Src/main.c **** 
 906              		.loc 1 478 9 is_stmt 1 view .LVU218
 907 0042 2146     		mov	r1, r4
 908 0044 2548     		ldr	r0, .L56+20
 909 0046 FFF7FEFF 		bl	printf
 910              	.LVL74:
 481:Core/Src/main.c **** 
 911              		.loc 1 481 9 view .LVU219
 912 004a 0121     		movs	r1, #1
 913 004c 0220     		movs	r0, #2
 914 004e FFF7FEFF 		bl	set_led
 915              	.LVL75:
ARM GAS  /tmp/ccHnSkj0.s 			page 33


 484:Core/Src/main.c ****         
 916              		.loc 1 484 9 view .LVU220
 917 0052 6420     		movs	r0, #100
 918 0054 FFF7FEFF 		bl	HAL_Delay
 919              	.LVL76:
 487:Core/Src/main.c ****         txrx = 1;
 920              		.loc 1 487 9 view .LVU221
 921 0058 0021     		movs	r1, #0
 922 005a 0220     		movs	r0, #2
 923 005c FFF7FEFF 		bl	set_led
 924              	.LVL77:
 488:Core/Src/main.c ****       }
 925              		.loc 1 488 9 view .LVU222
 488:Core/Src/main.c ****       }
 926              		.loc 1 488 14 is_stmt 0 view .LVU223
 927 0060 194B     		ldr	r3, .L56
 928 0062 0122     		movs	r2, #1
 929 0064 1A60     		str	r2, [r3]
 930              	.L52:
 295:Core/Src/main.c ****   {
 931              		.loc 1 295 3 is_stmt 1 view .LVU224
 444:Core/Src/main.c ****       {
 932              		.loc 1 444 5 view .LVU225
 444:Core/Src/main.c ****       {
 933              		.loc 1 444 9 is_stmt 0 view .LVU226
 934 0066 184B     		ldr	r3, .L56
 935 0068 1B68     		ldr	r3, [r3]
 444:Core/Src/main.c ****       {
 936              		.loc 1 444 8 view .LVU227
 937 006a 002B     		cmp	r3, #0
 938 006c DBD0     		beq	.L53
 446:Core/Src/main.c ****         // read the state of button 1 //
 939              		.loc 1 446 9 is_stmt 1 view .LVU228
 940 006e 1C48     		ldr	r0, .L56+24
 941 0070 FFF7FEFF 		bl	printf
 942              	.LVL78:
 448:Core/Src/main.c ****            {   
 943              		.loc 1 448 10 view .LVU229
 448:Core/Src/main.c ****            {   
 944              		.loc 1 448 13 is_stmt 0 view .LVU230
 945 0074 1021     		movs	r1, #16
 946 0076 1B48     		ldr	r0, .L56+28
 947 0078 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 948              	.LVL79:
 448:Core/Src/main.c ****            {   
 949              		.loc 1 448 12 view .LVU231
 950 007c 0128     		cmp	r0, #1
 951 007e F2D1     		bne	.L52
 450:Core/Src/main.c **** 
 952              		.loc 1 450 15 is_stmt 1 view .LVU232
 953 0080 1948     		ldr	r0, .L56+32
 954 0082 FFF7FEFF 		bl	printf
 955              	.LVL80:
 452:Core/Src/main.c **** 
 956              		.loc 1 452 15 view .LVU233
 957 0086 4FF4FA60 		mov	r0, #2000
 958 008a FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/ccHnSkj0.s 			page 34


 959              	.LVL81:
 455:Core/Src/main.c **** 
 960              		.loc 1 455 15 view .LVU234
 455:Core/Src/main.c **** 
 961              		.loc 1 455 55 is_stmt 0 view .LVU235
 962 008e 104C     		ldr	r4, .L56+8
 963 0090 2046     		mov	r0, r4
 964 0092 FFF7FEFF 		bl	strlen
 965              	.LVL82:
 455:Core/Src/main.c **** 
 966              		.loc 1 455 15 view .LVU236
 967 0096 4FF6FF73 		movw	r3, #65535
 968 009a 82B2     		uxth	r2, r0
 969 009c 2146     		mov	r1, r4
 970 009e 0E48     		ldr	r0, .L56+16
 971 00a0 FFF7FEFF 		bl	HAL_UART_Transmit
 972              	.LVL83:
 458:Core/Src/main.c **** 
 973              		.loc 1 458 15 is_stmt 1 view .LVU237
 974 00a4 0121     		movs	r1, #1
 975 00a6 0220     		movs	r0, #2
 976 00a8 FFF7FEFF 		bl	set_led
 977              	.LVL84:
 460:Core/Src/main.c ****               HAL_Delay(100);
 978              		.loc 1 460 15 view .LVU238
 979 00ac 0F48     		ldr	r0, .L56+36
 980 00ae FFF7FEFF 		bl	printf
 981              	.LVL85:
 461:Core/Src/main.c ****               
 982              		.loc 1 461 15 view .LVU239
 983 00b2 6420     		movs	r0, #100
 984 00b4 FFF7FEFF 		bl	HAL_Delay
 985              	.LVL86:
 464:Core/Src/main.c ****               txrx = 0;
 986              		.loc 1 464 15 view .LVU240
 987 00b8 0021     		movs	r1, #0
 988 00ba 0220     		movs	r0, #2
 989 00bc FFF7FEFF 		bl	set_led
 990              	.LVL87:
 465:Core/Src/main.c ****               
 991              		.loc 1 465 15 view .LVU241
 465:Core/Src/main.c ****               
 992              		.loc 1 465 20 is_stmt 0 view .LVU242
 993 00c0 014B     		ldr	r3, .L56
 994 00c2 0022     		movs	r2, #0
 995 00c4 1A60     		str	r2, [r3]
 996 00c6 CEE7     		b	.L52
 997              	.L57:
 998              		.align	2
 999              	.L56:
 1000 00c8 00000000 		.word	txrx
 1001 00cc 3C000000 		.word	.LC3
 1002 00d0 00000000 		.word	.LANCHOR0
 1003 00d4 00000000 		.word	.LANCHOR1
 1004 00d8 00000000 		.word	hlpuart1
 1005 00dc 50000000 		.word	.LC4
 1006 00e0 00000000 		.word	.LC0
ARM GAS  /tmp/ccHnSkj0.s 			page 35


 1007 00e4 00080048 		.word	1207961600
 1008 00e8 18000000 		.word	.LC1
 1009 00ec 28000000 		.word	.LC2
 1010              		.cfi_endproc
 1011              	.LFE961:
 1013              		.comm	len,3,4
 1014              		.global	uartresponsestorage
 1015              		.comm	data,30,4
 1016              		.comm	idx,10,4
 1017              		.comm	i,4,4
 1018              		.global	uartresponseled
 1019              		.comm	status,2,4
 1020              		.comm	led,10,4
 1021              		.global	command
 1022              		.comm	uartreadmessage,100,4
 1023              		.global	Presence
 1024              		.global	Humidity
 1025              		.global	Temperature
 1026              		.comm	TEMP,2,2
 1027              		.comm	RH,2,2
 1028              		.comm	SUM,2,2
 1029              		.comm	Temp_byte2,1,1
 1030              		.comm	Temp_byte1,1,1
 1031              		.comm	Rh_byte2,1,1
 1032              		.comm	Rh_byte1,1,1
 1033              		.comm	txrx,4,4
 1034              		.global	RxMessage
 1035              		.global	TxMessage
 1036              		.comm	Rxresponse,30,4
 1037              		.section	.bss.Humidity,"aw",%nobits
 1038              		.align	2
 1041              	Humidity:
 1042 0000 00000000 		.space	4
 1043              		.section	.bss.Presence,"aw",%nobits
 1046              	Presence:
 1047 0000 00       		.space	1
 1048              		.section	.bss.Temperature,"aw",%nobits
 1049              		.align	2
 1052              	Temperature:
 1053 0000 00000000 		.space	4
 1054              		.section	.bss.command,"aw",%nobits
 1055              		.align	2
 1058              	command:
 1059 0000 00000000 		.space	100
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1060              		.section	.data.RxMessage,"aw"
 1061              		.align	2
 1062              		.set	.LANCHOR1,. + 0
 1065              	RxMessage:
 1066 0000 0A0D2070 		.ascii	"\012\015 pong\012\015\000"
 1066      6F6E670A 
 1066      0D00
 1067              		.section	.data.TxMessage,"aw"
 1068              		.align	2
ARM GAS  /tmp/ccHnSkj0.s 			page 36


 1069              		.set	.LANCHOR0,. + 0
 1072              	TxMessage:
 1073 0000 0A0D2070 		.ascii	"\012\015 ping\012\015\000"
 1073      696E670A 
 1073      0D00
 1074              		.section	.data.uartresponseled,"aw"
 1075              		.align	2
 1078              	uartresponseled:
 1079 0000 6F706572 		.ascii	"operation done!\012\000"
 1079      6174696F 
 1079      6E20646F 
 1079      6E65210A 
 1079      00
 1080 0011 00000000 		.space	13
 1080      00000000 
 1080      00000000 
 1080      00
 1081              		.section	.data.uartresponsestorage,"aw"
 1082              		.align	2
 1085              	uartresponsestorage:
 1086 0000 6F706572 		.ascii	"operation done!\012\000"
 1086      6174696F 
 1086      6E20646F 
 1086      6E65210A 
 1086      00
 1087 0011 00000000 		.space	13
 1087      00000000 
 1087      00000000 
 1087      00
 1088              		.text
 1089              	.Letext0:
 1090              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1091              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1092              		.file 5 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 1093              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 1094              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 1095              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h"
 1096              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 1097              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h"
 1098              		.file 11 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h"
 1099              		.file 12 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc_ex.h"
 1100              		.file 13 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h"
 1101              		.file 14 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 1102              		.file 15 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 1103              		.file 16 "Core/Inc/usart.h"
 1104              		.file 17 "Core/Inc/tim.h"
 1105              		.file 18 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1106              		.file 19 "/usr/include/newlib/sys/_types.h"
 1107              		.file 20 "/usr/include/newlib/sys/reent.h"
 1108              		.file 21 "/usr/include/newlib/sys/lock.h"
 1109              		.file 22 "../../lib/led/led.h"
 1110              		.file 23 "/usr/include/newlib/stdlib.h"
 1111              		.file 24 "Core/Inc/gpio.h"
 1112              		.file 25 "/usr/include/newlib/stdio.h"
 1113              		.file 26 "/usr/include/newlib/string.h"
 1114              		.file 27 "<built-in>"
ARM GAS  /tmp/ccHnSkj0.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccHnSkj0.s:18     .text.delay:0000000000000000 $t
     /tmp/ccHnSkj0.s:26     .text.delay:0000000000000000 delay
     /tmp/ccHnSkj0.s:54     .text.delay:0000000000000010 $d
     /tmp/ccHnSkj0.s:59     .text.Set_Pin_Output:0000000000000000 $t
     /tmp/ccHnSkj0.s:66     .text.Set_Pin_Output:0000000000000000 Set_Pin_Output
     /tmp/ccHnSkj0.s:112    .text.Set_Pin_Input:0000000000000000 $t
     /tmp/ccHnSkj0.s:119    .text.Set_Pin_Input:0000000000000000 Set_Pin_Input
     /tmp/ccHnSkj0.s:165    .text.DHT11_Start:0000000000000000 $t
     /tmp/ccHnSkj0.s:172    .text.DHT11_Start:0000000000000000 DHT11_Start
     /tmp/ccHnSkj0.s:219    .text.DHT11_Check_Response:0000000000000000 $t
     /tmp/ccHnSkj0.s:226    .text.DHT11_Check_Response:0000000000000000 DHT11_Check_Response
     /tmp/ccHnSkj0.s:296    .text.DHT11_Read:0000000000000000 $t
     /tmp/ccHnSkj0.s:303    .text.DHT11_Read:0000000000000000 DHT11_Read
     /tmp/ccHnSkj0.s:406    .text.DS18B20_Start:0000000000000000 $t
     /tmp/ccHnSkj0.s:413    .text.DS18B20_Start:0000000000000000 DS18B20_Start
     /tmp/ccHnSkj0.s:479    .text.DS18B20_Write:0000000000000000 $t
     /tmp/ccHnSkj0.s:486    .text.DS18B20_Write:0000000000000000 DS18B20_Write
     /tmp/ccHnSkj0.s:588    .text.Error_Handler:0000000000000000 $t
     /tmp/ccHnSkj0.s:595    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccHnSkj0.s:627    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccHnSkj0.s:634    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccHnSkj0.s:759    .text.SystemClock_Config:0000000000000080 $d
     /tmp/ccHnSkj0.s:764    .text.PeriphCommonClock_Config:0000000000000000 $t
     /tmp/ccHnSkj0.s:771    .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
     /tmp/ccHnSkj0.s:826    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccHnSkj0.s:842    .text.main:0000000000000000 $t
     /tmp/ccHnSkj0.s:849    .text.main:0000000000000000 main
     /tmp/ccHnSkj0.s:1000   .text.main:00000000000000c8 $d
                            *COM*:0000000000000004 txrx
                            *COM*:0000000000000003 len
     /tmp/ccHnSkj0.s:1085   .data.uartresponsestorage:0000000000000000 uartresponsestorage
                            *COM*:000000000000001e data
                            *COM*:000000000000000a idx
                            *COM*:0000000000000004 i
     /tmp/ccHnSkj0.s:1078   .data.uartresponseled:0000000000000000 uartresponseled
                            *COM*:0000000000000002 status
                            *COM*:000000000000000a led
     /tmp/ccHnSkj0.s:1058   .bss.command:0000000000000000 command
                            *COM*:0000000000000064 uartreadmessage
     /tmp/ccHnSkj0.s:1046   .bss.Presence:0000000000000000 Presence
     /tmp/ccHnSkj0.s:1041   .bss.Humidity:0000000000000000 Humidity
     /tmp/ccHnSkj0.s:1052   .bss.Temperature:0000000000000000 Temperature
                            *COM*:0000000000000002 TEMP
                            *COM*:0000000000000002 RH
                            *COM*:0000000000000002 SUM
                            *COM*:0000000000000001 Temp_byte2
                            *COM*:0000000000000001 Temp_byte1
                            *COM*:0000000000000001 Rh_byte2
                            *COM*:0000000000000001 Rh_byte1
     /tmp/ccHnSkj0.s:1065   .data.RxMessage:0000000000000000 RxMessage
     /tmp/ccHnSkj0.s:1072   .data.TxMessage:0000000000000000 TxMessage
                            *COM*:000000000000001e Rxresponse
     /tmp/ccHnSkj0.s:1038   .bss.Humidity:0000000000000000 $d
     /tmp/ccHnSkj0.s:1047   .bss.Presence:0000000000000000 $d
     /tmp/ccHnSkj0.s:1049   .bss.Temperature:0000000000000000 $d
ARM GAS  /tmp/ccHnSkj0.s 			page 38


     /tmp/ccHnSkj0.s:1055   .bss.command:0000000000000000 $d
     /tmp/ccHnSkj0.s:1061   .data.RxMessage:0000000000000000 $d
     /tmp/ccHnSkj0.s:1068   .data.TxMessage:0000000000000000 $d
     /tmp/ccHnSkj0.s:1075   .data.uartresponseled:0000000000000000 $d
     /tmp/ccHnSkj0.s:1082   .data.uartresponsestorage:0000000000000000 $d

UNDEFINED SYMBOLS
htim2
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_GPIO_ReadPin
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_LPUART1_UART_Init
MX_TIM2_Init
printf
strlen
HAL_UART_Receive
set_led
HAL_Delay
HAL_UART_Transmit
hlpuart1
