INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_2/project_2.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_2/project_2.srcs/sim_1/new/full_adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_test
