{"lib/Target/X86":{"X86DomainReassignment.cpp":{"r":[40,[1],56,[1]],"f":1},"X86ISelLowering.cpp":{"r":[40,[1],56,[1]],"f":1},"X86InstrInfo.cpp":{"r":[40,[1],56,[1]],"f":1},"AsmParser":{"r":[40,[1]]},"CMakeLists.txt":{"r":[40,[1]],"f":1},"Disassembler":{"r":[40,[1]]},"InstPrinter":{"r":[40,[1]]},"LLVMBuild.txt":{"r":[40,[1]],"f":1},"MCTargetDesc":{"r":[40,[1]]},"README-FPStack.txt":{"r":[40,[1]],"f":1},"README-SSE.txt":{"r":[40,[1]],"f":1},"README-X86-64.txt":{"r":[40,[1]],"f":1},"README.txt":{"r":[40,[1]],"f":1},"ShadowCallStack.cpp":{"r":[40,[1]],"f":1},"TargetInfo":{"r":[40,[1]]},"Utils":{"r":[40,[1]]},"X86.h":{"r":[40,[1]],"f":1},"X86.td":{"r":[40,[1]],"f":1},"X86AsmPrinter.cpp":{"r":[40,[1]],"f":1},"X86AsmPrinter.h":{"r":[40,[1]],"f":1},"X86AvoidStoreForwardingBlocks.cpp":{"r":[40,[1]],"f":1},"X86CallFrameOptimization.cpp":{"r":[40,[1]],"f":1},"X86CallLowering.cpp":{"r":[40,[1]],"f":1},"X86CallLowering.h":{"r":[40,[1]],"f":1},"X86CallingConv.cpp":{"r":[40,[1]],"f":1},"X86CallingConv.h":{"r":[40,[1]],"f":1},"X86CallingConv.td":{"r":[40,[1]],"f":1},"X86CmovConversion.cpp":{"r":[40,[1]],"f":1},"X86EvexToVex.cpp":{"r":[40,[1]],"f":1},"X86ExpandPseudo.cpp":{"r":[40,[1]],"f":1},"X86FastISel.cpp":{"r":[40,[1]],"f":1},"X86FixupBWInsts.cpp":{"r":[40,[1]],"f":1},"X86FixupLEAs.cpp":{"r":[40,[1]],"f":1},"X86FixupSetCC.cpp":{"r":[40,[1]],"f":1},"X86FlagsCopyLowering.cpp":{"r":[40,[1]],"f":1},"X86FloatingPoint.cpp":{"r":[40,[1]],"f":1},"X86FrameLowering.cpp":{"r":[40,[1]],"f":1},"X86FrameLowering.h":{"r":[40,[1]],"f":1},"X86GenRegisterBankInfo.def":{"r":[40,[1]],"f":1},"X86ISelDAGToDAG.cpp":{"r":[40,[1]],"f":1},"X86ISelLowering.h":{"r":[40,[1]],"f":1},"X86IndirectBranchTracking.cpp":{"r":[40,[1]],"f":1},"X86Instr3DNow.td":{"r":[40,[1]],"f":1},"X86InstrAVX512.td":{"r":[40,[1]],"f":1},"X86InstrArithmetic.td":{"r":[40,[1]],"f":1},"X86InstrBuilder.h":{"r":[40,[1]],"f":1},"X86InstrCMovSetCC.td":{"r":[40,[1]],"f":1},"X86InstrCompiler.td":{"r":[40,[1]],"f":1},"X86InstrControl.td":{"r":[40,[1]],"f":1},"X86InstrExtension.td":{"r":[40,[1]],"f":1},"X86InstrFMA.td":{"r":[40,[1]],"f":1},"X86InstrFMA3Info.cpp":{"r":[40,[1]],"f":1},"X86InstrFMA3Info.h":{"r":[40,[1]],"f":1},"X86InstrFPStack.td":{"r":[40,[1]],"f":1},"X86InstrFoldTables.cpp":{"r":[40,[1]],"f":1},"X86InstrFoldTables.h":{"r":[40,[1]],"f":1},"X86InstrFormats.td":{"r":[40,[1]],"f":1},"X86InstrFragmentsSIMD.td":{"r":[40,[1]],"f":1},"X86InstrInfo.h":{"r":[40,[1]],"f":1},"X86InstrInfo.td":{"r":[40,[1]],"f":1},"X86InstrMMX.td":{"r":[40,[1]],"f":1},"X86InstrMPX.td":{"r":[40,[1]],"f":1},"X86InstrSGX.td":{"r":[40,[1]],"f":1},"X86InstrSSE.td":{"r":[40,[1]],"f":1},"X86InstrSVM.td":{"r":[40,[1]],"f":1},"X86InstrShiftRotate.td":{"r":[40,[1]],"f":1},"X86InstrSystem.td":{"r":[40,[1]],"f":1},"X86InstrTSX.td":{"r":[40,[1]],"f":1},"X86InstrVMX.td":{"r":[40,[1]],"f":1},"X86InstrVecCompiler.td":{"r":[40,[1]],"f":1},"X86InstrXOP.td":{"r":[40,[1]],"f":1},"X86InstructionSelector.cpp":{"r":[40,[1]],"f":1},"X86InterleavedAccess.cpp":{"r":[40,[1]],"f":1},"X86IntrinsicsInfo.h":{"r":[40,[1]],"f":1},"X86LegalizerInfo.cpp":{"r":[40,[1]],"f":1},"X86LegalizerInfo.h":{"r":[40,[1]],"f":1},"X86MCInstLower.cpp":{"r":[40,[1]],"f":1},"X86MachineFunctionInfo.cpp":{"r":[40,[1]],"f":1},"X86MachineFunctionInfo.h":{"r":[40,[1]],"f":1},"X86MacroFusion.cpp":{"r":[40,[1]],"f":1},"X86MacroFusion.h":{"r":[40,[1]],"f":1},"X86OptimizeLEAs.cpp":{"r":[40,[1]],"f":1},"X86PadShortFunction.cpp":{"r":[40,[1]],"f":1},"X86PfmCounters.td":{"r":[40,[1]],"f":1},"X86RegisterBankInfo.cpp":{"r":[40,[1]],"f":1},"X86RegisterBankInfo.h":{"r":[40,[1]],"f":1},"X86RegisterBanks.td":{"r":[40,[1]],"f":1},"X86RegisterInfo.cpp":{"r":[40,[1]],"f":1},"X86RegisterInfo.h":{"r":[40,[1]],"f":1},"X86RegisterInfo.td":{"r":[40,[1]],"f":1},"X86RetpolineThunks.cpp":{"r":[40,[1]],"f":1},"X86SchedBroadwell.td":{"r":[40,[1]],"f":1},"X86SchedHaswell.td":{"r":[40,[1]],"f":1},"X86SchedPredicates.td":{"r":[40,[1]],"f":1},"X86SchedSandyBridge.td":{"r":[40,[1]],"f":1},"X86SchedSkylakeClient.td":{"r":[40,[1]],"f":1},"X86SchedSkylakeServer.td":{"r":[40,[1]],"f":1},"X86Schedule.td":{"r":[40,[1]],"f":1},"X86ScheduleAtom.td":{"r":[40,[1]],"f":1},"X86ScheduleBtVer2.td":{"r":[40,[1]],"f":1},"X86ScheduleSLM.td":{"r":[40,[1]],"f":1},"X86ScheduleZnver1.td":{"r":[40,[1]],"f":1},"X86SelectionDAGInfo.cpp":{"r":[40,[1]],"f":1},"X86SelectionDAGInfo.h":{"r":[40,[1]],"f":1},"X86ShuffleDecodeConstantPool.cpp":{"r":[40,[1]],"f":1},"X86ShuffleDecodeConstantPool.h":{"r":[40,[1]],"f":1},"X86SpeculativeLoadHardening.cpp":{"r":[40,[1]],"f":1},"X86Subtarget.cpp":{"r":[40,[1]],"f":1},"X86Subtarget.h":{"r":[40,[1]],"f":1},"X86TargetMachine.cpp":{"r":[40,[1]],"f":1},"X86TargetMachine.h":{"r":[40,[1]],"f":1},"X86TargetObjectFile.cpp":{"r":[40,[1]],"f":1},"X86TargetObjectFile.h":{"r":[40,[1]],"f":1},"X86TargetTransformInfo.cpp":{"r":[40,[1]],"f":1},"X86TargetTransformInfo.h":{"r":[40,[1]],"f":1},"X86VZeroUpper.cpp":{"r":[40,[1]],"f":1},"X86WinAllocaExpander.cpp":{"r":[40,[1]],"f":1},"X86WinEHState.cpp":{"r":[40,[1]],"f":1}},"tools/llvm-split":{"CMakeLists.txt":{"r":[40,[1]],"f":1},"LLVMBuild.txt":{"r":[40,[1]],"f":1},"llvm-split.cpp":{"r":[40,[1]],"f":1}}}