09:34:40 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
09:34:41 INFO  : Registering command handlers for Vitis TCF services
09:34:43 INFO  : Platform repository initialization has completed.
09:34:43 INFO  : XSCT server has started successfully.
09:34:43 INFO  : plnx-install-location is set to ''
09:34:44 INFO  : Successfully done setting XSCT server connection channel  
09:34:44 INFO  : Successfully done query RDI_DATADIR 
09:34:44 INFO  : Successfully done setting workspace for the tool. 
09:35:24 INFO  : Result from executing command 'getProjects': zybo_z1_7020
09:35:24 INFO  : Result from executing command 'getPlatforms': 
09:35:37 INFO  : Result from executing command 'getProjects': zybo_z1_7020
09:35:37 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
09:37:48 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
09:39:06 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
09:39:57 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
09:44:04 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
09:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
09:46:15 INFO  : 'fpga -state' command is executed.
09:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
09:46:19 INFO  : 'jtag frequency' command is executed.
09:46:19 INFO  : Context for 'APU' is selected.
09:46:19 INFO  : System reset is completed.
09:46:22 INFO  : 'after 3000' command is executed.
09:46:22 INFO  : Context for 'APU' is selected.
09:46:22 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
09:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:22 INFO  : Context for 'APU' is selected.
09:46:22 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
09:46:23 ERROR : 'ps7_init' is cancelled.
09:46:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

09:46:23 ERROR : 'ps7_init' is cancelled.
09:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
09:46:29 INFO  : 'fpga -state' command is executed.
09:46:49 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
09:47:06 INFO  : Result from executing command 'getProjects': zybo_z1_7020
09:47:06 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
09:47:15 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
09:47:17 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:47:17 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
09:47:17 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
09:47:22 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
09:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
09:47:44 INFO  : 'jtag frequency' command is executed.
09:47:44 INFO  : Context for 'APU' is selected.
09:47:44 INFO  : System reset is completed.
09:47:47 INFO  : 'after 3000' command is executed.
09:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
09:47:50 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
09:47:50 INFO  : Context for 'APU' is selected.
09:47:50 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
09:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:50 INFO  : Context for 'APU' is selected.
09:47:50 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
09:47:51 INFO  : 'ps7_init' command is executed.
09:47:51 INFO  : 'ps7_post_config' command is executed.
09:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:51 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:51 INFO  : 'con' command is executed.
09:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:47:51 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
11:34:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
11:34:49 INFO  : XSCT server has started successfully.
11:34:49 INFO  : plnx-install-location is set to ''
11:34:49 INFO  : Successfully done setting XSCT server connection channel  
11:34:49 INFO  : Successfully done setting workspace for the tool. 
11:34:50 INFO  : Platform repository initialization has completed.
11:34:50 INFO  : Registering command handlers for Vitis TCF services
11:34:51 INFO  : Successfully done query RDI_DATADIR 
11:34:59 INFO  : Result from executing command 'getProjects': zybo_z1_7020
11:34:59 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
11:35:02 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
11:35:18 INFO  : 'jtag frequency' command is executed.
11:35:18 INFO  : Context for 'APU' is selected.
11:35:18 INFO  : System reset is completed.
11:35:21 INFO  : 'after 3000' command is executed.
11:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
11:35:24 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
11:35:24 INFO  : Context for 'APU' is selected.
11:35:24 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
11:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:24 INFO  : Context for 'APU' is selected.
11:35:24 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
11:35:24 INFO  : 'ps7_init' command is executed.
11:35:24 INFO  : 'ps7_post_config' command is executed.
11:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:25 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:25 INFO  : 'con' command is executed.
11:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:25 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
11:38:41 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:40:30 INFO  : Example project xgpio_example_1 has been created successfully.
11:50:30 INFO  : Result from executing command 'getProjects': zybo_z1_7020
11:50:30 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
11:50:33 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
11:50:41 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:52:35 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
11:52:41 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:53:16 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
11:53:22 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:54:38 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
11:54:44 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:54:56 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
11:55:02 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:58:09 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
11:58:15 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:58:22 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:08:05 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
12:08:12 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:08:20 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
12:08:26 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:08:36 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
12:08:42 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:08:51 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
12:08:58 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:09:39 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
12:09:46 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:10:10 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
12:10:17 INFO  : Result from executing command 'getProjects': zybo_z1_7020
12:10:17 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
12:10:20 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
12:10:22 INFO  : The hardware specfication used by project 'xgpio_example_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:10:22 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:10:23 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream' in project 'xgpio_example_1'.
12:10:23 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:10:28 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit' in project 'xgpio_example_1'.
12:10:34 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:10:35 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:10:35 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:10:35 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
12:10:35 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:10:39 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
12:10:45 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:11:02 INFO  : Disconnected from the channel tcfchan#3.
12:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:11:03 INFO  : 'jtag frequency' command is executed.
12:11:03 INFO  : Context for 'APU' is selected.
12:11:03 INFO  : System reset is completed.
12:11:06 INFO  : 'after 3000' command is executed.
12:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:11:10 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:11:10 INFO  : Context for 'APU' is selected.
12:11:10 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:10 INFO  : Context for 'APU' is selected.
12:11:10 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:11:11 INFO  : 'ps7_init' command is executed.
12:11:11 INFO  : 'ps7_post_config' command is executed.
12:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:11 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:11 INFO  : 'con' command is executed.
12:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:11 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:13:25 INFO  : Disconnected from the channel tcfchan#33.
12:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:13:25 INFO  : 'jtag frequency' command is executed.
12:13:25 INFO  : Context for 'APU' is selected.
12:13:25 INFO  : System reset is completed.
12:13:28 INFO  : 'after 3000' command is executed.
12:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:13:33 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:13:33 INFO  : Context for 'APU' is selected.
12:13:33 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:33 INFO  : Context for 'APU' is selected.
12:13:33 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:13:33 INFO  : 'ps7_init' command is executed.
12:13:33 INFO  : 'ps7_post_config' command is executed.
12:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:33 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:33 INFO  : 'con' command is executed.
12:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:33 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:14:36 INFO  : Disconnected from the channel tcfchan#34.
12:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:14:36 INFO  : 'jtag frequency' command is executed.
12:14:36 INFO  : Context for 'APU' is selected.
12:14:36 INFO  : System reset is completed.
12:14:39 INFO  : 'after 3000' command is executed.
12:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:14:44 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:14:44 INFO  : Context for 'APU' is selected.
12:14:44 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:44 INFO  : Context for 'APU' is selected.
12:14:44 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:14:44 INFO  : 'ps7_init' command is executed.
12:14:44 INFO  : 'ps7_post_config' command is executed.
12:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:44 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:44 INFO  : 'con' command is executed.
12:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:14:44 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:15:10 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:15:20 INFO  : Disconnected from the channel tcfchan#35.
12:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:15:20 INFO  : 'jtag frequency' command is executed.
12:15:20 INFO  : Context for 'APU' is selected.
12:15:20 INFO  : System reset is completed.
12:15:23 INFO  : 'after 3000' command is executed.
12:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:15:27 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:15:27 INFO  : Context for 'APU' is selected.
12:15:27 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:15:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:27 INFO  : Context for 'APU' is selected.
12:15:27 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:15:28 INFO  : 'ps7_init' command is executed.
12:15:28 INFO  : 'ps7_post_config' command is executed.
12:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:28 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:28 INFO  : 'con' command is executed.
12:15:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:15:28 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:16:37 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
12:16:43 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:16:54 INFO  : Disconnected from the channel tcfchan#37.
12:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:16:54 INFO  : 'jtag frequency' command is executed.
12:16:54 INFO  : Context for 'APU' is selected.
12:16:54 INFO  : System reset is completed.
12:16:57 INFO  : 'after 3000' command is executed.
12:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:16:59 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:16:59 INFO  : Context for 'APU' is selected.
12:16:59 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:59 INFO  : Context for 'APU' is selected.
12:16:59 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:17:00 INFO  : 'ps7_init' command is executed.
12:17:00 INFO  : 'ps7_post_config' command is executed.
12:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:00 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:00 INFO  : 'con' command is executed.
12:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:17:00 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:16:00 INFO  : Disconnected from the channel tcfchan#40.
13:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:16:02 INFO  : 'jtag frequency' command is executed.
13:16:02 INFO  : Context for 'APU' is selected.
13:16:02 INFO  : System reset is completed.
13:16:05 INFO  : 'after 3000' command is executed.
13:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:16:09 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:16:09 INFO  : Context for 'APU' is selected.
13:16:09 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:09 INFO  : Context for 'APU' is selected.
13:16:09 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:16:09 INFO  : 'ps7_init' command is executed.
13:16:09 INFO  : 'ps7_post_config' command is executed.
13:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:10 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:10 INFO  : 'con' command is executed.
13:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:10 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/debugger_base_application-default.tcl'
13:16:49 INFO  : Disconnected from the channel tcfchan#41.
13:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:16:50 INFO  : 'jtag frequency' command is executed.
13:16:50 INFO  : Context for 'APU' is selected.
13:16:50 INFO  : System reset is completed.
13:16:53 INFO  : 'after 3000' command is executed.
13:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:16:55 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:16:55 INFO  : Context for 'APU' is selected.
13:16:55 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:55 INFO  : Context for 'APU' is selected.
13:16:55 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:16:56 INFO  : 'ps7_init' command is executed.
13:16:56 INFO  : 'ps7_post_config' command is executed.
13:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:56 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:56 INFO  : 'con' command is executed.
13:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:56 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:33:30 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:33:36 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:34:29 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:34:35 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:39:56 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:40:03 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:40:26 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:40:32 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:43:34 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:43:40 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:45:03 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:45:09 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:45:39 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:45:45 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:46:09 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:46:16 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:58:27 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
13:58:33 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:00:10 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:00:17 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:04:39 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:04:45 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:05:24 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:05:30 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:05:59 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:06:06 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:06:31 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:06:37 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:08:26 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:08:32 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:09:47 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:09:53 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:10:06 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:10:12 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:11:08 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:11:14 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:11:49 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:11:55 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:13:33 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:13:39 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:14:10 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:14:17 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:14:57 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:15:03 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:15:48 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:15:54 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:22:33 INFO  : Disconnected from the channel tcfchan#42.
14:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:22:33 INFO  : 'jtag frequency' command is executed.
14:22:33 INFO  : Context for 'APU' is selected.
14:22:33 INFO  : System reset is completed.
14:22:36 INFO  : 'after 3000' command is executed.
14:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:22:39 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:22:39 INFO  : Context for 'APU' is selected.
14:22:39 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:39 INFO  : Context for 'APU' is selected.
14:22:39 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:22:39 INFO  : 'ps7_init' command is executed.
14:22:39 INFO  : 'ps7_post_config' command is executed.
14:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:39 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:39 INFO  : 'con' command is executed.
14:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:22:39 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:23:40 INFO  : Disconnected from the channel tcfchan#89.
14:23:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:23:40 INFO  : 'jtag frequency' command is executed.
14:23:40 INFO  : Context for 'APU' is selected.
14:23:40 INFO  : System reset is completed.
14:23:43 INFO  : 'after 3000' command is executed.
14:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:23:45 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:23:45 INFO  : Context for 'APU' is selected.
14:23:45 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:45 INFO  : Context for 'APU' is selected.
14:23:45 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:23:46 INFO  : 'ps7_init' command is executed.
14:23:46 INFO  : 'ps7_post_config' command is executed.
14:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:46 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:46 INFO  : 'con' command is executed.
14:23:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:46 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:24:07 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:24:13 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:24:29 INFO  : Disconnected from the channel tcfchan#90.
14:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:24:29 INFO  : 'jtag frequency' command is executed.
14:24:29 INFO  : Context for 'APU' is selected.
14:24:29 INFO  : System reset is completed.
14:24:32 INFO  : 'after 3000' command is executed.
14:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:24:34 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:24:34 INFO  : Context for 'APU' is selected.
14:24:34 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:34 INFO  : Context for 'APU' is selected.
14:24:34 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:24:34 INFO  : 'ps7_init' command is executed.
14:24:34 INFO  : 'ps7_post_config' command is executed.
14:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:35 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:35 INFO  : 'con' command is executed.
14:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:35 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:24:51 INFO  : Disconnected from the channel tcfchan#93.
14:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:24:51 INFO  : 'jtag frequency' command is executed.
14:24:51 INFO  : Context for 'APU' is selected.
14:24:51 INFO  : System reset is completed.
14:24:54 INFO  : 'after 3000' command is executed.
14:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:24:58 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:24:58 INFO  : Context for 'APU' is selected.
14:24:58 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:58 INFO  : Context for 'APU' is selected.
14:24:58 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:24:59 INFO  : 'ps7_init' command is executed.
14:24:59 INFO  : 'ps7_post_config' command is executed.
14:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:59 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:59 INFO  : 'con' command is executed.
14:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:59 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:25:25 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:25:31 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:25:38 INFO  : Disconnected from the channel tcfchan#94.
14:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:25:38 INFO  : 'jtag frequency' command is executed.
14:25:38 INFO  : Context for 'APU' is selected.
14:25:38 INFO  : System reset is completed.
14:25:41 INFO  : 'after 3000' command is executed.
14:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:25:45 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:25:46 INFO  : Context for 'APU' is selected.
14:25:46 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:46 INFO  : Context for 'APU' is selected.
14:25:46 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:25:46 INFO  : 'ps7_init' command is executed.
14:25:46 INFO  : 'ps7_post_config' command is executed.
14:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:46 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:46 INFO  : 'con' command is executed.
14:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:46 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:26:12 INFO  : Disconnected from the channel tcfchan#97.
14:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:26:13 INFO  : 'jtag frequency' command is executed.
14:26:13 INFO  : Context for 'APU' is selected.
14:26:13 INFO  : System reset is completed.
14:26:16 INFO  : 'after 3000' command is executed.
14:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:26:18 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:26:18 INFO  : Context for 'APU' is selected.
14:26:18 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:18 INFO  : Context for 'APU' is selected.
14:26:18 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:26:18 INFO  : 'ps7_init' command is executed.
14:26:18 INFO  : 'ps7_post_config' command is executed.
14:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:19 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:19 INFO  : 'con' command is executed.
14:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:19 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:30:26 INFO  : Disconnected from the channel tcfchan#98.
14:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:30:27 INFO  : 'jtag frequency' command is executed.
14:30:27 INFO  : Context for 'APU' is selected.
14:30:27 INFO  : System reset is completed.
14:30:30 INFO  : 'after 3000' command is executed.
14:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:30:33 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:30:33 INFO  : Context for 'APU' is selected.
14:30:33 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:33 INFO  : Context for 'APU' is selected.
14:30:33 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:30:33 INFO  : 'ps7_init' command is executed.
14:30:33 INFO  : 'ps7_post_config' command is executed.
14:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:33 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:33 INFO  : 'con' command is executed.
14:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:33 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/debugger_base_application-default.tcl'
14:33:35 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:33:41 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:33:50 INFO  : Disconnected from the channel tcfchan#99.
14:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:33:51 INFO  : 'jtag frequency' command is executed.
14:33:51 INFO  : Context for 'APU' is selected.
14:33:51 INFO  : System reset is completed.
14:33:54 INFO  : 'after 3000' command is executed.
14:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:33:56 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:33:56 INFO  : Context for 'APU' is selected.
14:33:56 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:56 INFO  : Context for 'APU' is selected.
14:33:56 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:33:56 INFO  : 'ps7_init' command is executed.
14:33:56 INFO  : 'ps7_post_config' command is executed.
14:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:57 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:57 INFO  : 'con' command is executed.
14:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:57 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/debugger_base_application-default.tcl'
14:37:07 INFO  : Disconnected from the channel tcfchan#102.
14:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:37:08 INFO  : 'jtag frequency' command is executed.
14:37:08 INFO  : Context for 'APU' is selected.
14:37:08 INFO  : System reset is completed.
14:37:11 INFO  : 'after 3000' command is executed.
14:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:37:15 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:37:15 INFO  : Context for 'APU' is selected.
14:37:15 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:15 INFO  : Context for 'APU' is selected.
14:37:15 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:37:16 INFO  : 'ps7_init' command is executed.
14:37:16 INFO  : 'ps7_post_config' command is executed.
14:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:16 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:16 INFO  : 'con' command is executed.
14:37:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:16 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/debugger_base_application-default.tcl'
14:39:01 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:39:08 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:39:29 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
14:39:45 INFO  : Result from executing command 'getProjects': zybo_z1_7020
14:39:45 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
14:40:06 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:40:08 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:40:08 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:40:08 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
14:40:08 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:40:13 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
14:40:41 INFO  : Disconnected from the channel tcfchan#103.
14:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:40:42 INFO  : 'jtag frequency' command is executed.
14:40:42 INFO  : Context for 'APU' is selected.
14:40:42 INFO  : System reset is completed.
14:40:45 INFO  : 'after 3000' command is executed.
14:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:40:47 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:40:47 INFO  : Context for 'APU' is selected.
14:40:48 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:48 INFO  : Context for 'APU' is selected.
14:40:48 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:40:48 INFO  : 'ps7_init' command is executed.
14:40:48 INFO  : 'ps7_post_config' command is executed.
14:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:49 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:49 INFO  : 'con' command is executed.
14:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:49 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:41:26 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:41:27 INFO  : The hardware specfication used by project 'xgpio_example_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:41:27 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:41:27 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream' in project 'xgpio_example_1'.
14:41:27 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:41:32 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit' in project 'xgpio_example_1'.
14:41:38 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:42:10 INFO  : Disconnected from the channel tcfchan#108.
14:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:42:10 INFO  : 'jtag frequency' command is executed.
14:42:10 INFO  : Context for 'APU' is selected.
14:42:10 INFO  : System reset is completed.
14:42:13 INFO  : 'after 3000' command is executed.
14:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:42:18 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:42:18 INFO  : Context for 'APU' is selected.
14:42:18 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:18 INFO  : Context for 'APU' is selected.
14:42:18 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:42:18 INFO  : 'ps7_init' command is executed.
14:42:18 INFO  : 'ps7_post_config' command is executed.
14:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:18 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:18 INFO  : 'con' command is executed.
14:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:18 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:44:48 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
14:44:55 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:45:02 INFO  : Disconnected from the channel tcfchan#111.
14:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:45:02 INFO  : 'jtag frequency' command is executed.
14:45:02 INFO  : Context for 'APU' is selected.
14:45:03 INFO  : System reset is completed.
14:45:06 INFO  : 'after 3000' command is executed.
14:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:45:10 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:45:10 INFO  : Context for 'APU' is selected.
14:45:10 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:10 INFO  : Context for 'APU' is selected.
14:45:10 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:45:10 INFO  : 'ps7_init' command is executed.
14:45:10 INFO  : 'ps7_post_config' command is executed.
14:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:10 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:10 INFO  : 'con' command is executed.
14:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:45:10 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:59:43 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
14:59:53 INFO  : Result from executing command 'getProjects': zybo_z1_7020
14:59:53 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
15:01:09 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
15:01:09 INFO  : Disconnected from the channel tcfchan#114.
15:01:11 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:01:11 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
15:01:11 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
15:01:11 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:01:16 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
15:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:01:16 INFO  : 'jtag frequency' command is executed.
15:01:16 INFO  : Context for 'APU' is selected.
15:01:17 INFO  : System reset is completed.
15:01:20 INFO  : 'after 3000' command is executed.
15:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:01:24 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:01:24 INFO  : Context for 'APU' is selected.
15:01:24 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:01:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:24 INFO  : Context for 'APU' is selected.
15:01:24 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:01:25 INFO  : 'ps7_init' command is executed.
15:01:25 INFO  : 'ps7_post_config' command is executed.
15:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:25 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:25 INFO  : 'con' command is executed.
15:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:25 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:09:13 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
15:09:13 INFO  : The hardware specfication used by project 'xgpio_example_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:09:13 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
15:09:13 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream' in project 'xgpio_example_1'.
15:09:13 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:09:17 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit' in project 'xgpio_example_1'.
15:09:23 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:09:40 INFO  : Disconnected from the channel tcfchan#116.
15:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:09:40 INFO  : 'jtag frequency' command is executed.
15:09:40 INFO  : Context for 'APU' is selected.
15:09:40 INFO  : System reset is completed.
15:09:43 INFO  : 'after 3000' command is executed.
15:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:09:48 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:09:48 INFO  : Context for 'APU' is selected.
15:09:48 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:48 INFO  : Context for 'APU' is selected.
15:09:48 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:09:48 INFO  : 'ps7_init' command is executed.
15:09:48 INFO  : 'ps7_post_config' command is executed.
15:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:48 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:48 INFO  : 'con' command is executed.
15:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:48 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:11:16 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
15:11:22 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:11:32 INFO  : Disconnected from the channel tcfchan#119.
15:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:11:32 INFO  : 'jtag frequency' command is executed.
15:11:32 INFO  : Context for 'APU' is selected.
15:11:32 INFO  : System reset is completed.
15:11:35 INFO  : 'after 3000' command is executed.
15:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:11:39 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:11:39 INFO  : Context for 'APU' is selected.
15:11:39 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:39 INFO  : Context for 'APU' is selected.
15:11:39 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:11:39 INFO  : 'ps7_init' command is executed.
15:11:39 INFO  : 'ps7_post_config' command is executed.
15:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:40 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:40 INFO  : 'con' command is executed.
15:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:40 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:16:53 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
15:16:59 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:17:14 INFO  : Disconnected from the channel tcfchan#122.
15:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:17:14 INFO  : 'jtag frequency' command is executed.
15:17:14 INFO  : Context for 'APU' is selected.
15:17:14 INFO  : System reset is completed.
15:17:17 INFO  : 'after 3000' command is executed.
15:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:17:22 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:17:22 INFO  : Context for 'APU' is selected.
15:17:22 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:22 INFO  : Context for 'APU' is selected.
15:17:22 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:17:22 INFO  : 'ps7_init' command is executed.
15:17:22 INFO  : 'ps7_post_config' command is executed.
15:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:22 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:22 INFO  : 'con' command is executed.
15:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:22 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:25:16 INFO  : Disconnected from the channel tcfchan#125.
15:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:25:16 INFO  : 'jtag frequency' command is executed.
15:25:16 INFO  : Context for 'APU' is selected.
15:25:16 INFO  : System reset is completed.
15:25:19 INFO  : 'after 3000' command is executed.
15:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:25:24 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:25:24 INFO  : Context for 'APU' is selected.
15:25:24 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:24 INFO  : Context for 'APU' is selected.
15:25:24 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:25:24 INFO  : 'ps7_init' command is executed.
15:25:24 INFO  : 'ps7_post_config' command is executed.
15:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:24 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:24 INFO  : 'con' command is executed.
15:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:24 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:26:54 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
15:27:00 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:27:29 INFO  : Disconnected from the channel tcfchan#126.
15:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:27:29 INFO  : 'jtag frequency' command is executed.
15:27:29 INFO  : Context for 'APU' is selected.
15:27:29 INFO  : System reset is completed.
15:27:32 INFO  : 'after 3000' command is executed.
15:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:27:36 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:27:36 INFO  : Context for 'APU' is selected.
15:27:36 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:36 INFO  : Context for 'APU' is selected.
15:27:36 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:27:37 INFO  : 'ps7_init' command is executed.
15:27:37 INFO  : 'ps7_post_config' command is executed.
15:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:37 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:37 INFO  : 'con' command is executed.
15:27:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:37 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:28:48 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
15:28:54 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:30:14 INFO  : Disconnected from the channel tcfchan#129.
15:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:30:14 INFO  : 'jtag frequency' command is executed.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : System reset is completed.
15:30:17 INFO  : 'after 3000' command is executed.
15:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:30:21 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:30:21 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:21 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:30:21 INFO  : 'ps7_init' command is executed.
15:30:21 INFO  : 'ps7_post_config' command is executed.
15:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : 'con' command is executed.
15:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:22 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:39:46 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
15:39:57 INFO  : Result from executing command 'getProjects': zybo_z1_7020
15:39:57 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
15:40:05 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
15:40:05 INFO  : Disconnected from the channel tcfchan#132.
15:40:07 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:40:07 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
15:40:07 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
15:40:07 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:40:12 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
15:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:40:12 INFO  : 'jtag frequency' command is executed.
15:40:12 INFO  : Context for 'APU' is selected.
15:40:13 INFO  : System reset is completed.
15:40:16 INFO  : 'after 3000' command is executed.
15:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:40:20 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:40:20 INFO  : Context for 'APU' is selected.
15:40:20 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:40:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:20 INFO  : Context for 'APU' is selected.
15:40:20 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:40:20 INFO  : 'ps7_init' command is executed.
15:40:20 INFO  : 'ps7_post_config' command is executed.
15:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:21 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:21 INFO  : 'con' command is executed.
15:40:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:21 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:41:21 INFO  : Disconnected from the channel tcfchan#134.
15:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:41:21 INFO  : 'jtag frequency' command is executed.
15:41:21 INFO  : Context for 'APU' is selected.
15:41:21 INFO  : System reset is completed.
15:41:24 INFO  : 'after 3000' command is executed.
15:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:41:28 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:41:29 INFO  : Context for 'APU' is selected.
15:41:29 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:41:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:29 INFO  : Context for 'APU' is selected.
15:41:29 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:41:29 INFO  : 'ps7_init' command is executed.
15:41:29 INFO  : 'ps7_post_config' command is executed.
15:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:29 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:29 INFO  : 'con' command is executed.
15:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:29 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:49:25 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
15:49:25 INFO  : The hardware specfication used by project 'xgpio_example_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:49:25 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
15:49:25 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream' in project 'xgpio_example_1'.
15:49:25 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:49:31 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit' in project 'xgpio_example_1'.
15:49:37 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:49:44 INFO  : Disconnected from the channel tcfchan#135.
15:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:49:44 INFO  : 'jtag frequency' command is executed.
15:49:44 INFO  : Context for 'APU' is selected.
15:49:44 INFO  : System reset is completed.
15:49:47 INFO  : 'after 3000' command is executed.
15:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:49:54 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:49:54 INFO  : Context for 'APU' is selected.
15:49:54 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:54 INFO  : Context for 'APU' is selected.
15:49:54 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:49:54 INFO  : 'ps7_init' command is executed.
15:49:54 INFO  : 'ps7_post_config' command is executed.
15:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:55 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:55 INFO  : 'con' command is executed.
15:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:55 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:50:25 INFO  : Disconnected from the channel tcfchan#138.
15:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:50:27 INFO  : 'jtag frequency' command is executed.
15:50:27 INFO  : Context for 'APU' is selected.
15:50:27 INFO  : System reset is completed.
15:50:30 INFO  : 'after 3000' command is executed.
15:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:50:37 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:50:37 INFO  : Context for 'APU' is selected.
15:50:37 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:37 INFO  : Context for 'APU' is selected.
15:50:37 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:50:37 INFO  : 'ps7_init' command is executed.
15:50:37 INFO  : 'ps7_post_config' command is executed.
15:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:38 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:38 INFO  : 'con' command is executed.
15:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:38 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:08:41 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
16:08:48 INFO  : Result from executing command 'getProjects': zybo_z1_7020
16:08:48 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
16:09:14 INFO  : Disconnected from the channel tcfchan#139.
16:09:15 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:09:15 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
16:09:16 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
16:09:16 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:09:22 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
16:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:09:22 INFO  : 'jtag frequency' command is executed.
16:09:22 INFO  : Context for 'APU' is selected.
16:09:22 INFO  : System reset is completed.
16:09:25 INFO  : 'after 3000' command is executed.
16:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:09:33 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:09:33 INFO  : Context for 'APU' is selected.
16:09:33 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:33 INFO  : Context for 'APU' is selected.
16:09:33 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:09:33 INFO  : 'ps7_init' command is executed.
16:09:33 INFO  : 'ps7_post_config' command is executed.
16:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:34 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:34 INFO  : 'con' command is executed.
16:09:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:34 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:11:42 INFO  : Disconnected from the channel tcfchan#141.
16:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:11:42 INFO  : 'jtag frequency' command is executed.
16:11:42 INFO  : Context for 'APU' is selected.
16:11:42 INFO  : System reset is completed.
16:11:45 INFO  : 'after 3000' command is executed.
16:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:11:52 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:11:52 INFO  : Context for 'APU' is selected.
16:11:53 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:53 INFO  : Context for 'APU' is selected.
16:11:53 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:11:53 INFO  : 'ps7_init' command is executed.
16:11:53 INFO  : 'ps7_post_config' command is executed.
16:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:53 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:53 INFO  : 'con' command is executed.
16:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:53 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:13:54 INFO  : Checking for BSP changes to sync application flags for project 'xgpio_example_1'...
16:13:54 INFO  : The hardware specfication used by project 'xgpio_example_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:13:54 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
16:13:54 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/bitstream' in project 'xgpio_example_1'.
16:13:54 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:13:59 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/xgpio_example_1/_ide/psinit' in project 'xgpio_example_1'.
16:14:05 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:14:34 INFO  : Disconnected from the channel tcfchan#142.
16:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:14:34 INFO  : 'jtag frequency' command is executed.
16:14:34 INFO  : Context for 'APU' is selected.
16:14:34 INFO  : System reset is completed.
16:14:37 INFO  : 'after 3000' command is executed.
16:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:14:44 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:14:44 INFO  : Context for 'APU' is selected.
16:14:44 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:44 INFO  : Context for 'APU' is selected.
16:14:44 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:14:45 INFO  : 'ps7_init' command is executed.
16:14:45 INFO  : 'ps7_post_config' command is executed.
16:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:45 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:45 INFO  : 'con' command is executed.
16:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:45 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:15:22 INFO  : Disconnected from the channel tcfchan#145.
16:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:15:22 INFO  : 'jtag frequency' command is executed.
16:15:22 INFO  : Context for 'APU' is selected.
16:15:22 INFO  : System reset is completed.
16:15:25 INFO  : 'after 3000' command is executed.
16:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:15:32 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:15:32 INFO  : Context for 'APU' is selected.
16:15:32 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:32 INFO  : Context for 'APU' is selected.
16:15:32 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:15:33 INFO  : 'ps7_init' command is executed.
16:15:33 INFO  : 'ps7_post_config' command is executed.
16:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:33 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:33 INFO  : 'con' command is executed.
16:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:33 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:15:56 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:16:05 INFO  : Disconnected from the channel tcfchan#146.
16:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:16:06 INFO  : 'jtag frequency' command is executed.
16:16:06 INFO  : Context for 'APU' is selected.
16:16:06 INFO  : System reset is completed.
16:16:09 INFO  : 'after 3000' command is executed.
16:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:16:16 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:16:16 INFO  : Context for 'APU' is selected.
16:16:16 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:16 INFO  : Context for 'APU' is selected.
16:16:16 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:16:16 INFO  : 'ps7_init' command is executed.
16:16:16 INFO  : 'ps7_post_config' command is executed.
16:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:16 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:16 INFO  : 'con' command is executed.
16:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:16 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:18:06 INFO  : Disconnected from the channel tcfchan#148.
16:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:18:06 INFO  : 'jtag frequency' command is executed.
16:18:06 INFO  : Context for 'APU' is selected.
16:18:06 INFO  : System reset is completed.
16:18:09 INFO  : 'after 3000' command is executed.
16:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:18:12 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:18:12 INFO  : Context for 'APU' is selected.
16:18:12 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:12 INFO  : Context for 'APU' is selected.
16:18:12 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:18:12 INFO  : 'ps7_init' command is executed.
16:18:12 INFO  : 'ps7_post_config' command is executed.
16:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:12 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:12 INFO  : 'con' command is executed.
16:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:12 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:21:05 INFO  : Disconnected from the channel tcfchan#149.
16:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:21:06 INFO  : 'jtag frequency' command is executed.
16:21:06 INFO  : Context for 'APU' is selected.
16:21:06 INFO  : System reset is completed.
16:21:09 INFO  : 'after 3000' command is executed.
16:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:21:13 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:21:13 INFO  : Context for 'APU' is selected.
16:21:13 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:13 INFO  : Context for 'APU' is selected.
16:21:13 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:21:13 INFO  : 'ps7_init' command is executed.
16:21:13 INFO  : 'ps7_post_config' command is executed.
16:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:13 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:13 INFO  : 'con' command is executed.
16:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:13 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:21:52 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:22:04 INFO  : Build configuration of 'base_application_system' is updated to 'Release'
16:22:04 INFO  : Build configuration of system project is automatically updated to 'Release'.
16:22:04 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:22:08 INFO  : Build configuration of 'base_application_system' is updated to 'Debug'
16:22:08 INFO  : Build configuration of system project is automatically updated to 'Debug'.
16:22:08 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:22:14 INFO  : Disconnected from the channel tcfchan#150.
16:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:22:14 INFO  : 'jtag frequency' command is executed.
16:22:14 INFO  : Context for 'APU' is selected.
16:22:14 INFO  : System reset is completed.
16:22:17 INFO  : 'after 3000' command is executed.
16:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:22:21 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:22:21 INFO  : Context for 'APU' is selected.
16:22:21 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:21 INFO  : Context for 'APU' is selected.
16:22:21 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:22:22 INFO  : 'ps7_init' command is executed.
16:22:22 INFO  : 'ps7_post_config' command is executed.
16:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:22 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:22 INFO  : 'con' command is executed.
16:22:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:22 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:29:51 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:30:03 INFO  : Disconnected from the channel tcfchan#152.
16:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:30:03 INFO  : 'jtag frequency' command is executed.
16:30:03 INFO  : Context for 'APU' is selected.
16:30:03 INFO  : System reset is completed.
16:30:06 INFO  : 'after 3000' command is executed.
16:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:30:10 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:30:10 INFO  : Context for 'APU' is selected.
16:30:10 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:10 INFO  : Context for 'APU' is selected.
16:30:10 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:30:11 INFO  : 'ps7_init' command is executed.
16:30:11 INFO  : 'ps7_post_config' command is executed.
16:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:11 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:11 INFO  : 'con' command is executed.
16:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:11 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:33:52 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
16:33:57 INFO  : Result from executing command 'getProjects': zybo_z1_7020
16:33:57 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
16:34:23 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:34:25 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:34:25 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
16:34:25 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
16:34:25 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:34:31 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
16:34:48 INFO  : Disconnected from the channel tcfchan#154.
16:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:34:48 INFO  : 'jtag frequency' command is executed.
16:34:48 INFO  : Context for 'APU' is selected.
16:34:49 INFO  : System reset is completed.
16:34:52 INFO  : 'after 3000' command is executed.
16:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:34:56 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:34:56 INFO  : Context for 'APU' is selected.
16:34:56 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:56 INFO  : Context for 'APU' is selected.
16:34:56 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:34:56 INFO  : 'ps7_init' command is executed.
16:34:56 INFO  : 'ps7_post_config' command is executed.
16:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:57 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:57 INFO  : 'con' command is executed.
16:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:57 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:36:03 INFO  : Disconnected from the channel tcfchan#157.
16:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:36:03 INFO  : 'jtag frequency' command is executed.
16:36:03 INFO  : Context for 'APU' is selected.
16:36:03 INFO  : System reset is completed.
16:36:06 INFO  : 'after 3000' command is executed.
16:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:36:11 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:36:11 INFO  : Context for 'APU' is selected.
16:36:11 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:11 INFO  : Context for 'APU' is selected.
16:36:11 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:36:11 INFO  : 'ps7_init' command is executed.
16:36:11 INFO  : 'ps7_post_config' command is executed.
16:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:11 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:11 INFO  : 'con' command is executed.
16:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:11 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:36:46 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:37:21 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:37:33 INFO  : Disconnected from the channel tcfchan#158.
16:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:37:33 INFO  : 'jtag frequency' command is executed.
16:37:33 INFO  : Context for 'APU' is selected.
16:37:33 INFO  : System reset is completed.
16:37:36 INFO  : 'after 3000' command is executed.
16:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:37:40 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:37:40 INFO  : Context for 'APU' is selected.
16:37:40 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:40 INFO  : Context for 'APU' is selected.
16:37:40 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:37:41 INFO  : 'ps7_init' command is executed.
16:37:41 INFO  : 'ps7_post_config' command is executed.
16:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:41 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:41 INFO  : 'con' command is executed.
16:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:41 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:38:15 INFO  : Disconnected from the channel tcfchan#161.
16:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:38:15 INFO  : 'jtag frequency' command is executed.
16:38:15 INFO  : Context for 'APU' is selected.
16:38:15 INFO  : System reset is completed.
16:38:18 INFO  : 'after 3000' command is executed.
16:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:38:21 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:38:21 INFO  : Context for 'APU' is selected.
16:38:21 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:38:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:21 INFO  : Context for 'APU' is selected.
16:38:21 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:38:21 INFO  : 'ps7_init' command is executed.
16:38:21 INFO  : 'ps7_post_config' command is executed.
16:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:21 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:22 INFO  : 'con' command is executed.
16:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:22 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:46:51 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
16:47:18 INFO  : Result from executing command 'getProjects': zybo_z1_7020
16:47:18 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
16:47:28 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
16:47:28 INFO  : Disconnected from the channel tcfchan#162.
16:47:30 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:47:30 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
16:47:30 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
16:47:30 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:47:36 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
16:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:47:36 INFO  : 'jtag frequency' command is executed.
16:47:36 INFO  : Context for 'APU' is selected.
16:47:36 INFO  : System reset is completed.
16:47:39 INFO  : 'after 3000' command is executed.
16:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:47:43 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:47:43 INFO  : Context for 'APU' is selected.
16:47:43 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:47:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:43 INFO  : Context for 'APU' is selected.
16:47:43 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:47:44 INFO  : 'ps7_init' command is executed.
16:47:44 INFO  : 'ps7_post_config' command is executed.
16:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:44 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:44 INFO  : 'con' command is executed.
16:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:44 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:49:05 INFO  : Disconnected from the channel tcfchan#164.
16:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:49:07 INFO  : 'jtag frequency' command is executed.
16:49:07 INFO  : Context for 'APU' is selected.
16:49:07 INFO  : System reset is completed.
16:49:10 INFO  : 'after 3000' command is executed.
16:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:49:14 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:49:14 INFO  : Context for 'APU' is selected.
16:49:14 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:14 INFO  : Context for 'APU' is selected.
16:49:14 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:49:14 INFO  : 'ps7_init' command is executed.
16:49:14 INFO  : 'ps7_post_config' command is executed.
16:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:15 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:15 INFO  : 'con' command is executed.
16:49:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:15 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:59:29 INFO  : Disconnected from the channel tcfchan#165.
16:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:59:30 INFO  : 'jtag frequency' command is executed.
16:59:30 INFO  : Context for 'APU' is selected.
16:59:30 INFO  : System reset is completed.
16:59:33 INFO  : 'after 3000' command is executed.
16:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:59:40 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:59:40 INFO  : Context for 'APU' is selected.
16:59:40 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:40 INFO  : Context for 'APU' is selected.
16:59:40 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:59:40 INFO  : 'ps7_init' command is executed.
16:59:40 INFO  : 'ps7_post_config' command is executed.
16:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:40 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:40 INFO  : 'con' command is executed.
16:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:40 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:11:52 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
17:12:37 INFO  : Result from executing command 'getProjects': zybo_z1_7020
17:12:37 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
17:14:12 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
17:14:12 INFO  : Disconnected from the channel tcfchan#166.
17:14:14 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:14:14 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:14:14 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
17:14:14 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:14:20 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
17:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:14:21 INFO  : 'jtag frequency' command is executed.
17:14:21 INFO  : Context for 'APU' is selected.
17:14:21 INFO  : System reset is completed.
17:14:24 INFO  : 'after 3000' command is executed.
17:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:14:30 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:14:30 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:31 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:14:31 INFO  : 'ps7_init' command is executed.
17:14:31 INFO  : 'ps7_post_config' command is executed.
17:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:31 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:31 INFO  : 'con' command is executed.
17:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:31 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:15:15 INFO  : Disconnected from the channel tcfchan#168.
17:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:15:15 INFO  : 'jtag frequency' command is executed.
17:15:15 INFO  : Context for 'APU' is selected.
17:15:15 INFO  : System reset is completed.
17:15:18 INFO  : 'after 3000' command is executed.
17:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:15:26 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:15:26 INFO  : Context for 'APU' is selected.
17:15:26 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:26 INFO  : Context for 'APU' is selected.
17:15:26 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:15:26 INFO  : 'ps7_init' command is executed.
17:15:26 INFO  : 'ps7_post_config' command is executed.
17:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:26 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:26 INFO  : 'con' command is executed.
17:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:26 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:17:25 INFO  : Disconnected from the channel tcfchan#169.
17:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:17:25 INFO  : 'jtag frequency' command is executed.
17:17:25 INFO  : Context for 'APU' is selected.
17:17:25 INFO  : System reset is completed.
17:17:28 INFO  : 'after 3000' command is executed.
17:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:17:35 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:17:35 INFO  : Context for 'APU' is selected.
17:17:35 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:35 INFO  : Context for 'APU' is selected.
17:17:35 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:17:36 INFO  : 'ps7_init' command is executed.
17:17:36 INFO  : 'ps7_post_config' command is executed.
17:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:36 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:36 INFO  : 'con' command is executed.
17:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:36 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:18:31 INFO  : Disconnected from the channel tcfchan#170.
17:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:18:32 INFO  : 'jtag frequency' command is executed.
17:18:32 INFO  : Context for 'APU' is selected.
17:18:32 INFO  : System reset is completed.
17:18:35 INFO  : 'after 3000' command is executed.
17:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:18:42 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:18:42 INFO  : Context for 'APU' is selected.
17:18:42 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:18:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:42 INFO  : Context for 'APU' is selected.
17:18:42 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:18:42 INFO  : 'ps7_init' command is executed.
17:18:42 INFO  : 'ps7_post_config' command is executed.
17:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : 'con' command is executed.
17:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:43 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:20:55 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
17:21:07 INFO  : Result from executing command 'getProjects': zybo_z1_7020
17:21:07 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
17:21:14 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:21:17 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:21:17 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:21:17 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
17:21:17 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:21:23 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
17:22:07 INFO  : Disconnected from the channel tcfchan#171.
17:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:22:09 INFO  : 'jtag frequency' command is executed.
17:22:09 INFO  : Context for 'APU' is selected.
17:22:09 INFO  : System reset is completed.
17:22:12 INFO  : 'after 3000' command is executed.
17:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:22:19 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:22:19 INFO  : Context for 'APU' is selected.
17:22:19 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:19 INFO  : Context for 'APU' is selected.
17:22:19 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:22:20 INFO  : 'ps7_init' command is executed.
17:22:20 INFO  : 'ps7_post_config' command is executed.
17:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:20 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:20 INFO  : 'con' command is executed.
17:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:20 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/debugger_base_application-default.tcl'
17:28:02 INFO  : Disconnected from the channel tcfchan#174.
17:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:28:03 INFO  : 'jtag frequency' command is executed.
17:28:03 INFO  : Context for 'APU' is selected.
17:28:03 INFO  : System reset is completed.
17:28:06 INFO  : 'after 3000' command is executed.
17:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:28:13 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:28:13 INFO  : Context for 'APU' is selected.
17:28:13 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:13 INFO  : Context for 'APU' is selected.
17:28:13 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:28:13 INFO  : 'ps7_init' command is executed.
17:28:13 INFO  : 'ps7_post_config' command is executed.
17:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:13 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:14 INFO  : 'con' command is executed.
17:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:14 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:28:56 INFO  : Disconnected from the channel tcfchan#175.
17:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:28:57 INFO  : 'jtag frequency' command is executed.
17:28:57 INFO  : Context for 'APU' is selected.
17:28:57 INFO  : System reset is completed.
17:29:00 INFO  : 'after 3000' command is executed.
17:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:29:07 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:29:07 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:07 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:29:08 INFO  : 'ps7_init' command is executed.
17:29:08 INFO  : 'ps7_post_config' command is executed.
17:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:08 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:08 INFO  : 'con' command is executed.
17:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:08 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/debugger_base_application-default.tcl'
17:30:31 INFO  : Disconnected from the channel tcfchan#176.
17:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:30:32 INFO  : 'jtag frequency' command is executed.
17:30:32 INFO  : Context for 'APU' is selected.
17:30:32 INFO  : System reset is completed.
17:30:35 INFO  : 'after 3000' command is executed.
17:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:30:42 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:30:43 INFO  : Context for 'APU' is selected.
17:30:43 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:43 INFO  : Context for 'APU' is selected.
17:30:43 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:30:43 INFO  : 'ps7_init' command is executed.
17:30:43 INFO  : 'ps7_post_config' command is executed.
17:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:43 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:43 INFO  : 'con' command is executed.
17:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:43 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:30:56 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:32:09 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:32:49 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:32:57 INFO  : Disconnected from the channel tcfchan#177.
17:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:32:57 INFO  : 'jtag frequency' command is executed.
17:32:57 INFO  : Context for 'APU' is selected.
17:32:57 INFO  : System reset is completed.
17:33:00 INFO  : 'after 3000' command is executed.
17:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:33:07 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:33:07 INFO  : Context for 'APU' is selected.
17:33:08 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:08 INFO  : Context for 'APU' is selected.
17:33:08 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:33:08 INFO  : 'ps7_init' command is executed.
17:33:08 INFO  : 'ps7_post_config' command is executed.
17:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:08 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:08 INFO  : 'con' command is executed.
17:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:08 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:34:15 INFO  : Disconnected from the channel tcfchan#181.
17:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:34:16 INFO  : 'jtag frequency' command is executed.
17:34:16 INFO  : Context for 'APU' is selected.
17:34:16 INFO  : System reset is completed.
17:34:19 INFO  : 'after 3000' command is executed.
17:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:34:26 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:34:26 INFO  : Context for 'APU' is selected.
17:34:26 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:26 INFO  : Context for 'APU' is selected.
17:34:26 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:34:26 INFO  : 'ps7_init' command is executed.
17:34:26 INFO  : 'ps7_post_config' command is executed.
17:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:26 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:26 INFO  : 'con' command is executed.
17:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:26 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:35:13 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:35:21 INFO  : Disconnected from the channel tcfchan#182.
17:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:35:22 INFO  : 'jtag frequency' command is executed.
17:35:22 INFO  : Context for 'APU' is selected.
17:35:22 INFO  : System reset is completed.
17:35:25 INFO  : 'after 3000' command is executed.
17:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:35:27 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:35:27 INFO  : Context for 'APU' is selected.
17:35:27 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:35:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:27 INFO  : Context for 'APU' is selected.
17:35:27 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:35:28 INFO  : 'ps7_init' command is executed.
17:35:28 INFO  : 'ps7_post_config' command is executed.
17:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:28 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:28 INFO  : 'con' command is executed.
17:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:28 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/debugger_base_application-default.tcl'
17:35:57 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:36:07 INFO  : 'jtag frequency' command is executed.
17:36:07 INFO  : Context for 'APU' is selected.
17:36:07 INFO  : System reset is completed.
17:36:10 INFO  : 'after 3000' command is executed.
17:36:19 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:36:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:36:38 INFO  : Disconnected from the channel tcfchan#184.
17:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:36:39 INFO  : 'jtag frequency' command is executed.
17:36:39 INFO  : Context for 'APU' is selected.
17:36:39 INFO  : System reset is completed.
17:36:42 INFO  : 'after 3000' command is executed.
17:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:36:45 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:36:45 INFO  : Context for 'APU' is selected.
17:36:45 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:45 INFO  : Context for 'APU' is selected.
17:36:45 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:36:45 INFO  : 'ps7_init' command is executed.
17:36:45 INFO  : 'ps7_post_config' command is executed.
17:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:45 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:46 INFO  : 'con' command is executed.
17:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:36:46 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:38:04 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:38:28 INFO  : Disconnected from the channel tcfchan#186.
17:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:38:28 INFO  : 'jtag frequency' command is executed.
17:38:28 INFO  : Context for 'APU' is selected.
17:38:28 INFO  : System reset is completed.
17:38:31 INFO  : 'after 3000' command is executed.
17:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:38:34 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:38:34 INFO  : Context for 'APU' is selected.
17:38:34 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:34 INFO  : Context for 'APU' is selected.
17:38:34 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:38:34 INFO  : 'ps7_init' command is executed.
17:38:34 INFO  : 'ps7_post_config' command is executed.
17:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:34 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:34 INFO  : 'con' command is executed.
17:38:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:34 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:39:03 INFO  : Disconnected from the channel tcfchan#188.
17:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:39:03 INFO  : 'jtag frequency' command is executed.
17:39:03 INFO  : Context for 'APU' is selected.
17:39:03 INFO  : System reset is completed.
17:39:06 INFO  : 'after 3000' command is executed.
17:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:39:08 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:39:09 INFO  : Context for 'APU' is selected.
17:39:09 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:09 INFO  : Context for 'APU' is selected.
17:39:09 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:39:09 INFO  : 'ps7_init' command is executed.
17:39:09 INFO  : 'ps7_post_config' command is executed.
17:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:09 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:09 INFO  : 'con' command is executed.
17:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:09 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:45:18 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
17:45:23 INFO  : Result from executing command 'getProjects': zybo_z1_7020
17:45:23 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
17:45:38 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:45:42 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:45:42 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:45:42 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
17:45:42 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:45:48 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
17:45:55 INFO  : Disconnected from the channel tcfchan#189.
17:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:45:55 INFO  : 'jtag frequency' command is executed.
17:45:55 INFO  : Context for 'APU' is selected.
17:45:55 INFO  : System reset is completed.
17:45:58 INFO  : 'after 3000' command is executed.
17:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:46:01 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:46:01 INFO  : Context for 'APU' is selected.
17:46:01 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:46:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:01 INFO  : Context for 'APU' is selected.
17:46:01 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:46:01 INFO  : 'ps7_init' command is executed.
17:46:01 INFO  : 'ps7_post_config' command is executed.
17:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:01 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:02 INFO  : 'con' command is executed.
17:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:02 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:46:26 INFO  : Disconnected from the channel tcfchan#192.
17:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:46:26 INFO  : 'jtag frequency' command is executed.
17:46:26 INFO  : Context for 'APU' is selected.
17:46:26 INFO  : System reset is completed.
17:46:29 INFO  : 'after 3000' command is executed.
17:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:46:32 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:46:32 INFO  : Context for 'APU' is selected.
17:46:32 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:46:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:32 INFO  : Context for 'APU' is selected.
17:46:32 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:46:32 INFO  : 'ps7_init' command is executed.
17:46:32 INFO  : 'ps7_post_config' command is executed.
17:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:32 INFO  : 'con' command is executed.
17:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:54:25 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
17:54:34 INFO  : Result from executing command 'getProjects': zybo_z1_7020
17:54:34 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
17:54:48 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
17:54:48 INFO  : Disconnected from the channel tcfchan#193.
17:54:50 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:54:50 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:54:50 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
17:54:50 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:54:57 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
17:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:54:58 INFO  : 'jtag frequency' command is executed.
17:54:58 INFO  : Context for 'APU' is selected.
17:54:58 INFO  : System reset is completed.
17:55:01 INFO  : 'after 3000' command is executed.
17:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:55:03 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:55:03 INFO  : Context for 'APU' is selected.
17:55:04 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:55:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:04 INFO  : Context for 'APU' is selected.
17:55:04 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:55:04 INFO  : 'ps7_init' command is executed.
17:55:04 INFO  : 'ps7_post_config' command is executed.
17:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:04 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:04 INFO  : 'con' command is executed.
17:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:04 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:59:39 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
17:59:52 INFO  : Result from executing command 'getProjects': zybo_z1_7020
17:59:52 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
18:00:06 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
18:00:09 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:00:09 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
18:00:10 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
18:00:10 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:00:16 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
18:00:34 INFO  : Disconnected from the channel tcfchan#195.
18:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
18:00:35 INFO  : 'jtag frequency' command is executed.
18:00:35 INFO  : Context for 'APU' is selected.
18:00:35 INFO  : System reset is completed.
18:00:38 INFO  : 'after 3000' command is executed.
18:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
18:00:40 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
18:00:40 INFO  : Context for 'APU' is selected.
18:00:40 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
18:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:40 INFO  : Context for 'APU' is selected.
18:00:40 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
18:00:41 INFO  : 'ps7_init' command is executed.
18:00:41 INFO  : 'ps7_post_config' command is executed.
18:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:41 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:41 INFO  : 'con' command is executed.
18:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:41 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
18:09:12 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
18:09:17 INFO  : Result from executing command 'getProjects': zybo_z1_7020
18:09:17 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
18:09:25 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
18:09:25 INFO  : Disconnected from the channel tcfchan#198.
18:09:26 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:09:26 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
18:09:27 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
18:09:27 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:09:33 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
18:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
18:09:33 INFO  : 'jtag frequency' command is executed.
18:09:33 INFO  : Context for 'APU' is selected.
18:09:33 INFO  : System reset is completed.
18:09:36 INFO  : 'after 3000' command is executed.
18:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
18:09:39 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
18:09:39 INFO  : Context for 'APU' is selected.
18:09:39 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
18:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:39 INFO  : Context for 'APU' is selected.
18:09:39 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
18:09:39 INFO  : 'ps7_init' command is executed.
18:09:39 INFO  : 'ps7_post_config' command is executed.
18:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:40 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:40 INFO  : 'con' command is executed.
18:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:40 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
18:16:03 INFO  : Disconnected from the channel tcfchan#200.
09:28:22 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
09:28:24 INFO  : XSCT server has started successfully.
09:28:24 INFO  : Successfully done setting XSCT server connection channel  
09:28:24 INFO  : plnx-install-location is set to ''
09:28:24 INFO  : Successfully done setting workspace for the tool. 
09:28:26 INFO  : Platform repository initialization has completed.
09:28:26 INFO  : Successfully done query RDI_DATADIR 
09:28:27 INFO  : Registering command handlers for Vitis TCF services
09:29:41 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
09:29:49 INFO  : Result from executing command 'getProjects': zybo_z1_7020
09:29:49 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
09:32:26 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
09:32:27 INFO  : Updating application flags with new BSP settings...
09:32:27 INFO  : Successfully updated application flags for project base_application.
09:32:28 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:32:28 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
09:32:28 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
09:32:28 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
09:32:32 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
09:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
09:38:22 INFO  : 'jtag frequency' command is executed.
09:38:22 INFO  : Context for 'APU' is selected.
09:38:22 INFO  : System reset is completed.
09:38:25 INFO  : 'after 3000' command is executed.
09:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
09:38:28 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
09:38:28 INFO  : Context for 'APU' is selected.
09:38:28 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
09:38:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:28 INFO  : Context for 'APU' is selected.
09:38:28 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
09:38:28 INFO  : 'ps7_init' command is executed.
09:38:28 INFO  : 'ps7_post_config' command is executed.
09:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:29 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:29 INFO  : 'con' command is executed.
09:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:38:29 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
09:55:18 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
09:55:25 INFO  : Result from executing command 'getProjects': zybo_z1_7020
09:55:25 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
09:55:36 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
09:55:36 INFO  : Disconnected from the channel tcfchan#3.
09:55:38 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:55:38 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
09:55:38 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
09:55:38 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
09:55:42 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
09:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
09:55:43 INFO  : 'jtag frequency' command is executed.
09:55:43 INFO  : Context for 'APU' is selected.
09:55:43 INFO  : System reset is completed.
09:55:46 INFO  : 'after 3000' command is executed.
09:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
09:55:48 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
09:55:48 INFO  : Context for 'APU' is selected.
09:55:49 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
09:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:49 INFO  : Context for 'APU' is selected.
09:55:49 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
09:55:49 INFO  : 'ps7_init' command is executed.
09:55:49 INFO  : 'ps7_post_config' command is executed.
09:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:49 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:49 INFO  : 'con' command is executed.
09:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:55:49 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
09:57:17 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
09:57:25 INFO  : Disconnected from the channel tcfchan#5.
09:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
09:57:25 INFO  : 'jtag frequency' command is executed.
09:57:25 INFO  : Context for 'APU' is selected.
09:57:25 INFO  : System reset is completed.
09:57:28 INFO  : 'after 3000' command is executed.
09:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
09:57:31 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
09:57:31 INFO  : Context for 'APU' is selected.
09:57:31 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
09:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:31 INFO  : Context for 'APU' is selected.
09:57:31 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
09:57:31 INFO  : 'ps7_init' command is executed.
09:57:31 INFO  : 'ps7_post_config' command is executed.
09:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:32 INFO  : 'con' command is executed.
09:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
10:09:07 INFO  : Disconnected from the channel tcfchan#7.
10:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
10:09:07 INFO  : 'jtag frequency' command is executed.
10:09:07 INFO  : Context for 'APU' is selected.
10:09:08 INFO  : System reset is completed.
10:09:11 INFO  : 'after 3000' command is executed.
10:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
10:09:13 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
10:09:13 INFO  : Context for 'APU' is selected.
10:09:13 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
10:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:13 INFO  : Context for 'APU' is selected.
10:09:13 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
10:09:13 INFO  : 'ps7_init' command is executed.
10:09:13 INFO  : 'ps7_post_config' command is executed.
10:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:14 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:14 INFO  : 'con' command is executed.
10:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:14 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
10:09:51 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
10:10:12 INFO  : Disconnected from the channel tcfchan#8.
10:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
10:10:12 INFO  : 'jtag frequency' command is executed.
10:10:12 INFO  : Context for 'APU' is selected.
10:10:12 INFO  : System reset is completed.
10:10:15 INFO  : 'after 3000' command is executed.
10:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
10:10:17 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
10:10:17 INFO  : Context for 'APU' is selected.
10:10:17 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
10:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:17 INFO  : Context for 'APU' is selected.
10:10:17 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
10:10:18 INFO  : 'ps7_init' command is executed.
10:10:18 INFO  : 'ps7_post_config' command is executed.
10:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:18 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:18 INFO  : 'con' command is executed.
10:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:10:18 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
10:11:42 INFO  : Disconnected from the channel tcfchan#10.
10:26:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
10:26:58 INFO  : XSCT server has started successfully.
10:26:58 INFO  : plnx-install-location is set to ''
10:26:58 INFO  : Successfully done setting XSCT server connection channel  
10:26:58 INFO  : Successfully done setting workspace for the tool. 
10:26:59 INFO  : Platform repository initialization has completed.
10:26:59 INFO  : Successfully done query RDI_DATADIR 
10:26:59 INFO  : Registering command handlers for Vitis TCF services
10:27:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
10:27:16 INFO  : 'jtag frequency' command is executed.
10:27:16 INFO  : Context for 'APU' is selected.
10:27:16 INFO  : System reset is completed.
10:27:19 INFO  : 'after 3000' command is executed.
10:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
10:27:22 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
10:27:22 INFO  : Context for 'APU' is selected.
10:27:22 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
10:27:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:22 INFO  : Context for 'APU' is selected.
10:27:22 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
10:27:22 INFO  : 'ps7_init' command is executed.
10:27:22 INFO  : 'ps7_post_config' command is executed.
10:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:22 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:23 INFO  : 'con' command is executed.
10:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:23 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
10:31:59 INFO  : Disconnected from the channel tcfchan#1.
10:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
10:32:00 INFO  : 'jtag frequency' command is executed.
10:32:00 INFO  : Context for 'APU' is selected.
10:32:00 INFO  : System reset is completed.
10:32:03 INFO  : 'after 3000' command is executed.
10:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
10:32:05 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
10:32:05 INFO  : Context for 'APU' is selected.
10:32:07 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
10:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:07 INFO  : Context for 'APU' is selected.
10:32:07 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
10:32:07 INFO  : 'ps7_init' command is executed.
10:32:07 INFO  : 'ps7_post_config' command is executed.
10:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:07 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:07 INFO  : 'con' command is executed.
10:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:32:07 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
10:33:07 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
10:33:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

10:33:16 INFO  : Disconnected from the channel tcfchan#2.
10:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
10:33:16 INFO  : 'jtag frequency' command is executed.
10:33:16 INFO  : Context for 'APU' is selected.
10:33:16 INFO  : System reset is completed.
10:33:19 INFO  : 'after 3000' command is executed.
10:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
10:33:22 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
10:33:22 INFO  : Context for 'APU' is selected.
10:33:23 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
10:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:23 INFO  : Context for 'APU' is selected.
10:33:23 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
10:33:24 INFO  : 'ps7_init' command is executed.
10:33:24 INFO  : 'ps7_post_config' command is executed.
10:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:24 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:24 INFO  : 'con' command is executed.
10:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:24 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
10:50:37 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
10:50:59 INFO  : Result from executing command 'getProjects': zybo_z1_7020
10:50:59 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
10:52:47 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
10:52:49 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:52:49 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
10:52:49 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
10:52:49 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:52:54 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
10:53:06 INFO  : Disconnected from the channel tcfchan#4.
10:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
10:53:06 INFO  : 'jtag frequency' command is executed.
10:53:06 INFO  : Context for 'APU' is selected.
10:53:06 INFO  : System reset is completed.
10:53:09 INFO  : 'after 3000' command is executed.
10:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
10:53:12 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
10:53:12 INFO  : Context for 'APU' is selected.
10:53:12 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
10:53:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:12 INFO  : Context for 'APU' is selected.
10:53:12 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
10:53:12 INFO  : 'ps7_init' command is executed.
10:53:12 INFO  : 'ps7_post_config' command is executed.
10:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:12 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:12 INFO  : 'con' command is executed.
10:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:53:12 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
10:54:39 INFO  : Disconnected from the channel tcfchan#8.
10:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
10:54:39 INFO  : 'jtag frequency' command is executed.
10:54:39 INFO  : Context for 'APU' is selected.
10:54:39 INFO  : System reset is completed.
10:54:42 INFO  : 'after 3000' command is executed.
10:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
10:54:44 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
10:54:44 INFO  : Context for 'APU' is selected.
10:54:44 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
10:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:44 INFO  : Context for 'APU' is selected.
10:54:44 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
10:54:45 INFO  : 'ps7_init' command is executed.
10:54:45 INFO  : 'ps7_post_config' command is executed.
10:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:45 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:45 INFO  : 'con' command is executed.
10:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:45 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
11:45:45 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
11:45:54 INFO  : Result from executing command 'getProjects': zybo_z1_7020
11:45:54 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
11:46:24 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
11:46:26 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:46:26 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:46:26 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
11:46:26 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:46:31 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
11:46:48 INFO  : Disconnected from the channel tcfchan#9.
11:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
11:46:49 INFO  : 'jtag frequency' command is executed.
11:46:49 INFO  : Context for 'APU' is selected.
11:46:49 INFO  : System reset is completed.
11:46:52 INFO  : 'after 3000' command is executed.
11:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
11:46:55 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
11:46:55 INFO  : Context for 'APU' is selected.
11:46:55 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
11:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:55 INFO  : Context for 'APU' is selected.
11:46:55 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
11:46:56 INFO  : 'ps7_init' command is executed.
11:46:56 INFO  : 'ps7_post_config' command is executed.
11:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:56 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:56 INFO  : 'con' command is executed.
11:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:56 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
11:48:57 INFO  : Disconnected from the channel tcfchan#12.
11:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
11:48:57 INFO  : 'jtag frequency' command is executed.
11:48:57 INFO  : Context for 'APU' is selected.
11:48:57 INFO  : System reset is completed.
11:49:00 INFO  : 'after 3000' command is executed.
11:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
11:49:04 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
11:49:04 INFO  : Context for 'APU' is selected.
11:49:04 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
11:49:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:04 INFO  : Context for 'APU' is selected.
11:49:04 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
11:49:05 INFO  : 'ps7_init' command is executed.
11:49:05 INFO  : 'ps7_post_config' command is executed.
11:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:05 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:05 INFO  : 'con' command is executed.
11:49:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:05 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
11:49:36 INFO  : Disconnected from the channel tcfchan#13.
11:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
11:49:36 INFO  : 'jtag frequency' command is executed.
11:49:36 INFO  : Context for 'APU' is selected.
11:49:37 INFO  : System reset is completed.
11:49:40 INFO  : 'after 3000' command is executed.
11:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
11:49:42 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
11:49:42 INFO  : Context for 'APU' is selected.
11:49:42 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
11:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:42 INFO  : Context for 'APU' is selected.
11:49:42 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
11:49:43 INFO  : 'ps7_init' command is executed.
11:49:43 INFO  : 'ps7_post_config' command is executed.
11:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:43 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:43 INFO  : 'con' command is executed.
11:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:43 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
11:49:55 INFO  : Disconnected from the channel tcfchan#14.
11:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
11:49:55 INFO  : 'jtag frequency' command is executed.
11:49:55 INFO  : Context for 'APU' is selected.
11:49:55 INFO  : System reset is completed.
11:49:58 INFO  : 'after 3000' command is executed.
11:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
11:50:01 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
11:50:01 INFO  : Context for 'APU' is selected.
11:50:01 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
11:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:01 INFO  : Context for 'APU' is selected.
11:50:01 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
11:50:01 INFO  : 'ps7_init' command is executed.
11:50:01 INFO  : 'ps7_post_config' command is executed.
11:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:01 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:01 INFO  : 'con' command is executed.
11:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:01 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
11:58:34 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
11:58:43 INFO  : Result from executing command 'getProjects': zybo_z1_7020
11:58:43 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
12:04:18 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:04:20 INFO  : Updating application flags with new BSP settings...
12:04:20 INFO  : Successfully updated application flags for project base_application.
12:04:22 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:04:22 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:04:22 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
12:04:22 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:04:28 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
12:05:21 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:05:39 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:05:57 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
12:06:03 INFO  : Result from executing command 'getProjects': zybo_z1_7020
12:06:03 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
12:06:06 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:06:09 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:06:09 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
12:06:09 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:06:15 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
12:06:23 INFO  : Disconnected from the channel tcfchan#15.
12:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:06:23 INFO  : 'jtag frequency' command is executed.
12:06:23 INFO  : Context for 'APU' is selected.
12:06:23 INFO  : System reset is completed.
12:06:26 INFO  : 'after 3000' command is executed.
12:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:06:29 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:06:29 INFO  : Context for 'APU' is selected.
12:06:29 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:29 INFO  : Context for 'APU' is selected.
12:06:29 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:06:29 INFO  : 'ps7_init' command is executed.
12:06:29 INFO  : 'ps7_post_config' command is executed.
12:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:30 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:30 INFO  : 'con' command is executed.
12:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:30 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:06:58 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:07:16 INFO  : Disconnected from the channel tcfchan#22.
12:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:07:16 INFO  : 'jtag frequency' command is executed.
12:07:16 INFO  : Context for 'APU' is selected.
12:07:16 INFO  : System reset is completed.
12:07:19 INFO  : 'after 3000' command is executed.
12:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:07:21 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:07:21 INFO  : Context for 'APU' is selected.
12:07:22 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:22 INFO  : Context for 'APU' is selected.
12:07:22 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:07:22 INFO  : 'ps7_init' command is executed.
12:07:22 INFO  : 'ps7_post_config' command is executed.
12:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:22 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:22 INFO  : 'con' command is executed.
12:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:22 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:09:05 INFO  : Disconnected from the channel tcfchan#24.
12:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:09:05 INFO  : 'jtag frequency' command is executed.
12:09:05 INFO  : Context for 'APU' is selected.
12:09:05 INFO  : System reset is completed.
12:09:08 INFO  : 'after 3000' command is executed.
12:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:09:11 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:09:11 INFO  : Context for 'APU' is selected.
12:09:11 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:11 INFO  : Context for 'APU' is selected.
12:09:11 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:09:11 INFO  : 'ps7_init' command is executed.
12:09:11 INFO  : 'ps7_post_config' command is executed.
12:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:12 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:12 INFO  : 'con' command is executed.
12:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:09:12 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:09:29 INFO  : Result from executing command 'getProjects': zybo_z1_7020
12:09:29 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
12:09:32 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:09:52 INFO  : Disconnected from the channel tcfchan#25.
12:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:09:52 INFO  : 'jtag frequency' command is executed.
12:09:52 INFO  : Context for 'APU' is selected.
12:09:52 INFO  : System reset is completed.
12:09:55 INFO  : 'after 3000' command is executed.
12:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:09:58 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:09:58 INFO  : Context for 'APU' is selected.
12:09:58 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:09:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:58 INFO  : Context for 'APU' is selected.
12:09:58 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:09:58 INFO  : 'ps7_init' command is executed.
12:09:58 INFO  : 'ps7_post_config' command is executed.
12:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:59 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:59 INFO  : 'con' command is executed.
12:09:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:09:59 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:10:17 INFO  : Disconnected from the channel tcfchan#28.
12:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:10:17 INFO  : 'jtag frequency' command is executed.
12:10:17 INFO  : Context for 'APU' is selected.
12:10:17 INFO  : System reset is completed.
12:10:20 INFO  : 'after 3000' command is executed.
12:10:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:10:22 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:10:23 INFO  : Context for 'APU' is selected.
12:10:23 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:10:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:23 INFO  : Context for 'APU' is selected.
12:10:23 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:10:23 INFO  : 'ps7_init' command is executed.
12:10:23 INFO  : 'ps7_post_config' command is executed.
12:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:23 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:23 INFO  : 'con' command is executed.
12:10:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:23 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:10:24 INFO  : 'jtag frequency' command is executed.
12:10:24 INFO  : Context for 'APU' is selected.
12:10:24 INFO  : System reset is completed.
12:10:27 INFO  : 'after 3000' command is executed.
12:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:10:29 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:10:29 INFO  : Context for 'APU' is selected.
12:10:29 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:29 INFO  : Context for 'APU' is selected.
12:10:29 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:10:29 INFO  : 'ps7_init' command is executed.
12:10:29 INFO  : 'ps7_post_config' command is executed.
12:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:30 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:30 INFO  : 'con' command is executed.
12:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:30 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:11:25 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:11:40 INFO  : Disconnected from the channel tcfchan#29.
12:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:11:41 INFO  : 'jtag frequency' command is executed.
12:11:41 INFO  : Context for 'APU' is selected.
12:11:41 INFO  : System reset is completed.
12:11:44 INFO  : 'after 3000' command is executed.
12:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:11:46 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:11:46 INFO  : Context for 'APU' is selected.
12:11:46 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:46 INFO  : Context for 'APU' is selected.
12:11:46 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:11:46 INFO  : 'ps7_init' command is executed.
12:11:46 INFO  : 'ps7_post_config' command is executed.
12:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:47 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:47 INFO  : 'con' command is executed.
12:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:47 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:12:12 INFO  : Disconnected from the channel tcfchan#31.
12:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:12:13 INFO  : 'jtag frequency' command is executed.
12:12:13 INFO  : Context for 'APU' is selected.
12:12:13 INFO  : System reset is completed.
12:12:16 INFO  : 'after 3000' command is executed.
12:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:12:18 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:12:18 INFO  : Context for 'APU' is selected.
12:12:18 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:12:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:18 INFO  : Context for 'APU' is selected.
12:12:18 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:12:19 INFO  : 'ps7_init' command is executed.
12:12:19 INFO  : 'ps7_post_config' command is executed.
12:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:19 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:19 INFO  : 'con' command is executed.
12:12:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:12:19 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:20:31 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
12:20:40 INFO  : Result from executing command 'getProjects': zybo_z1_7020
12:20:40 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
12:20:43 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
12:20:46 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:20:46 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:20:46 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
12:20:46 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:20:51 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
12:20:58 INFO  : Disconnected from the channel tcfchan#32.
12:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:20:59 INFO  : 'jtag frequency' command is executed.
12:20:59 INFO  : Context for 'APU' is selected.
12:20:59 INFO  : System reset is completed.
12:21:02 INFO  : 'after 3000' command is executed.
12:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:21:04 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:21:04 INFO  : Context for 'APU' is selected.
12:21:05 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:05 INFO  : Context for 'APU' is selected.
12:21:05 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:21:05 INFO  : 'ps7_init' command is executed.
12:21:05 INFO  : 'ps7_post_config' command is executed.
12:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:05 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:05 INFO  : 'con' command is executed.
12:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:05 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
12:22:23 INFO  : Disconnected from the channel tcfchan#35.
12:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
12:22:24 INFO  : 'jtag frequency' command is executed.
12:22:24 INFO  : Context for 'APU' is selected.
12:22:24 INFO  : System reset is completed.
12:22:27 INFO  : 'after 3000' command is executed.
12:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
12:22:29 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
12:22:29 INFO  : Context for 'APU' is selected.
12:22:29 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
12:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:29 INFO  : Context for 'APU' is selected.
12:22:29 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
12:22:29 INFO  : 'ps7_init' command is executed.
12:22:29 INFO  : 'ps7_post_config' command is executed.
12:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:30 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:30 INFO  : 'con' command is executed.
12:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:30 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:01:33 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
13:01:41 INFO  : Result from executing command 'getProjects': zybo_z1_7020
13:01:41 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
13:01:44 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:01:47 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:01:47 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
13:01:47 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
13:01:47 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:01:53 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
13:02:19 INFO  : Disconnected from the channel tcfchan#36.
13:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:02:19 INFO  : 'jtag frequency' command is executed.
13:02:19 INFO  : Context for 'APU' is selected.
13:02:19 INFO  : System reset is completed.
13:02:22 INFO  : 'after 3000' command is executed.
13:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:02:25 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:02:25 INFO  : Context for 'APU' is selected.
13:02:25 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:25 INFO  : Context for 'APU' is selected.
13:02:25 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:02:25 INFO  : 'ps7_init' command is executed.
13:02:25 INFO  : 'ps7_post_config' command is executed.
13:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:25 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:26 INFO  : 'con' command is executed.
13:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:02:26 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:42:29 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
13:42:37 INFO  : Result from executing command 'getProjects': zybo_z1_7020
13:42:37 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
13:42:40 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:42:43 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:42:43 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
13:42:43 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
13:42:43 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:42:49 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
13:42:55 INFO  : Disconnected from the channel tcfchan#39.
13:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:42:56 INFO  : 'jtag frequency' command is executed.
13:42:56 INFO  : Context for 'APU' is selected.
13:42:56 INFO  : System reset is completed.
13:42:59 INFO  : 'after 3000' command is executed.
13:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:43:05 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:43:05 INFO  : Context for 'APU' is selected.
13:43:06 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:06 INFO  : Context for 'APU' is selected.
13:43:06 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:43:06 INFO  : 'ps7_init' command is executed.
13:43:06 INFO  : 'ps7_post_config' command is executed.
13:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:07 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:07 INFO  : 'con' command is executed.
13:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:07 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:52:34 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
13:52:52 INFO  : Result from executing command 'getProjects': zybo_z1_7020
13:52:52 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
13:54:00 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
13:54:03 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:54:03 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
13:54:03 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
13:54:03 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:54:11 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
13:54:21 INFO  : Disconnected from the channel tcfchan#42.
13:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:54:21 INFO  : 'jtag frequency' command is executed.
13:54:21 INFO  : Context for 'APU' is selected.
13:54:22 INFO  : System reset is completed.
13:54:25 INFO  : 'after 3000' command is executed.
13:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:54:27 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:54:27 INFO  : Context for 'APU' is selected.
13:54:27 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:27 INFO  : Context for 'APU' is selected.
13:54:27 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:54:28 INFO  : 'ps7_init' command is executed.
13:54:28 INFO  : 'ps7_post_config' command is executed.
13:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:28 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:28 INFO  : 'con' command is executed.
13:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:28 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:56:14 INFO  : Disconnected from the channel tcfchan#45.
13:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:56:14 INFO  : 'jtag frequency' command is executed.
13:56:14 INFO  : Context for 'APU' is selected.
13:56:14 INFO  : System reset is completed.
13:56:17 INFO  : 'after 3000' command is executed.
13:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:56:20 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:56:20 INFO  : Context for 'APU' is selected.
13:56:20 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:20 INFO  : Context for 'APU' is selected.
13:56:20 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:56:20 INFO  : 'ps7_init' command is executed.
13:56:20 INFO  : 'ps7_post_config' command is executed.
13:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:20 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:20 INFO  : 'con' command is executed.
13:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:20 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:57:23 INFO  : Disconnected from the channel tcfchan#46.
13:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:57:24 INFO  : 'jtag frequency' command is executed.
13:57:24 INFO  : Context for 'APU' is selected.
13:57:24 INFO  : System reset is completed.
13:57:27 INFO  : 'after 3000' command is executed.
13:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:57:29 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:57:29 INFO  : Context for 'APU' is selected.
13:57:29 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:29 INFO  : Context for 'APU' is selected.
13:57:29 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:57:30 INFO  : 'ps7_init' command is executed.
13:57:30 INFO  : 'ps7_post_config' command is executed.
13:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:30 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:30 INFO  : 'con' command is executed.
13:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:30 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
13:57:58 INFO  : Disconnected from the channel tcfchan#47.
13:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
13:57:58 INFO  : 'jtag frequency' command is executed.
13:57:58 INFO  : Context for 'APU' is selected.
13:57:58 INFO  : System reset is completed.
13:58:01 INFO  : 'after 3000' command is executed.
13:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
13:58:04 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
13:58:04 INFO  : Context for 'APU' is selected.
13:58:04 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
13:58:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:04 INFO  : Context for 'APU' is selected.
13:58:04 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
13:58:04 INFO  : 'ps7_init' command is executed.
13:58:04 INFO  : 'ps7_post_config' command is executed.
13:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:04 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:04 INFO  : 'con' command is executed.
13:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:04 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:18:25 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
14:48:14 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
14:48:31 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
14:48:38 INFO  : Result from executing command 'getProjects': zybo_z1_7020
14:48:38 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
14:48:43 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:48:45 INFO  : Updating application flags with new BSP settings...
14:48:45 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:48:46 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:48:46 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:48:46 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
14:48:46 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:48:52 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
14:49:08 INFO  : Disconnected from the channel tcfchan#48.
14:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:49:09 INFO  : 'jtag frequency' command is executed.
14:49:09 INFO  : Context for 'APU' is selected.
14:49:09 INFO  : System reset is completed.
14:49:12 INFO  : 'after 3000' command is executed.
14:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:49:14 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:49:15 INFO  : Context for 'APU' is selected.
14:49:15 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:15 INFO  : Context for 'APU' is selected.
14:49:15 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:49:15 INFO  : 'ps7_init' command is executed.
14:49:15 INFO  : 'ps7_post_config' command is executed.
14:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:16 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:16 INFO  : 'con' command is executed.
14:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:16 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:50:37 INFO  : Disconnected from the channel tcfchan#51.
14:50:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:50:37 INFO  : 'jtag frequency' command is executed.
14:50:37 INFO  : Context for 'APU' is selected.
14:50:37 INFO  : System reset is completed.
14:50:40 INFO  : 'after 3000' command is executed.
14:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:50:46 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:50:46 INFO  : Context for 'APU' is selected.
14:50:47 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:47 INFO  : Context for 'APU' is selected.
14:50:47 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:50:47 INFO  : 'ps7_init' command is executed.
14:50:47 INFO  : 'ps7_post_config' command is executed.
14:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:47 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:47 INFO  : 'con' command is executed.
14:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:47 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:51:53 INFO  : Disconnected from the channel tcfchan#52.
14:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:51:53 INFO  : 'jtag frequency' command is executed.
14:51:53 INFO  : Context for 'APU' is selected.
14:51:53 INFO  : System reset is completed.
14:51:56 INFO  : 'after 3000' command is executed.
14:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:51:59 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:51:59 INFO  : Context for 'APU' is selected.
14:51:59 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:51:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:59 INFO  : Context for 'APU' is selected.
14:51:59 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:52:00 INFO  : 'ps7_init' command is executed.
14:52:00 INFO  : 'ps7_post_config' command is executed.
14:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:00 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:00 INFO  : 'con' command is executed.
14:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:00 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:52:26 INFO  : Disconnected from the channel tcfchan#53.
14:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:52:26 INFO  : 'jtag frequency' command is executed.
14:52:26 INFO  : Context for 'APU' is selected.
14:52:27 INFO  : System reset is completed.
14:52:30 INFO  : 'after 3000' command is executed.
14:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:52:32 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:52:32 INFO  : Context for 'APU' is selected.
14:52:32 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:32 INFO  : Context for 'APU' is selected.
14:52:32 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:52:32 INFO  : 'ps7_init' command is executed.
14:52:32 INFO  : 'ps7_post_config' command is executed.
14:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:33 INFO  : 'con' command is executed.
14:52:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:33 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:53:16 INFO  : Disconnected from the channel tcfchan#54.
14:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:53:17 INFO  : 'jtag frequency' command is executed.
14:53:17 INFO  : Context for 'APU' is selected.
14:53:17 INFO  : System reset is completed.
14:53:20 INFO  : 'after 3000' command is executed.
14:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:53:22 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:53:22 INFO  : Context for 'APU' is selected.
14:53:22 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:22 INFO  : Context for 'APU' is selected.
14:53:22 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:53:23 INFO  : 'ps7_init' command is executed.
14:53:23 INFO  : 'ps7_post_config' command is executed.
14:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:23 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:23 INFO  : 'con' command is executed.
14:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:23 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:59:02 INFO  : Disconnected from the channel tcfchan#55.
14:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:59:02 INFO  : 'jtag frequency' command is executed.
14:59:02 INFO  : Context for 'APU' is selected.
14:59:02 INFO  : System reset is completed.
14:59:05 INFO  : 'after 3000' command is executed.
14:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:59:11 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:59:11 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:11 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:59:12 INFO  : 'ps7_init' command is executed.
14:59:12 INFO  : 'ps7_post_config' command is executed.
14:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:12 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:12 INFO  : 'con' command is executed.
14:59:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:12 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:00:55 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:00:55 INFO  : Updating application flags with new BSP settings...
15:00:55 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:01:03 INFO  : Disconnected from the channel tcfchan#56.
15:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:01:03 INFO  : 'jtag frequency' command is executed.
15:01:03 INFO  : Context for 'APU' is selected.
15:01:03 INFO  : System reset is completed.
15:01:06 INFO  : 'after 3000' command is executed.
15:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:01:14 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:01:14 INFO  : Context for 'APU' is selected.
15:01:14 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:14 INFO  : Context for 'APU' is selected.
15:01:14 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:01:14 INFO  : 'ps7_init' command is executed.
15:01:14 INFO  : 'ps7_post_config' command is executed.
15:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:14 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:14 INFO  : 'con' command is executed.
15:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:14 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:03:28 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:03:28 INFO  : Updating application flags with new BSP settings...
15:03:28 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:03:35 INFO  : Disconnected from the channel tcfchan#58.
15:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:03:36 INFO  : 'jtag frequency' command is executed.
15:03:36 INFO  : Context for 'APU' is selected.
15:03:36 INFO  : System reset is completed.
15:03:39 INFO  : 'after 3000' command is executed.
15:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:03:41 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:03:41 INFO  : Context for 'APU' is selected.
15:03:41 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:41 INFO  : Context for 'APU' is selected.
15:03:41 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:03:41 INFO  : 'ps7_init' command is executed.
15:03:41 INFO  : 'ps7_post_config' command is executed.
15:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:42 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:42 INFO  : 'con' command is executed.
15:03:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:42 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:04:53 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:04:53 INFO  : Updating application flags with new BSP settings...
15:04:53 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:04:59 INFO  : Disconnected from the channel tcfchan#60.
15:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:04:59 INFO  : 'jtag frequency' command is executed.
15:04:59 INFO  : Context for 'APU' is selected.
15:04:59 INFO  : System reset is completed.
15:05:02 INFO  : 'after 3000' command is executed.
15:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:05:09 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:05:09 INFO  : Context for 'APU' is selected.
15:05:09 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:09 INFO  : Context for 'APU' is selected.
15:05:09 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:05:10 INFO  : 'ps7_init' command is executed.
15:05:10 INFO  : 'ps7_post_config' command is executed.
15:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:10 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:10 INFO  : 'con' command is executed.
15:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:10 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:06:14 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:06:14 INFO  : Updating application flags with new BSP settings...
15:06:14 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:06:28 INFO  : Disconnected from the channel tcfchan#62.
15:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:06:28 INFO  : 'jtag frequency' command is executed.
15:06:28 INFO  : Context for 'APU' is selected.
15:06:28 INFO  : System reset is completed.
15:06:31 INFO  : 'after 3000' command is executed.
15:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:06:33 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:06:33 INFO  : Context for 'APU' is selected.
15:06:33 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:33 INFO  : Context for 'APU' is selected.
15:06:33 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:06:34 INFO  : 'ps7_init' command is executed.
15:06:34 INFO  : 'ps7_post_config' command is executed.
15:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:34 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:34 INFO  : 'con' command is executed.
15:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:34 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:07:46 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:07:46 INFO  : Updating application flags with new BSP settings...
15:07:46 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:08:09 INFO  : Disconnected from the channel tcfchan#64.
15:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:08:09 INFO  : 'jtag frequency' command is executed.
15:08:09 INFO  : Context for 'APU' is selected.
15:08:09 INFO  : System reset is completed.
15:08:12 INFO  : 'after 3000' command is executed.
15:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:08:19 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:08:19 INFO  : Context for 'APU' is selected.
15:08:19 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:08:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:19 INFO  : Context for 'APU' is selected.
15:08:19 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:08:19 INFO  : 'ps7_init' command is executed.
15:08:19 INFO  : 'ps7_post_config' command is executed.
15:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:20 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:20 INFO  : 'con' command is executed.
15:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:20 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:10:01 INFO  : Disconnected from the channel tcfchan#66.
15:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:10:01 INFO  : 'jtag frequency' command is executed.
15:10:01 INFO  : Context for 'APU' is selected.
15:10:01 INFO  : System reset is completed.
15:10:04 INFO  : 'after 3000' command is executed.
15:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:10:07 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:10:07 INFO  : Context for 'APU' is selected.
15:10:07 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:10:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:07 INFO  : Context for 'APU' is selected.
15:10:07 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:10:07 INFO  : 'ps7_init' command is executed.
15:10:07 INFO  : 'ps7_post_config' command is executed.
15:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:07 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:07 INFO  : 'con' command is executed.
15:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:07 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:11:18 INFO  : Disconnected from the channel tcfchan#67.
15:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:11:18 INFO  : 'jtag frequency' command is executed.
15:11:18 INFO  : Context for 'APU' is selected.
15:11:18 INFO  : System reset is completed.
15:11:21 INFO  : 'after 3000' command is executed.
15:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:11:24 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:11:24 INFO  : Context for 'APU' is selected.
15:11:24 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:24 INFO  : Context for 'APU' is selected.
15:11:24 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:11:24 INFO  : 'ps7_init' command is executed.
15:11:24 INFO  : 'ps7_post_config' command is executed.
15:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:24 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:24 INFO  : 'con' command is executed.
15:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:24 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:12:24 INFO  : Disconnected from the channel tcfchan#68.
15:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:12:25 INFO  : 'jtag frequency' command is executed.
15:12:25 INFO  : Context for 'APU' is selected.
15:12:25 INFO  : System reset is completed.
15:12:28 INFO  : 'after 3000' command is executed.
15:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:12:33 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:12:33 INFO  : Context for 'APU' is selected.
15:12:33 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:12:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:33 INFO  : Context for 'APU' is selected.
15:12:33 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:12:33 INFO  : 'ps7_init' command is executed.
15:12:33 INFO  : 'ps7_post_config' command is executed.
15:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:33 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:33 INFO  : 'con' command is executed.
15:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:33 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:35:25 INFO  : Disconnected from the channel tcfchan#69.
15:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:35:25 INFO  : 'jtag frequency' command is executed.
15:35:25 INFO  : Context for 'APU' is selected.
15:35:25 INFO  : System reset is completed.
15:35:28 INFO  : 'after 3000' command is executed.
15:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:35:31 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:35:31 INFO  : Context for 'APU' is selected.
15:35:31 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:31 INFO  : Context for 'APU' is selected.
15:35:31 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:35:31 INFO  : 'ps7_init' command is executed.
15:35:31 INFO  : 'ps7_post_config' command is executed.
15:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:31 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:31 INFO  : 'con' command is executed.
15:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:31 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:35:55 INFO  : Disconnected from the channel tcfchan#70.
15:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:35:55 INFO  : 'jtag frequency' command is executed.
15:35:56 INFO  : Context for 'APU' is selected.
15:35:56 INFO  : System reset is completed.
15:35:59 INFO  : 'after 3000' command is executed.
15:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:36:01 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:36:01 INFO  : Context for 'APU' is selected.
15:36:01 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:36:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:01 INFO  : Context for 'APU' is selected.
15:36:01 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:36:01 INFO  : 'ps7_init' command is executed.
15:36:01 INFO  : 'ps7_post_config' command is executed.
15:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:02 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:02 INFO  : 'con' command is executed.
15:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:36:02 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:38:19 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:38:19 INFO  : Updating application flags with new BSP settings...
15:38:19 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:38:29 INFO  : Disconnected from the channel tcfchan#71.
15:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:38:29 INFO  : 'jtag frequency' command is executed.
15:38:29 INFO  : Context for 'APU' is selected.
15:38:29 INFO  : System reset is completed.
15:38:32 INFO  : 'after 3000' command is executed.
15:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:38:34 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:38:34 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:35 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:38:35 INFO  : 'ps7_init' command is executed.
15:38:35 INFO  : 'ps7_post_config' command is executed.
15:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:35 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:35 INFO  : 'con' command is executed.
15:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:35 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:40:54 INFO  : Disconnected from the channel tcfchan#73.
15:40:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:40:55 INFO  : 'jtag frequency' command is executed.
15:40:55 INFO  : Context for 'APU' is selected.
15:40:55 INFO  : System reset is completed.
15:40:58 INFO  : 'after 3000' command is executed.
15:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:41:00 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:41:00 INFO  : Context for 'APU' is selected.
15:41:00 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:00 INFO  : Context for 'APU' is selected.
15:41:00 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:41:01 INFO  : 'ps7_init' command is executed.
15:41:01 INFO  : 'ps7_post_config' command is executed.
15:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:01 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:01 INFO  : 'con' command is executed.
15:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:01 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:41:34 INFO  : Disconnected from the channel tcfchan#74.
15:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:41:35 INFO  : 'jtag frequency' command is executed.
15:41:35 INFO  : Context for 'APU' is selected.
15:41:35 INFO  : System reset is completed.
15:41:38 INFO  : 'after 3000' command is executed.
15:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:41:40 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:41:40 INFO  : Context for 'APU' is selected.
15:41:40 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:41 INFO  : Context for 'APU' is selected.
15:41:41 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:41:41 INFO  : 'ps7_init' command is executed.
15:41:41 INFO  : 'ps7_post_config' command is executed.
15:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:41 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:41 INFO  : 'con' command is executed.
15:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:41 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:42:20 INFO  : Disconnected from the channel tcfchan#75.
15:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:42:21 INFO  : 'jtag frequency' command is executed.
15:42:21 INFO  : Context for 'APU' is selected.
15:42:21 INFO  : System reset is completed.
15:42:25 INFO  : 'after 3000' command is executed.
15:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:42:27 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:42:27 INFO  : Context for 'APU' is selected.
15:42:27 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:27 INFO  : Context for 'APU' is selected.
15:42:27 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:42:27 INFO  : 'ps7_init' command is executed.
15:42:27 INFO  : 'ps7_post_config' command is executed.
15:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:28 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:28 INFO  : 'con' command is executed.
15:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:28 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:43:10 INFO  : Disconnected from the channel tcfchan#76.
15:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:43:12 INFO  : 'jtag frequency' command is executed.
15:43:12 INFO  : Context for 'APU' is selected.
15:43:12 INFO  : System reset is completed.
15:43:15 INFO  : 'after 3000' command is executed.
15:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:43:17 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:43:17 INFO  : Context for 'APU' is selected.
15:43:17 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:43:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:17 INFO  : Context for 'APU' is selected.
15:43:17 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:43:17 INFO  : 'ps7_init' command is executed.
15:43:18 INFO  : 'ps7_post_config' command is executed.
15:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:18 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:18 INFO  : 'con' command is executed.
15:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:18 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:43:52 INFO  : Disconnected from the channel tcfchan#77.
15:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:43:52 INFO  : 'jtag frequency' command is executed.
15:43:52 INFO  : Context for 'APU' is selected.
15:43:52 INFO  : System reset is completed.
15:43:55 INFO  : 'after 3000' command is executed.
15:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:43:58 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:43:58 INFO  : Context for 'APU' is selected.
15:43:58 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:58 INFO  : Context for 'APU' is selected.
15:43:58 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:43:58 INFO  : 'ps7_init' command is executed.
15:43:58 INFO  : 'ps7_post_config' command is executed.
15:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:58 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:59 INFO  : 'con' command is executed.
15:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:59 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:44:52 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:44:52 INFO  : Updating application flags with new BSP settings...
15:44:52 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:45:00 INFO  : Disconnected from the channel tcfchan#78.
15:45:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:45:00 INFO  : 'jtag frequency' command is executed.
15:45:00 INFO  : Context for 'APU' is selected.
15:45:00 INFO  : System reset is completed.
15:45:03 INFO  : 'after 3000' command is executed.
15:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:45:06 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:45:06 INFO  : Context for 'APU' is selected.
15:45:06 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:06 INFO  : Context for 'APU' is selected.
15:45:06 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:45:06 INFO  : 'ps7_init' command is executed.
15:45:06 INFO  : 'ps7_post_config' command is executed.
15:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:06 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:06 INFO  : 'con' command is executed.
15:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:06 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:47:44 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:47:44 INFO  : Updating application flags with new BSP settings...
15:47:44 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:48:19 INFO  : Disconnected from the channel tcfchan#80.
15:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:48:19 INFO  : 'jtag frequency' command is executed.
15:48:20 INFO  : Context for 'APU' is selected.
15:48:20 INFO  : System reset is completed.
15:48:23 INFO  : 'after 3000' command is executed.
15:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:48:25 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:48:25 INFO  : Context for 'APU' is selected.
15:48:25 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:25 INFO  : Context for 'APU' is selected.
15:48:25 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:48:25 INFO  : 'ps7_init' command is executed.
15:48:25 INFO  : 'ps7_post_config' command is executed.
15:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:26 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:26 INFO  : 'con' command is executed.
15:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:26 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:50:55 INFO  : Disconnected from the channel tcfchan#82.
15:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:50:55 INFO  : 'jtag frequency' command is executed.
15:50:55 INFO  : Context for 'APU' is selected.
15:50:55 INFO  : System reset is completed.
15:50:58 INFO  : 'after 3000' command is executed.
15:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:51:04 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:51:04 INFO  : Context for 'APU' is selected.
15:51:04 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:04 INFO  : Context for 'APU' is selected.
15:51:04 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:51:04 INFO  : 'ps7_init' command is executed.
15:51:04 INFO  : 'ps7_post_config' command is executed.
15:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:05 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:05 INFO  : 'con' command is executed.
15:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:05 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:53:29 INFO  : Disconnected from the channel tcfchan#83.
15:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:53:29 INFO  : 'jtag frequency' command is executed.
15:53:29 INFO  : Context for 'APU' is selected.
15:53:29 INFO  : System reset is completed.
15:53:32 INFO  : 'after 3000' command is executed.
15:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:53:38 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:53:38 INFO  : Context for 'APU' is selected.
15:53:38 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:38 INFO  : Context for 'APU' is selected.
15:53:38 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:53:38 INFO  : 'ps7_init' command is executed.
15:53:38 INFO  : 'ps7_post_config' command is executed.
15:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : 'con' command is executed.
15:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:39 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:55:37 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:55:37 INFO  : Updating application flags with new BSP settings...
15:55:37 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:55:45 INFO  : Disconnected from the channel tcfchan#84.
15:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:55:45 INFO  : 'jtag frequency' command is executed.
15:55:45 INFO  : Context for 'APU' is selected.
15:55:45 INFO  : System reset is completed.
15:55:48 INFO  : 'after 3000' command is executed.
15:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:55:54 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:55:54 INFO  : Context for 'APU' is selected.
15:55:54 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:55:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:54 INFO  : Context for 'APU' is selected.
15:55:54 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:55:54 INFO  : 'ps7_init' command is executed.
15:55:54 INFO  : 'ps7_post_config' command is executed.
15:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:54 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:55 INFO  : 'con' command is executed.
15:55:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:55 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:10:56 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:10:56 INFO  : Updating application flags with new BSP settings...
16:10:56 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:11:26 INFO  : Disconnected from the channel tcfchan#86.
16:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:11:26 INFO  : 'jtag frequency' command is executed.
16:11:26 INFO  : Context for 'APU' is selected.
16:11:26 INFO  : System reset is completed.
16:11:29 INFO  : 'after 3000' command is executed.
16:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:11:31 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:11:31 INFO  : Context for 'APU' is selected.
16:11:31 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:31 INFO  : Context for 'APU' is selected.
16:11:31 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:11:32 INFO  : 'ps7_init' command is executed.
16:11:32 INFO  : 'ps7_post_config' command is executed.
16:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:32 INFO  : 'con' command is executed.
16:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:15:28 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:15:28 INFO  : Updating application flags with new BSP settings...
16:15:28 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:15:47 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:15:47 INFO  : Updating application flags with new BSP settings...
16:15:47 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:15:58 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:15:58 INFO  : Updating application flags with new BSP settings...
16:15:58 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:16:12 INFO  : Disconnected from the channel tcfchan#88.
16:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:16:12 INFO  : 'jtag frequency' command is executed.
16:16:12 INFO  : Context for 'APU' is selected.
16:16:12 INFO  : System reset is completed.
16:16:15 INFO  : 'after 3000' command is executed.
16:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:16:21 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:16:21 INFO  : Context for 'APU' is selected.
16:16:21 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:21 INFO  : Context for 'APU' is selected.
16:16:21 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:16:21 INFO  : 'ps7_init' command is executed.
16:16:21 INFO  : 'ps7_post_config' command is executed.
16:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:22 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:22 INFO  : 'con' command is executed.
16:16:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:22 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:17:38 INFO  : Disconnected from the channel tcfchan#92.
16:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:17:38 INFO  : 'jtag frequency' command is executed.
16:17:38 INFO  : Context for 'APU' is selected.
16:17:39 INFO  : System reset is completed.
16:17:42 INFO  : 'after 3000' command is executed.
16:17:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:17:47 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:17:48 INFO  : Context for 'APU' is selected.
16:17:48 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:17:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:48 INFO  : Context for 'APU' is selected.
16:17:48 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:17:48 INFO  : 'ps7_init' command is executed.
16:17:48 INFO  : 'ps7_post_config' command is executed.
16:17:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:48 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:48 INFO  : 'con' command is executed.
16:17:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:48 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:19:07 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:19:07 INFO  : Updating application flags with new BSP settings...
16:19:07 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:19:19 INFO  : Disconnected from the channel tcfchan#93.
16:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:19:20 INFO  : 'jtag frequency' command is executed.
16:19:20 INFO  : Context for 'APU' is selected.
16:19:20 INFO  : System reset is completed.
16:19:23 INFO  : 'after 3000' command is executed.
16:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:19:29 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:19:29 INFO  : Context for 'APU' is selected.
16:19:29 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:29 INFO  : Context for 'APU' is selected.
16:19:29 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:19:29 INFO  : 'ps7_init' command is executed.
16:19:29 INFO  : 'ps7_post_config' command is executed.
16:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:30 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:30 INFO  : 'con' command is executed.
16:19:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:30 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:24:42 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:24:42 INFO  : Updating application flags with new BSP settings...
16:24:42 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:24:51 INFO  : Disconnected from the channel tcfchan#95.
16:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:24:51 INFO  : 'jtag frequency' command is executed.
16:24:51 INFO  : Context for 'APU' is selected.
16:24:51 INFO  : System reset is completed.
16:24:54 INFO  : 'after 3000' command is executed.
16:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:25:00 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:25:00 INFO  : Context for 'APU' is selected.
16:25:00 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:00 INFO  : Context for 'APU' is selected.
16:25:00 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:25:00 INFO  : 'ps7_init' command is executed.
16:25:00 INFO  : 'ps7_post_config' command is executed.
16:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:01 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:01 INFO  : 'con' command is executed.
16:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:01 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:26:59 INFO  : Disconnected from the channel tcfchan#97.
16:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:26:59 INFO  : 'jtag frequency' command is executed.
16:26:59 INFO  : Context for 'APU' is selected.
16:26:59 INFO  : System reset is completed.
16:27:02 INFO  : 'after 3000' command is executed.
16:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:27:08 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:27:08 INFO  : Context for 'APU' is selected.
16:27:08 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:27:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:08 INFO  : Context for 'APU' is selected.
16:27:08 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:27:08 INFO  : 'ps7_init' command is executed.
16:27:08 INFO  : 'ps7_post_config' command is executed.
16:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:09 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:09 INFO  : 'con' command is executed.
16:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:09 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:27:54 INFO  : Disconnected from the channel tcfchan#98.
16:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:27:54 INFO  : 'jtag frequency' command is executed.
16:27:54 INFO  : Context for 'APU' is selected.
16:27:54 INFO  : System reset is completed.
16:27:57 INFO  : 'after 3000' command is executed.
16:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:28:00 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:28:00 INFO  : Context for 'APU' is selected.
16:28:00 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:00 INFO  : Context for 'APU' is selected.
16:28:00 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:28:00 INFO  : 'ps7_init' command is executed.
16:28:00 INFO  : 'ps7_post_config' command is executed.
16:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:00 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:00 INFO  : 'con' command is executed.
16:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:00 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:28:50 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:28:50 INFO  : Updating application flags with new BSP settings...
16:28:50 ERROR : Failed to update application flags from BSP for 'base_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:29:25 INFO  : Disconnected from the channel tcfchan#99.
16:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:29:26 INFO  : 'jtag frequency' command is executed.
16:29:26 INFO  : Context for 'APU' is selected.
16:29:26 INFO  : System reset is completed.
16:29:29 INFO  : 'after 3000' command is executed.
16:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:29:35 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:29:35 INFO  : Context for 'APU' is selected.
16:29:35 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:29:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:35 INFO  : Context for 'APU' is selected.
16:29:35 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:29:35 INFO  : 'ps7_init' command is executed.
16:29:35 INFO  : 'ps7_post_config' command is executed.
16:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:36 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:36 INFO  : 'con' command is executed.
16:29:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:36 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:31:11 INFO  : Disconnected from the channel tcfchan#101.
16:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:31:11 INFO  : 'jtag frequency' command is executed.
16:31:11 INFO  : Context for 'APU' is selected.
16:31:11 INFO  : System reset is completed.
16:31:14 INFO  : 'after 3000' command is executed.
16:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:31:20 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:31:20 INFO  : Context for 'APU' is selected.
16:31:20 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:20 INFO  : Context for 'APU' is selected.
16:31:20 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:31:20 INFO  : 'ps7_init' command is executed.
16:31:20 INFO  : 'ps7_post_config' command is executed.
16:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:21 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:21 INFO  : 'con' command is executed.
16:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:21 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:31:57 INFO  : Disconnected from the channel tcfchan#102.
16:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:31:58 INFO  : 'jtag frequency' command is executed.
16:31:58 INFO  : Context for 'APU' is selected.
16:31:58 INFO  : System reset is completed.
16:32:01 INFO  : 'after 3000' command is executed.
16:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:32:03 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:32:03 INFO  : Context for 'APU' is selected.
16:32:03 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:03 INFO  : Context for 'APU' is selected.
16:32:03 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:32:03 INFO  : 'ps7_init' command is executed.
16:32:03 INFO  : 'ps7_post_config' command is executed.
16:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:04 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:04 INFO  : 'con' command is executed.
16:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:04 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:32:23 INFO  : Disconnected from the channel tcfchan#103.
16:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:32:23 INFO  : 'jtag frequency' command is executed.
16:32:24 INFO  : Context for 'APU' is selected.
16:32:24 INFO  : System reset is completed.
16:32:27 INFO  : 'after 3000' command is executed.
16:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:32:29 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:32:29 INFO  : Context for 'APU' is selected.
16:32:29 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:29 INFO  : Context for 'APU' is selected.
16:32:29 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:32:29 INFO  : 'ps7_init' command is executed.
16:32:29 INFO  : 'ps7_post_config' command is executed.
16:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:30 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:30 INFO  : 'con' command is executed.
16:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:30 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:32:54 INFO  : Disconnected from the channel tcfchan#104.
16:33:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
16:33:06 INFO  : XSCT server has started successfully.
16:33:06 INFO  : plnx-install-location is set to ''
16:33:06 INFO  : Successfully done setting XSCT server connection channel  
16:33:06 INFO  : Successfully done setting workspace for the tool. 
16:33:08 INFO  : Platform repository initialization has completed.
16:33:09 INFO  : Registering command handlers for Vitis TCF services
16:33:09 INFO  : Successfully done query RDI_DATADIR 
16:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:33:19 INFO  : 'jtag frequency' command is executed.
16:33:19 INFO  : Context for 'APU' is selected.
16:33:19 INFO  : System reset is completed.
16:33:22 INFO  : 'after 3000' command is executed.
16:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:33:24 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:33:24 INFO  : Context for 'APU' is selected.
16:33:24 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:24 INFO  : Context for 'APU' is selected.
16:33:24 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:33:25 INFO  : 'ps7_init' command is executed.
16:33:25 INFO  : 'ps7_post_config' command is executed.
16:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:25 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:25 INFO  : 'con' command is executed.
16:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:25 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:34:01 INFO  : Disconnected from the channel tcfchan#1.
16:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:34:01 INFO  : 'jtag frequency' command is executed.
16:34:01 INFO  : Context for 'APU' is selected.
16:34:02 INFO  : System reset is completed.
16:34:05 INFO  : 'after 3000' command is executed.
16:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:34:07 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:34:07 INFO  : Context for 'APU' is selected.
16:34:09 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:09 INFO  : Context for 'APU' is selected.
16:34:09 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:34:10 INFO  : 'ps7_init' command is executed.
16:34:10 INFO  : 'ps7_post_config' command is executed.
16:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:10 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:10 INFO  : 'con' command is executed.
16:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:10 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:34:55 INFO  : Disconnected from the channel tcfchan#2.
16:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:34:55 INFO  : 'jtag frequency' command is executed.
16:34:55 INFO  : Context for 'APU' is selected.
16:34:55 INFO  : System reset is completed.
16:34:58 INFO  : 'after 3000' command is executed.
16:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:35:01 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:35:01 INFO  : Context for 'APU' is selected.
16:35:03 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:35:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:03 INFO  : Context for 'APU' is selected.
16:35:03 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:35:04 INFO  : 'ps7_init' command is executed.
16:35:04 INFO  : 'ps7_post_config' command is executed.
16:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:04 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:04 INFO  : 'con' command is executed.
16:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:04 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:35:28 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:35:28 INFO  : Updating application flags with new BSP settings...
16:35:29 INFO  : Successfully updated application flags for project base_application.
16:35:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

16:35:40 INFO  : Disconnected from the channel tcfchan#3.
16:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:35:41 INFO  : 'jtag frequency' command is executed.
16:35:41 INFO  : Context for 'APU' is selected.
16:35:41 INFO  : System reset is completed.
16:35:44 INFO  : 'after 3000' command is executed.
16:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:35:46 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:35:46 INFO  : Context for 'APU' is selected.
16:35:48 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:49 INFO  : Context for 'APU' is selected.
16:35:49 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:35:49 INFO  : 'ps7_init' command is executed.
16:35:49 INFO  : 'ps7_post_config' command is executed.
16:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:49 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:49 INFO  : 'con' command is executed.
16:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:49 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:36:39 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:36:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

16:36:52 INFO  : Disconnected from the channel tcfchan#5.
16:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:36:52 INFO  : 'jtag frequency' command is executed.
16:36:52 INFO  : Context for 'APU' is selected.
16:36:52 INFO  : System reset is completed.
16:36:55 INFO  : 'after 3000' command is executed.
16:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:36:58 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:36:58 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:00 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:37:00 INFO  : 'ps7_init' command is executed.
16:37:00 INFO  : 'ps7_post_config' command is executed.
16:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:01 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:01 INFO  : 'con' command is executed.
16:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:01 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:37:21 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:37:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

16:38:17 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:38:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

16:38:31 INFO  : Disconnected from the channel tcfchan#7.
16:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
16:38:32 INFO  : 'jtag frequency' command is executed.
16:38:32 INFO  : Context for 'APU' is selected.
16:38:32 INFO  : System reset is completed.
16:38:35 INFO  : 'after 3000' command is executed.
16:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
16:38:37 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
16:38:37 INFO  : Context for 'APU' is selected.
16:38:40 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
16:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:40 INFO  : Context for 'APU' is selected.
16:38:40 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
16:38:40 INFO  : 'ps7_init' command is executed.
16:38:40 INFO  : 'ps7_post_config' command is executed.
16:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:40 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:41 INFO  : 'con' command is executed.
16:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:41 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
16:48:50 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
16:48:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

16:58:29 INFO  : Disconnected from the channel tcfchan#10.
13:30:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
13:30:39 INFO  : XSCT server has started successfully.
13:30:39 INFO  : Successfully done setting XSCT server connection channel  
13:30:39 INFO  : plnx-install-location is set to ''
13:30:39 INFO  : Successfully done setting workspace for the tool. 
13:30:40 INFO  : Platform repository initialization has completed.
13:30:40 INFO  : Registering command handlers for Vitis TCF services
13:30:41 INFO  : Successfully done query RDI_DATADIR 
14:16:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
14:16:08 INFO  : XSCT server has started successfully.
14:16:08 INFO  : plnx-install-location is set to ''
14:16:08 INFO  : Successfully done setting XSCT server connection channel  
14:16:08 INFO  : Successfully done setting workspace for the tool. 
14:16:10 INFO  : Platform repository initialization has completed.
14:16:10 INFO  : Successfully done query RDI_DATADIR 
14:16:10 INFO  : Registering command handlers for Vitis TCF services
14:22:12 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
14:22:28 INFO  : Result from executing command 'getProjects': zybo_z1_7020
14:22:28 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
14:23:11 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:23:13 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:23:13 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:23:13 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
14:23:13 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:23:17 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
14:23:38 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:23:55 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
14:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
14:24:24 INFO  : 'jtag frequency' command is executed.
14:24:24 INFO  : Context for 'APU' is selected.
14:24:25 INFO  : System reset is completed.
14:24:28 INFO  : 'after 3000' command is executed.
14:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
14:24:30 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
14:24:44 INFO  : Context for 'APU' is selected.
14:24:44 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
14:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:44 INFO  : Context for 'APU' is selected.
14:24:44 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
14:24:44 INFO  : 'ps7_init' command is executed.
14:24:44 INFO  : 'ps7_post_config' command is executed.
14:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:45 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:45 INFO  : 'con' command is executed.
14:24:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:45 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
14:40:38 INFO  : Disconnected from the channel tcfchan#5.
15:10:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
15:10:58 INFO  : XSCT server has started successfully.
15:10:58 INFO  : plnx-install-location is set to ''
15:10:58 INFO  : Successfully done setting XSCT server connection channel  
15:10:58 INFO  : Successfully done setting workspace for the tool. 
15:10:59 INFO  : Platform repository initialization has completed.
15:10:59 INFO  : Registering command handlers for Vitis TCF services
15:11:00 INFO  : Successfully done query RDI_DATADIR 
15:18:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
15:18:49 INFO  : XSCT server has started successfully.
15:18:49 INFO  : Successfully done setting XSCT server connection channel  
15:18:49 INFO  : plnx-install-location is set to ''
15:18:49 INFO  : Successfully done setting workspace for the tool. 
15:18:50 INFO  : Platform repository initialization has completed.
15:18:50 INFO  : Registering command handlers for Vitis TCF services
15:18:51 INFO  : Successfully done query RDI_DATADIR 
15:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:22:15 INFO  : 'jtag frequency' command is executed.
15:22:15 INFO  : Context for 'APU' is selected.
15:22:15 INFO  : System reset is completed.
15:22:18 INFO  : 'after 3000' command is executed.
15:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:22:21 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:22:31 INFO  : Context for 'APU' is selected.
15:22:32 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:22:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:32 INFO  : Context for 'APU' is selected.
15:22:32 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:22:32 INFO  : 'ps7_init' command is executed.
15:22:32 INFO  : 'ps7_post_config' command is executed.
15:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:32 INFO  : 'con' command is executed.
15:22:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:23:20 INFO  : Disconnected from the channel tcfchan#1.
15:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:23:20 INFO  : 'jtag frequency' command is executed.
15:23:20 INFO  : Context for 'APU' is selected.
15:23:21 INFO  : System reset is completed.
15:23:24 INFO  : 'after 3000' command is executed.
15:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:23:26 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:23:26 INFO  : Context for 'APU' is selected.
15:23:28 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:28 INFO  : Context for 'APU' is selected.
15:23:28 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:23:28 INFO  : 'ps7_init' command is executed.
15:23:28 INFO  : 'ps7_post_config' command is executed.
15:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:28 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:28 INFO  : 'con' command is executed.
15:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:28 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:24:16 INFO  : Disconnected from the channel tcfchan#2.
15:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:24:16 INFO  : 'jtag frequency' command is executed.
15:24:16 INFO  : Context for 'APU' is selected.
15:24:16 INFO  : System reset is completed.
15:24:19 INFO  : 'after 3000' command is executed.
15:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:24:22 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:24:22 INFO  : Context for 'APU' is selected.
15:24:23 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:23 INFO  : Context for 'APU' is selected.
15:24:23 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:24:24 INFO  : 'ps7_init' command is executed.
15:24:24 INFO  : 'ps7_post_config' command is executed.
15:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:24 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:24 INFO  : 'con' command is executed.
15:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:24 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:25:04 INFO  : Disconnected from the channel tcfchan#3.
15:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:25:05 INFO  : 'jtag frequency' command is executed.
15:25:05 INFO  : Context for 'APU' is selected.
15:25:05 INFO  : System reset is completed.
15:25:08 INFO  : 'after 3000' command is executed.
15:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:25:14 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:25:14 INFO  : Context for 'APU' is selected.
15:25:15 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:15 INFO  : Context for 'APU' is selected.
15:25:15 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:25:16 INFO  : 'ps7_init' command is executed.
15:25:16 INFO  : 'ps7_post_config' command is executed.
15:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:16 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:16 INFO  : 'con' command is executed.
15:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:16 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:27:00 INFO  : Disconnected from the channel tcfchan#4.
15:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:27:01 INFO  : 'jtag frequency' command is executed.
15:27:01 INFO  : Context for 'APU' is selected.
15:27:01 INFO  : System reset is completed.
15:27:04 INFO  : 'after 3000' command is executed.
15:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:27:10 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:27:10 INFO  : Context for 'APU' is selected.
15:27:11 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:11 INFO  : Context for 'APU' is selected.
15:27:11 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:27:11 INFO  : 'ps7_init' command is executed.
15:27:11 INFO  : 'ps7_post_config' command is executed.
15:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:12 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:12 INFO  : 'con' command is executed.
15:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:12 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:30:31 INFO  : Disconnected from the channel tcfchan#5.
15:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:30:32 INFO  : 'jtag frequency' command is executed.
15:30:32 INFO  : Context for 'APU' is selected.
15:30:32 INFO  : System reset is completed.
15:30:35 INFO  : 'after 3000' command is executed.
15:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:30:41 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:30:41 INFO  : Context for 'APU' is selected.
15:30:42 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:42 INFO  : Context for 'APU' is selected.
15:30:42 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:30:43 INFO  : 'ps7_init' command is executed.
15:30:43 INFO  : 'ps7_post_config' command is executed.
15:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:43 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:43 INFO  : 'con' command is executed.
15:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:43 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:32:33 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:32:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:32:49 INFO  : Disconnected from the channel tcfchan#6.
15:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:32:50 INFO  : 'jtag frequency' command is executed.
15:32:50 INFO  : Context for 'APU' is selected.
15:32:50 INFO  : System reset is completed.
15:32:53 INFO  : 'after 3000' command is executed.
15:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:32:58 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:32:58 INFO  : Context for 'APU' is selected.
15:33:00 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:33:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:00 INFO  : Context for 'APU' is selected.
15:33:00 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:33:00 INFO  : 'ps7_init' command is executed.
15:33:00 INFO  : 'ps7_post_config' command is executed.
15:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:00 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:00 INFO  : 'con' command is executed.
15:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:00 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:33:56 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:33:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:34:18 INFO  : Disconnected from the channel tcfchan#8.
15:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:34:19 INFO  : 'jtag frequency' command is executed.
15:34:19 INFO  : Context for 'APU' is selected.
15:34:19 INFO  : System reset is completed.
15:34:22 INFO  : 'after 3000' command is executed.
15:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:34:24 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:34:24 INFO  : Context for 'APU' is selected.
15:34:26 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:26 INFO  : Context for 'APU' is selected.
15:34:26 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:34:26 INFO  : 'ps7_init' command is executed.
15:34:26 INFO  : 'ps7_post_config' command is executed.
15:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:26 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:26 INFO  : 'con' command is executed.
15:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:26 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:38:04 INFO  : Disconnected from the channel tcfchan#10.
15:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:38:04 INFO  : 'jtag frequency' command is executed.
15:38:04 INFO  : Context for 'APU' is selected.
15:38:05 INFO  : System reset is completed.
15:38:08 INFO  : 'after 3000' command is executed.
15:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:38:13 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:38:13 INFO  : Context for 'APU' is selected.
15:38:15 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:15 INFO  : Context for 'APU' is selected.
15:38:15 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:38:15 INFO  : 'ps7_init' command is executed.
15:38:15 INFO  : 'ps7_post_config' command is executed.
15:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:15 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:15 INFO  : 'con' command is executed.
15:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:15 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:38:31 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:38:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:39:06 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:39:21 INFO  : Disconnected from the channel tcfchan#11.
15:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:39:22 INFO  : 'jtag frequency' command is executed.
15:39:22 INFO  : Context for 'APU' is selected.
15:39:22 INFO  : System reset is completed.
15:39:25 INFO  : 'after 3000' command is executed.
15:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:39:30 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:39:30 INFO  : Context for 'APU' is selected.
15:39:32 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:39:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:32 INFO  : Context for 'APU' is selected.
15:39:32 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:39:32 INFO  : 'ps7_init' command is executed.
15:39:32 INFO  : 'ps7_post_config' command is executed.
15:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:32 INFO  : 'con' command is executed.
15:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:42:26 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:43:24 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:43:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:43:49 INFO  : Disconnected from the channel tcfchan#14.
15:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:43:49 INFO  : 'jtag frequency' command is executed.
15:43:49 INFO  : Context for 'APU' is selected.
15:43:49 INFO  : System reset is completed.
15:43:52 INFO  : 'after 3000' command is executed.
15:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:43:57 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:43:57 INFO  : Context for 'APU' is selected.
15:43:59 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:59 INFO  : Context for 'APU' is selected.
15:43:59 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:43:59 INFO  : 'ps7_init' command is executed.
15:43:59 INFO  : 'ps7_post_config' command is executed.
15:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:00 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:00 INFO  : 'con' command is executed.
15:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:00 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:44:50 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:44:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:45:15 INFO  : Disconnected from the channel tcfchan#17.
15:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:45:15 INFO  : 'jtag frequency' command is executed.
15:45:15 INFO  : Context for 'APU' is selected.
15:45:15 INFO  : System reset is completed.
15:45:18 INFO  : 'after 3000' command is executed.
15:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:45:24 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:45:24 INFO  : Context for 'APU' is selected.
15:45:25 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:45:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:25 INFO  : Context for 'APU' is selected.
15:45:25 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:45:26 INFO  : 'ps7_init' command is executed.
15:45:26 INFO  : 'ps7_post_config' command is executed.
15:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:26 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:26 INFO  : 'con' command is executed.
15:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:26 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:46:55 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
15:46:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

15:47:02 INFO  : Disconnected from the channel tcfchan#19.
15:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:47:02 INFO  : 'jtag frequency' command is executed.
15:47:02 INFO  : Context for 'APU' is selected.
15:47:02 INFO  : System reset is completed.
15:47:05 INFO  : 'after 3000' command is executed.
15:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:47:11 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:47:11 INFO  : Context for 'APU' is selected.
15:47:12 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:12 INFO  : Context for 'APU' is selected.
15:47:12 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:47:12 INFO  : 'ps7_init' command is executed.
15:47:12 INFO  : 'ps7_post_config' command is executed.
15:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:13 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:13 INFO  : 'con' command is executed.
15:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:47:13 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:48:26 INFO  : Disconnected from the channel tcfchan#21.
15:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:48:27 INFO  : 'jtag frequency' command is executed.
15:48:27 INFO  : Context for 'APU' is selected.
15:48:27 INFO  : System reset is completed.
15:48:30 INFO  : 'after 3000' command is executed.
15:48:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:48:35 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:48:35 INFO  : Context for 'APU' is selected.
15:48:37 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:37 INFO  : Context for 'APU' is selected.
15:48:37 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:48:37 INFO  : 'ps7_init' command is executed.
15:48:37 INFO  : 'ps7_post_config' command is executed.
15:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:37 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:37 INFO  : 'con' command is executed.
15:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:37 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:49:21 INFO  : Disconnected from the channel tcfchan#22.
15:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:49:21 INFO  : 'jtag frequency' command is executed.
15:49:21 INFO  : Context for 'APU' is selected.
15:49:21 INFO  : System reset is completed.
15:49:24 INFO  : 'after 3000' command is executed.
15:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:49:29 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:49:29 INFO  : Context for 'APU' is selected.
15:49:31 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:31 INFO  : Context for 'APU' is selected.
15:49:31 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:49:31 INFO  : 'ps7_init' command is executed.
15:49:31 INFO  : 'ps7_post_config' command is executed.
15:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:32 INFO  : 'con' command is executed.
15:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:52:40 INFO  : Disconnected from the channel tcfchan#23.
15:52:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
15:52:41 INFO  : 'jtag frequency' command is executed.
15:52:41 INFO  : Context for 'APU' is selected.
15:52:41 INFO  : System reset is completed.
15:52:44 INFO  : 'after 3000' command is executed.
15:52:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
15:52:49 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
15:52:49 INFO  : Context for 'APU' is selected.
15:52:51 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
15:52:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:51 INFO  : Context for 'APU' is selected.
15:52:51 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
15:52:51 INFO  : 'ps7_init' command is executed.
15:52:51 INFO  : 'ps7_post_config' command is executed.
15:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:51 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:52 INFO  : 'con' command is executed.
15:52:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:52 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
15:54:31 INFO  : Disconnected from the channel tcfchan#24.
16:59:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/esiee/software/vitis/temp_xsdb_launch_script.tcl
16:59:47 INFO  : XSCT server has started successfully.
16:59:47 INFO  : Successfully done setting XSCT server connection channel  
16:59:47 INFO  : plnx-install-location is set to ''
16:59:47 INFO  : Successfully done setting workspace for the tool. 
16:59:48 INFO  : Platform repository initialization has completed.
16:59:48 INFO  : Registering command handlers for Vitis TCF services
16:59:49 INFO  : Successfully done query RDI_DATADIR 
17:00:35 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:00:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:02:22 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:02:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:02:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:02:55 INFO  : 'jtag frequency' command is executed.
17:02:55 INFO  : Context for 'APU' is selected.
17:02:55 INFO  : System reset is completed.
17:02:58 INFO  : 'after 3000' command is executed.
17:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:03:01 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:03:01 INFO  : Context for 'APU' is selected.
17:03:01 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:01 INFO  : Context for 'APU' is selected.
17:03:01 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:03:02 INFO  : 'ps7_init' command is executed.
17:03:02 INFO  : 'ps7_post_config' command is executed.
17:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:02 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:02 INFO  : 'con' command is executed.
17:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:02 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:03:18 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:03:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:03:24 INFO  : Disconnected from the channel tcfchan#3.
17:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:03:24 INFO  : 'jtag frequency' command is executed.
17:03:25 INFO  : Context for 'APU' is selected.
17:03:25 INFO  : System reset is completed.
17:03:28 INFO  : 'after 3000' command is executed.
17:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:03:30 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:03:30 INFO  : Context for 'APU' is selected.
17:03:31 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:31 INFO  : Context for 'APU' is selected.
17:03:31 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:03:32 INFO  : 'ps7_init' command is executed.
17:03:32 INFO  : 'ps7_post_config' command is executed.
17:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:32 INFO  : 'con' command is executed.
17:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:04:05 INFO  : Disconnected from the channel tcfchan#5.
17:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:04:05 INFO  : 'jtag frequency' command is executed.
17:04:05 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : System reset is completed.
17:04:08 INFO  : 'after 3000' command is executed.
17:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:04:11 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:04:11 INFO  : Context for 'APU' is selected.
17:04:12 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:12 INFO  : Context for 'APU' is selected.
17:04:12 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:04:13 INFO  : 'ps7_init' command is executed.
17:04:13 INFO  : 'ps7_post_config' command is executed.
17:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:13 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:13 INFO  : 'con' command is executed.
17:04:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:13 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:06:15 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:06:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:06:27 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:06:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:06:34 INFO  : Disconnected from the channel tcfchan#6.
17:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:06:34 INFO  : 'jtag frequency' command is executed.
17:06:34 INFO  : Context for 'APU' is selected.
17:06:34 INFO  : System reset is completed.
17:06:37 INFO  : 'after 3000' command is executed.
17:06:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:06:40 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:06:40 INFO  : Context for 'APU' is selected.
17:06:41 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:41 INFO  : Context for 'APU' is selected.
17:06:41 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:06:41 INFO  : 'ps7_init' command is executed.
17:06:41 INFO  : 'ps7_post_config' command is executed.
17:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:42 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:42 INFO  : 'con' command is executed.
17:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:42 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:09:27 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:09:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:09:40 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:09:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:09:48 INFO  : Disconnected from the channel tcfchan#9.
17:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:09:48 INFO  : 'jtag frequency' command is executed.
17:09:48 INFO  : Context for 'APU' is selected.
17:09:48 INFO  : System reset is completed.
17:09:51 INFO  : 'after 3000' command is executed.
17:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:09:54 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:09:54 INFO  : Context for 'APU' is selected.
17:09:55 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:55 INFO  : Context for 'APU' is selected.
17:09:55 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:09:56 INFO  : 'ps7_init' command is executed.
17:09:56 INFO  : 'ps7_post_config' command is executed.
17:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:56 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:56 INFO  : 'con' command is executed.
17:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:56 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:13:14 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:13:20 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:13:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:13:30 INFO  : Disconnected from the channel tcfchan#12.
17:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:13:30 INFO  : 'jtag frequency' command is executed.
17:13:30 INFO  : Context for 'APU' is selected.
17:13:31 INFO  : System reset is completed.
17:13:34 INFO  : 'after 3000' command is executed.
17:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:13:37 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:13:37 INFO  : Context for 'APU' is selected.
17:13:39 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:39 INFO  : Context for 'APU' is selected.
17:13:39 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:13:39 INFO  : 'ps7_init' command is executed.
17:13:39 INFO  : 'ps7_post_config' command is executed.
17:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:39 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:39 INFO  : 'con' command is executed.
17:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:39 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:15:28 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:15:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:16:10 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:16:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:16:25 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:16:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:16:37 INFO  : Disconnected from the channel tcfchan#15.
17:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:16:37 INFO  : 'jtag frequency' command is executed.
17:16:37 INFO  : Context for 'APU' is selected.
17:16:37 INFO  : System reset is completed.
17:16:40 INFO  : 'after 3000' command is executed.
17:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:16:44 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:16:44 INFO  : Context for 'APU' is selected.
17:16:46 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:46 INFO  : Context for 'APU' is selected.
17:16:46 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:16:47 INFO  : 'ps7_init' command is executed.
17:16:47 INFO  : 'ps7_post_config' command is executed.
17:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:47 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:47 INFO  : 'con' command is executed.
17:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:47 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:17:47 INFO  : Disconnected from the channel tcfchan#19.
17:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:17:47 INFO  : 'jtag frequency' command is executed.
17:17:47 INFO  : Context for 'APU' is selected.
17:17:47 INFO  : System reset is completed.
17:17:50 INFO  : 'after 3000' command is executed.
17:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:17:54 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:17:54 INFO  : Context for 'APU' is selected.
17:17:56 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:17:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:56 INFO  : Context for 'APU' is selected.
17:17:56 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:17:56 INFO  : 'ps7_init' command is executed.
17:17:56 INFO  : 'ps7_post_config' command is executed.
17:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:56 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:57 INFO  : 'con' command is executed.
17:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:57 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:18:10 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:18:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:18:20 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:18:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa is already opened

17:18:34 INFO  : Disconnected from the channel tcfchan#20.
17:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:18:34 INFO  : 'jtag frequency' command is executed.
17:18:34 INFO  : Context for 'APU' is selected.
17:18:34 INFO  : System reset is completed.
17:18:37 INFO  : 'after 3000' command is executed.
17:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:18:41 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:18:41 INFO  : Context for 'APU' is selected.
17:18:43 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:43 INFO  : Context for 'APU' is selected.
17:18:43 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:18:43 INFO  : 'ps7_init' command is executed.
17:18:43 INFO  : 'ps7_post_config' command is executed.
17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : 'con' command is executed.
17:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:43 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
17:41:40 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
17:41:46 INFO  : Result from executing command 'getProjects': zybo_z1_7020
17:41:46 INFO  : Result from executing command 'getPlatforms': zybo_z1_7020|/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/zybo_z1_7020.xpfm
17:42:07 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
17:42:09 INFO  : The hardware specfication used by project 'base_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:42:09 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:42:09 INFO  : The updated bitstream files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream' in project 'base_application'.
17:42:09 INFO  : The file '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:42:14 INFO  : The updated ps init files are copied from platform to folder '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit' in project 'base_application'.
17:42:20 INFO  : Disconnected from the channel tcfchan#23.
17:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B15547A' is selected.
17:42:21 INFO  : 'jtag frequency' command is executed.
17:42:21 INFO  : Context for 'APU' is selected.
17:42:21 INFO  : System reset is completed.
17:42:24 INFO  : 'after 3000' command is executed.
17:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}' command is executed.
17:42:31 INFO  : Device configured successfully with "/home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit"
17:42:31 INFO  : Context for 'APU' is selected.
17:42:31 INFO  : Hardware design and registers information is loaded from '/home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa'.
17:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:31 INFO  : Context for 'APU' is selected.
17:42:31 INFO  : Sourcing of '/home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl' is done.
17:42:31 INFO  : 'ps7_init' command is executed.
17:42:31 INFO  : 'ps7_post_config' command is executed.
17:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : The application '/home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B15547A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B15547A-23727093-0"}
fpga -file /home/lbo/Projects/esiee/software/vitis/base_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lbo/Projects/esiee/software/vitis/zybo_z1_7020/export/zybo_z1_7020/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/lbo/Projects/esiee/software/vitis/base_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/lbo/Projects/esiee/software/vitis/base_application/Debug/base_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : 'con' command is executed.
17:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:32 INFO  : Launch script is exported to file '/home/lbo/Projects/esiee/software/vitis/base_application_system/_ide/scripts/systemdebugger_base_application_system_standalone.tcl'
18:02:13 INFO  : Disconnected from the channel tcfchan#26.
12:18:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/lbo/Projects/DVR-003-001/HLS-Zybo/Zybo-Harris-system/software/vitis/temp_xsdb_launch_script.tcl
12:18:45 INFO  : XSCT server has started successfully.
12:18:45 INFO  : Successfully done setting XSCT server connection channel  
12:18:45 INFO  : plnx-install-location is set to ''
12:18:45 INFO  : Successfully done setting workspace for the tool. 
12:18:48 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


12:18:48 INFO  : Platform repository initialization has completed.
12:18:49 INFO  : Registering command handlers for Vitis TCF services
12:18:49 INFO  : Successfully done query RDI_DATADIR 
12:20:03 INFO  : Hardware specification for platform project 'zybo_z1_7020' is updated.
12:20:26 INFO  : Result from executing command 'getProjects': zybo_z1_7020
12:20:26 INFO  : Result from executing command 'getPlatforms': 
12:20:34 INFO  : Checking for BSP changes to sync application flags for project 'base_application'...
