\begin{center}
	\boxed{%
		\text{The pre-processing presented below assumes that }
		\left\{ \begin{array}{lcl}
			\isMacro                                     _{i}      & = & 1 \\
			\mmuInstFlagAnyToRamWithPaddingPurePadding   _{i}      & = & 1 \\
		\end{array} \right.
		}
\end{center}
We use the present vantage point to settle some micro-instruction related paramaters, in particular those which remain constant throughout micro-instruction-writing and other pertaining to the first micro-instruction-writing-row. 
\begin{description}
	\item[Setting micro-instruction-writing-constant values:]
		we impose
		\[
			\left\{ \begin{array}{lcl}		
				% \microInst        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locMicroInst  \\
				% \microSize        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				% \microSlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				% \microSbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				% \microTlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locTlo \\
				% \microTbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locTbo \\
				% \microLimb        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroLimbTwo_{i} \\
				\microCns         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				\microCnt         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroTgtId_{i}  \\
				\microSuccessBit  _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				\microExoSum      _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				\microPhase       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				\microIdOne       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				\microIdTwo       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
				\microTotalSize   _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
			\end{array} \right.             
		\]
	\item[First micro-instruction-writing-row:] \label{mmu: instructions: modexpdata: initialize: tlo is initially 0}
		we impose
		\begin{description}
			\item[Generalities:]
				we impose that
				\[
					\left\{ \begin{array}{lcl}
						\microInst        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \valueToBeSet \\
						\microSize        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \valueToBeSet \\
						\microSlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						\microSbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						\microTlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locMinTlo \\
						\microTbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locMinTbo \\
						\microLimb        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microCns         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroSrcId_{i} \\
						% \microCnt         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroTgtId_{i}  \\
						% \microSuccessBit  _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microExoSum      _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microPhase       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microIdOne       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microIdTwo       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microTotalSize   _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
					\end{array} \right.
				\]
			\item[The $\locTotrzIsOne \equiv 1$ case:] 
				we impose
				\[
					\left\{ \begin{array}{lcl}
						\microInst        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locOnlyPaddingInst  \\
						\microSize        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locOnlyPaddingSize \\
						% \microSlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microSbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microTlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locMinTlo \\
						% \microTbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locMinTbo \\
						% \microLimb        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microCns         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroSrcId_{i} \\
						% \microCnt         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroTgtId_{i}  \\
						% \microSuccessBit  _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microExoSum      _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microPhase       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microIdOne       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microIdTwo       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microTotalSize   _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
					\end{array} \right.
				\]
				where we use the following shorthand
				\begin{enumerate}
					\item \If $\locOnlyPaddingIsFull = 0$ \Then \( \locOnlyPaddingInst \define \mmioInstRamExcision \)
					\item \If $\locOnlyPaddingIsFull = 1$ \Then \( \locOnlyPaddingInst \define \mmioInstRamVanishes \)
				\end{enumerate}
			\item[The $\locTotrzIsOne \equiv 0$ case:] 
				we impose
				\[
					\left\{ \begin{array}{lcl}
						\microInst        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locFirstPaddingInst  \\
						\microSize        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locFirstPaddingSize \\
						% \microSlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microSbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microTlo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locInitTlo \\
						% \microTbo         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \locInitTbo \\
						% \microLimb        _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microCns         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroSrcId_{i} \\
						% \microCnt         _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \macroTgtId_{i}  \\
						% \microSuccessBit  _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microExoSum      _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microPhase       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microIdOne       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microIdTwo       _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
						% \microTotalSize   _{i + \nppMmuInstAnyToRamWithPaddingPurePaddingValuePO} & = & \nothing \\
					\end{array} \right.
				\]
				where we use the following shorthand
				\begin{enumerate}
					\item \If $\locFirstPaddingIsFull = 0$ \Then \( \locFirstPaddingInst \define \mmioInstRamExcision \)
					\item \If $\locFirstPaddingIsFull = 1$ \Then \( \locFirstPaddingInst \define \mmioInstRamVanishes \)
				\end{enumerate}
		\end{description}
\end{description} 

