
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/DFFRAM.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/DFFRAM.v' to AST representation.
Generating RTLIL representation for module `\DFFRAM'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/digital_pll.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/digital_pll.v' to AST representation.
Generating RTLIL representation for module `\digital_pll_controller'.
Generating RTLIL representation for module `\delay_stage'.
Generating RTLIL representation for module `\start_stage'.
Generating RTLIL representation for module `\ring_osc2x13'.
Generating RTLIL representation for module `\digital_pll'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v' to AST representation.
Generating RTLIL representation for module `\storage_bridge_wb'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/clock_div.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v' to AST representation.
Generating RTLIL representation for module `\clock_div'.
Generating RTLIL representation for module `\odd'.
Generating RTLIL representation for module `\even'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v' to AST representation.
Generating RTLIL representation for module `\caravel_clocking'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/mgmt_core.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/mgmt_core.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/mgmt_core/../../verilog/rtl/mgmt_core.v:161)
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/mgmt_core/../../verilog/rtl/mgmt_core.v:163)
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/mgmt_core/../../verilog/rtl/mgmt_core.v:164)
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/mgmt_core/../../verilog/rtl/mgmt_core.v:165)
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/mgmt_core/../../verilog/rtl/mgmt_core.v:167)
Generating RTLIL representation for module `\mgmt_core'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Generating RTLIL representation for module `\spimemio_wb'.
Generating RTLIL representation for module `\spimemio'.
Generating RTLIL representation for module `\spimemio_xfer'.
Generating RTLIL representation for module `\simpleuart_wb'.
Generating RTLIL representation for module `\simpleuart'.
Generating RTLIL representation for module `\simple_spi_master_wb'.
Generating RTLIL representation for module `\simple_spi_master'.
Generating RTLIL representation for module `\counter_timer_high_wb'.
Generating RTLIL representation for module `\counter_timer_high'.
Generating RTLIL representation for module `\counter_timer_low_wb'.
Generating RTLIL representation for module `\counter_timer_low'.
Generating RTLIL representation for module `\wb_intercon'.
Generating RTLIL representation for module `\mem_wb'.
Generating RTLIL representation for module `\soc_mem'.
Generating RTLIL representation for module `\gpio_wb'.
Generating RTLIL representation for module `\gpio'.
Generating RTLIL representation for module `\sysctrl_wb'.
Generating RTLIL representation for module `\sysctrl'.
Generating RTLIL representation for module `\la_wb'.
Generating RTLIL representation for module `\la'.
Generating RTLIL representation for module `\mprj_ctrl_wb'.
Generating RTLIL representation for module `\mprj_ctrl'.
Warning: Replacing memory \io_ctrl with list of registers. See /project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:323
Generating RTLIL representation for module `\convert_gpio_sigs'.
Generating RTLIL representation for module `\mgmt_soc'.
Generating RTLIL representation for module `\mgmt_soc_regs'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v
Parsing SystemVerilog input from `/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v' to AST representation.
Generating RTLIL representation for module `\housekeeping_spi'.
Generating RTLIL representation for module `\housekeeping_spi_slave'.
Successfully finished Verilog frontend.

11. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/mgmt_core/runs/mgmt_core/tmp/synthesis/hierarchy.dot'.
Dumping module mgmt_core to page 1.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \mgmt_core
Used module:     \housekeeping_spi
Used module:         \housekeeping_spi_slave
Used module:     \mgmt_soc
Used module:         \wb_intercon
Used module:         \storage_bridge_wb
Used module:         \mem_wb
Used module:             \soc_mem
Used module:         \mprj_ctrl_wb
Used module:             \mprj_ctrl
Used module:         \la_wb
Used module:             \la
Used module:         \sysctrl_wb
Used module:             \sysctrl
Used module:         \gpio_wb
Used module:             \gpio
Used module:         \counter_timer_high_wb
Used module:             \counter_timer_high
Used module:         \counter_timer_low_wb
Used module:             \counter_timer_low
Used module:         \simple_spi_master_wb
Used module:             \simple_spi_master
Used module:         \simpleuart_wb
Used module:             \simpleuart
Used module:         \spimemio_wb
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \picorv32_wb
Used module:             \picorv32
Used module:                 \mgmt_soc_regs
Used module:         \convert_gpio_sigs
Used module:     \caravel_clocking
Used module:         \clock_div
Used module:             \odd
Used module:             \even
Parameter \SIZE = 3

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_div'.
Parameter \SIZE = 3
Generating RTLIL representation for module `$paramod\clock_div\SIZE=3'.
Parameter \SIZE = 3
Found cached RTLIL representation for module `$paramod\clock_div\SIZE=3'.
Parameter \DW = 32
Parameter \AW = 32
Parameter \NS = 14
Parameter \ADR_MASK = 448'1111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000
Parameter \SLAVE_ADR = 448'0010111100000000000000000000000000101101000000000000000000000000001100000000000000000000000000000010011000000000000000000000000000100101000000000000000000000000001001000000000000000000000000000010001100000000000000000000000000100010000000000000000000000000001000010000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000000000000

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_intercon'.
Parameter \DW = 32
Parameter \AW = 32
Parameter \NS = 14
Parameter \ADR_MASK = 448'1111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111000000000000000000000000
Parameter \SLAVE_ADR = 448'0010111100000000000000000000000000101101000000000000000000000000001100000000000000000000000000000010011000000000000000000000000000100101000000000000000000000000001001000000000000000000000000000010001100000000000000000000000000100010000000000000000000000000001000010000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
Generating RTLIL representation for module `$paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon'.
Parameter \RW_BLOCKS_ADR = 48'000100000000000000000000000000000000000000000000
Parameter \RO_BLOCKS_ADR = 24'000000000000000000000000

12.4. Executing AST frontend in derive mode using pre-parsed AST for module `\storage_bridge_wb'.
Parameter \RW_BLOCKS_ADR = 48'000100000000000000000000000000000000000000000000
Parameter \RO_BLOCKS_ADR = 24'000000000000000000000000
Generating RTLIL representation for module `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb'.
Parameter \BASE_ADR = 637534208

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\mprj_ctrl_wb'.
Parameter \BASE_ADR = 637534208
Generating RTLIL representation for module `$paramod\mprj_ctrl_wb\BASE_ADR=637534208'.
Parameter \BASE_ADR = 620756992
Parameter \LA_DATA_0 = 8'00000000
Parameter \LA_DATA_1 = 8'00000100
Parameter \LA_DATA_3 = 8'00001100
Parameter \LA_OENB_0 = 8'00010000
Parameter \LA_OENB_1 = 8'00010100
Parameter \LA_OENB_2 = 8'00011000
Parameter \LA_OENB_3 = 8'00011100
Parameter \LA_IENA_0 = 8'00100000
Parameter \LA_IENA_1 = 8'00100100
Parameter \LA_IENA_2 = 8'00101000
Parameter \LA_IENA_3 = 8'00101100
Parameter \LA_SAMPLE = 8'00110000

12.6. Executing AST frontend in derive mode using pre-parsed AST for module `\la_wb'.
Parameter \BASE_ADR = 620756992
Parameter \LA_DATA_0 = 8'00000000
Parameter \LA_DATA_1 = 8'00000100
Parameter \LA_DATA_3 = 8'00001100
Parameter \LA_OENB_0 = 8'00010000
Parameter \LA_OENB_1 = 8'00010100
Parameter \LA_OENB_2 = 8'00011000
Parameter \LA_OENB_3 = 8'00011100
Parameter \LA_IENA_0 = 8'00100000
Parameter \LA_IENA_1 = 8'00100100
Parameter \LA_IENA_2 = 8'00101000
Parameter \LA_IENA_3 = 8'00101100
Parameter \LA_SAMPLE = 8'00110000
Generating RTLIL representation for module `$paramod$93b39c1b1c3e150517fa579bb8796d2d53e54d5c\la_wb'.
Parameter \BASE_ADR = 788529152
Parameter \PWRGOOD = 8'00000000
Parameter \CLK_OUT = 8'00000100
Parameter \TRAP_OUT = 8'00001000
Parameter \IRQ_SRC = 8'00001100

12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sysctrl_wb'.
Parameter \BASE_ADR = 788529152
Parameter \PWRGOOD = 8'00000000
Parameter \CLK_OUT = 8'00000100
Parameter \TRAP_OUT = 8'00001000
Parameter \IRQ_SRC = 8'00001100
Generating RTLIL representation for module `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl_wb'.
Parameter \BASE_ADR = 553648128
Parameter \GPIO_DATA = 8'00000000
Parameter \GPIO_ENA = 8'00000100
Parameter \GPIO_PU = 8'00001000
Parameter \GPIO_PD = 8'00001100

12.8. Executing AST frontend in derive mode using pre-parsed AST for module `\gpio_wb'.
Parameter \BASE_ADR = 553648128
Parameter \GPIO_DATA = 8'00000000
Parameter \GPIO_ENA = 8'00000100
Parameter \GPIO_PU = 8'00001000
Parameter \GPIO_PD = 8'00001100
Generating RTLIL representation for module `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio_wb'.
Parameter \BASE_ADR = 587202560
Parameter \CONFIG = 8'00000000
Parameter \VALUE = 8'00000100
Parameter \DATA = 8'00001000

12.9. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_timer_high_wb'.
Parameter \BASE_ADR = 587202560
Parameter \CONFIG = 8'00000000
Parameter \VALUE = 8'00000100
Parameter \DATA = 8'00001000
Generating RTLIL representation for module `$paramod$7a40847776a6b97ca500ad187f6f606eebd9d328\counter_timer_high_wb'.
Parameter \BASE_ADR = 570425344
Parameter \CONFIG = 8'00000000
Parameter \VALUE = 8'00000100
Parameter \DATA = 8'00001000

12.10. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_timer_low_wb'.
Parameter \BASE_ADR = 570425344
Parameter \CONFIG = 8'00000000
Parameter \VALUE = 8'00000100
Parameter \DATA = 8'00001000
Generating RTLIL representation for module `$paramod$eb38ef639d5e248b479cbbb17ad8847d62728585\counter_timer_low_wb'.
Parameter \BASE_ADR = 603979776
Parameter \CONFIG = 8'00000000
Parameter \DATA = 8'00000100

12.11. Executing AST frontend in derive mode using pre-parsed AST for module `\simple_spi_master_wb'.
Parameter \BASE_ADR = 603979776
Parameter \CONFIG = 8'00000000
Parameter \DATA = 8'00000100
Generating RTLIL representation for module `$paramod\simple_spi_master_wb\BASE_ADR=603979776\CONFIG=8'00000000\DATA=8'00000100'.
Parameter \BASE_ADR = 536870912
Parameter \CLK_DIV = 8'00000000
Parameter \DATA = 8'00000100

12.12. Executing AST frontend in derive mode using pre-parsed AST for module `\simpleuart_wb'.
Parameter \BASE_ADR = 536870912
Parameter \CLK_DIV = 8'00000000
Parameter \DATA = 8'00000100
Generating RTLIL representation for module `$paramod\simpleuart_wb\BASE_ADR=536870912\CLK_DIV=8'00000000\DATA=8'00000100'.
Parameter \BARREL_SHIFTER = 1
Parameter \COMPRESSED_ISA = 1
Parameter \ENABLE_MUL = 1
Parameter \ENABLE_DIV = 1
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 0
Parameter \PROGADDR_RESET = 268435456
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 1024

12.13. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_wb'.
Parameter \BARREL_SHIFTER = 1
Parameter \COMPRESSED_ISA = 1
Parameter \ENABLE_MUL = 1
Parameter \ENABLE_DIV = 1
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 0
Parameter \PROGADDR_RESET = 268435456
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 1024
Generating RTLIL representation for module `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \COMPRESSED_ISA = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1'0
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \REGS_INIT_ZERO = 1'0
Parameter \MASKED_IRQ = 0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 0
Parameter \PROGADDR_IRQ = 16
Parameter \STACKADDR = 32'11111111111111111111111111111111

12.14. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \COMPRESSED_ISA = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1'0
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \REGS_INIT_ZERO = 1'0
Parameter \MASKED_IRQ = 0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 0
Parameter \PROGADDR_IRQ = 16
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$4d2dfdcc1db1a7362453fb449ccdda75bb1b39f9\picorv32'.
Parameter \WORDS = 256
Parameter \ADR_WIDTH = 8

12.15. Executing AST frontend in derive mode using pre-parsed AST for module `\soc_mem'.
Parameter \WORDS = 256
Parameter \ADR_WIDTH = 8
Generating RTLIL representation for module `$paramod\soc_mem\WORDS=256\ADR_WIDTH=8'.
Parameter \BASE_ADR = 553648128
Parameter \GPIO_DATA = 8'00000000
Parameter \GPIO_ENA = 8'00000100
Parameter \GPIO_PU = 8'00001000
Parameter \GPIO_PD = 8'00001100

12.16. Executing AST frontend in derive mode using pre-parsed AST for module `\gpio'.
Parameter \BASE_ADR = 553648128
Parameter \GPIO_DATA = 8'00000000
Parameter \GPIO_ENA = 8'00000100
Parameter \GPIO_PU = 8'00001000
Parameter \GPIO_PD = 8'00001100
Generating RTLIL representation for module `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio'.
Parameter \BASE_ADR = 788529152
Parameter \PWRGOOD = 8'00000000
Parameter \CLK_OUT = 8'00000100
Parameter \TRAP_OUT = 8'00001000
Parameter \IRQ_SRC = 8'00001100

12.17. Executing AST frontend in derive mode using pre-parsed AST for module `\sysctrl'.
Parameter \BASE_ADR = 788529152
Parameter \PWRGOOD = 8'00000000
Parameter \CLK_OUT = 8'00000100
Parameter \TRAP_OUT = 8'00001000
Parameter \IRQ_SRC = 8'00001100
Generating RTLIL representation for module `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl'.
Parameter \BASE_ADR = 570425344
Parameter \LA_DATA_0 = 8'00000000
Parameter \LA_DATA_1 = 8'00000100
Parameter \LA_DATA_2 = 8'00001000
Parameter \LA_DATA_3 = 8'00001100
Parameter \LA_OENB_0 = 8'00010000
Parameter \LA_OENB_1 = 8'00010100
Parameter \LA_OENB_2 = 8'00011000
Parameter \LA_OENB_3 = 8'00011100
Parameter \LA_IENA_0 = 8'00100000
Parameter \LA_IENA_1 = 8'00100100
Parameter \LA_IENA_2 = 8'00101000
Parameter \LA_IENA_3 = 8'00101100
Parameter \LA_SAMPLE = 8'00110000

12.18. Executing AST frontend in derive mode using pre-parsed AST for module `\la'.
Parameter \BASE_ADR = 570425344
Parameter \LA_DATA_0 = 8'00000000
Parameter \LA_DATA_1 = 8'00000100
Parameter \LA_DATA_2 = 8'00001000
Parameter \LA_DATA_3 = 8'00001100
Parameter \LA_OENB_0 = 8'00010000
Parameter \LA_OENB_1 = 8'00010100
Parameter \LA_OENB_2 = 8'00011000
Parameter \LA_OENB_3 = 8'00011100
Parameter \LA_IENA_0 = 8'00100000
Parameter \LA_IENA_1 = 8'00100100
Parameter \LA_IENA_2 = 8'00101000
Parameter \LA_IENA_3 = 8'00101100
Parameter \LA_SAMPLE = 8'00110000
Generating RTLIL representation for module `$paramod$a9952d921e7bdce44670a1184e40d7757b80d9ce\la'.
Parameter \BASE_ADR = 587202560
Parameter \XFER = 8'00000000
Parameter \PWRDATA = 8'00000100
Parameter \IRQDATA = 8'00001000
Parameter \IODATA = 8'00001100
Parameter \IOCONFIG = 8'00100100

12.19. Executing AST frontend in derive mode using pre-parsed AST for module `\mprj_ctrl'.
Parameter \BASE_ADR = 587202560
Parameter \XFER = 8'00000000
Parameter \PWRDATA = 8'00000100
Parameter \IRQDATA = 8'00001000
Parameter \IODATA = 8'00001100
Parameter \IOCONFIG = 8'00100100
Generating RTLIL representation for module `$paramod$f8dd640a88a19d090c5f71a412904656ee01b515\mprj_ctrl'.
Warning: Replacing memory \io_ctrl with list of registers. See /project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:323

12.20. Analyzing design hierarchy..
Top module:  \mgmt_core
Used module:     \housekeeping_spi
Used module:         \housekeeping_spi_slave
Used module:     \mgmt_soc
Used module:         $paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon
Used module:         $paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb
Used module:         \mem_wb
Used module:             $paramod\soc_mem\WORDS=256\ADR_WIDTH=8
Used module:         $paramod\mprj_ctrl_wb\BASE_ADR=637534208
Used module:             \mprj_ctrl
Used module:         $paramod$93b39c1b1c3e150517fa579bb8796d2d53e54d5c\la_wb
Used module:             \la
Used module:         $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl_wb
Used module:             \sysctrl
Used module:         $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio_wb
Used module:             \gpio
Used module:         $paramod$7a40847776a6b97ca500ad187f6f606eebd9d328\counter_timer_high_wb
Used module:             \counter_timer_high
Used module:         $paramod$eb38ef639d5e248b479cbbb17ad8847d62728585\counter_timer_low_wb
Used module:             \counter_timer_low
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=603979776\CONFIG=8'00000000\DATA=8'00000100
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=536870912\CLK_DIV=8'00000000\DATA=8'00000100
Used module:             \simpleuart
Used module:         \spimemio_wb
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         $paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb
Used module:             \picorv32
Used module:                 \mgmt_soc_regs
Used module:         \convert_gpio_sigs
Used module:     \caravel_clocking
Used module:         $paramod\clock_div\SIZE=3
Used module:             \odd
Used module:             \even
Parameter \BASE_ADR = 637534208
Parameter \XFER = 8'00000000
Parameter \PWRDATA = 8'00000100
Parameter \IRQDATA = 8'00001000
Parameter \IODATA = 8'00001100
Parameter \IOCONFIG = 8'00100100

12.21. Executing AST frontend in derive mode using pre-parsed AST for module `\mprj_ctrl'.
Parameter \BASE_ADR = 637534208
Parameter \XFER = 8'00000000
Parameter \PWRDATA = 8'00000100
Parameter \IRQDATA = 8'00001000
Parameter \IODATA = 8'00001100
Parameter \IOCONFIG = 8'00100100
Generating RTLIL representation for module `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl'.
Warning: Replacing memory \io_ctrl with list of registers. See /project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:323
Parameter \BASE_ADR = 620756992
Parameter \LA_DATA_0 = 8'00000000
Parameter \LA_DATA_1 = 8'00000100
Parameter \LA_DATA_2 = 8'00001000
Parameter \LA_DATA_3 = 8'00001100
Parameter \LA_OENB_0 = 8'00010000
Parameter \LA_OENB_1 = 8'00010100
Parameter \LA_OENB_2 = 8'00011000
Parameter \LA_OENB_3 = 8'00011100
Parameter \LA_IENA_0 = 8'00100000
Parameter \LA_IENA_1 = 8'00100100
Parameter \LA_IENA_2 = 8'00101000
Parameter \LA_IENA_3 = 8'00101100
Parameter \LA_SAMPLE = 8'00110000

12.22. Executing AST frontend in derive mode using pre-parsed AST for module `\la'.
Parameter \BASE_ADR = 620756992
Parameter \LA_DATA_0 = 8'00000000
Parameter \LA_DATA_1 = 8'00000100
Parameter \LA_DATA_2 = 8'00001000
Parameter \LA_DATA_3 = 8'00001100
Parameter \LA_OENB_0 = 8'00010000
Parameter \LA_OENB_1 = 8'00010100
Parameter \LA_OENB_2 = 8'00011000
Parameter \LA_OENB_3 = 8'00011100
Parameter \LA_IENA_0 = 8'00100000
Parameter \LA_IENA_1 = 8'00100100
Parameter \LA_IENA_2 = 8'00101000
Parameter \LA_IENA_3 = 8'00101100
Parameter \LA_SAMPLE = 8'00110000
Generating RTLIL representation for module `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la'.
Parameter \BASE_ADR = 788529152
Parameter \PWRGOOD = 8'00000000
Parameter \CLK_OUT = 8'00000100
Parameter \TRAP_OUT = 8'00001000
Parameter \IRQ_SRC = 8'00001100
Found cached RTLIL representation for module `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl'.
Parameter \BASE_ADR = 553648128
Parameter \GPIO_DATA = 8'00000000
Parameter \GPIO_ENA = 8'00000100
Parameter \GPIO_PU = 8'00001000
Parameter \GPIO_PD = 8'00001100
Found cached RTLIL representation for module `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \BARREL_SHIFTER = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \COMPRESSED_ISA = 1'1
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'0
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \REGS_INIT_ZERO = 1'0
Parameter \MASKED_IRQ = 0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 268435456
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 1024

12.23. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \BARREL_SHIFTER = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \COMPRESSED_ISA = 1'1
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'0
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \REGS_INIT_ZERO = 1'0
Parameter \MASKED_IRQ = 0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 268435456
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 1024
Generating RTLIL representation for module `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32'.

12.24. Analyzing design hierarchy..
Top module:  \mgmt_core
Used module:     \housekeeping_spi
Used module:         \housekeeping_spi_slave
Used module:     \mgmt_soc
Used module:         $paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon
Used module:         $paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb
Used module:         \mem_wb
Used module:             $paramod\soc_mem\WORDS=256\ADR_WIDTH=8
Used module:         $paramod\mprj_ctrl_wb\BASE_ADR=637534208
Used module:             $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl
Used module:         $paramod$93b39c1b1c3e150517fa579bb8796d2d53e54d5c\la_wb
Used module:             $paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la
Used module:         $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl_wb
Used module:             $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl
Used module:         $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio_wb
Used module:             $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio
Used module:         $paramod$7a40847776a6b97ca500ad187f6f606eebd9d328\counter_timer_high_wb
Used module:             \counter_timer_high
Used module:         $paramod$eb38ef639d5e248b479cbbb17ad8847d62728585\counter_timer_low_wb
Used module:             \counter_timer_low
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=603979776\CONFIG=8'00000000\DATA=8'00000100
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=536870912\CLK_DIV=8'00000000\DATA=8'00000100
Used module:             \simpleuart
Used module:         \spimemio_wb
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         $paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb
Used module:             $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32
Used module:                 \picorv32_pcpi_div
Used module:                 \picorv32_pcpi_mul
Used module:                 \mgmt_soc_regs
Used module:         \convert_gpio_sigs
Used module:     \caravel_clocking
Used module:         $paramod\clock_div\SIZE=3
Used module:             \odd
Used module:             \even

12.25. Analyzing design hierarchy..
Top module:  \mgmt_core
Used module:     \housekeeping_spi
Used module:         \housekeeping_spi_slave
Used module:     \mgmt_soc
Used module:         $paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon
Used module:         $paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb
Used module:         \mem_wb
Used module:             $paramod\soc_mem\WORDS=256\ADR_WIDTH=8
Used module:         $paramod\mprj_ctrl_wb\BASE_ADR=637534208
Used module:             $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl
Used module:         $paramod$93b39c1b1c3e150517fa579bb8796d2d53e54d5c\la_wb
Used module:             $paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la
Used module:         $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl_wb
Used module:             $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl
Used module:         $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio_wb
Used module:             $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio
Used module:         $paramod$7a40847776a6b97ca500ad187f6f606eebd9d328\counter_timer_high_wb
Used module:             \counter_timer_high
Used module:         $paramod$eb38ef639d5e248b479cbbb17ad8847d62728585\counter_timer_low_wb
Used module:             \counter_timer_low
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=603979776\CONFIG=8'00000000\DATA=8'00000100
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=536870912\CLK_DIV=8'00000000\DATA=8'00000100
Used module:             \simpleuart
Used module:         \spimemio_wb
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         $paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb
Used module:             $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32
Used module:                 \picorv32_pcpi_div
Used module:                 \picorv32_pcpi_mul
Used module:                 \mgmt_soc_regs
Used module:         \convert_gpio_sigs
Used module:     \caravel_clocking
Used module:         $paramod\clock_div\SIZE=3
Used module:             \odd
Used module:             \even
Removing unused module `$paramod$f8dd640a88a19d090c5f71a412904656ee01b515\mprj_ctrl'.
Removing unused module `$paramod$a9952d921e7bdce44670a1184e40d7757b80d9ce\la'.
Removing unused module `$paramod$4d2dfdcc1db1a7362453fb449ccdda75bb1b39f9\picorv32'.
Removing unused module `\mprj_ctrl'.
Removing unused module `\mprj_ctrl_wb'.
Removing unused module `\la'.
Removing unused module `\la_wb'.
Removing unused module `\sysctrl'.
Removing unused module `\sysctrl_wb'.
Removing unused module `\gpio'.
Removing unused module `\gpio_wb'.
Removing unused module `\soc_mem'.
Removing unused module `\wb_intercon'.
Removing unused module `\counter_timer_low_wb'.
Removing unused module `\counter_timer_high_wb'.
Removing unused module `\simple_spi_master_wb'.
Removing unused module `\simpleuart_wb'.
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removing unused module `\clock_div'.
Removing unused module `\storage_bridge_wb'.
Removed 25 unused modules.
Mapping positional arguments of cell $paramod\clock_div\SIZE=3.odd_0 (odd).
Mapping positional arguments of cell $paramod\clock_div\SIZE=3.even_0 (even).

13. Executing TRIBUF pass.

14. Executing SYNTH pass.

14.1. Executing HIERARCHY pass (managing design hierarchy).

14.1.1. Analyzing design hierarchy..
Top module:  \mgmt_core
Used module:     \housekeeping_spi
Used module:         \housekeeping_spi_slave
Used module:     \mgmt_soc
Used module:         $paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon
Used module:         $paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb
Used module:         \mem_wb
Used module:             $paramod\soc_mem\WORDS=256\ADR_WIDTH=8
Used module:         $paramod\mprj_ctrl_wb\BASE_ADR=637534208
Used module:             $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl
Used module:         $paramod$93b39c1b1c3e150517fa579bb8796d2d53e54d5c\la_wb
Used module:             $paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la
Used module:         $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl_wb
Used module:             $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl
Used module:         $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio_wb
Used module:             $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio
Used module:         $paramod$7a40847776a6b97ca500ad187f6f606eebd9d328\counter_timer_high_wb
Used module:             \counter_timer_high
Used module:         $paramod$eb38ef639d5e248b479cbbb17ad8847d62728585\counter_timer_low_wb
Used module:             \counter_timer_low
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=603979776\CONFIG=8'00000000\DATA=8'00000100
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=536870912\CLK_DIV=8'00000000\DATA=8'00000100
Used module:             \simpleuart
Used module:         \spimemio_wb
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         $paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb
Used module:             $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32
Used module:                 \picorv32_pcpi_div
Used module:                 \picorv32_pcpi_mul
Used module:                 \mgmt_soc_regs
Used module:         \convert_gpio_sigs
Used module:     \caravel_clocking
Used module:         $paramod\clock_div\SIZE=3
Used module:             \odd
Used module:             \even

14.1.2. Analyzing design hierarchy..
Top module:  \mgmt_core
Used module:     \housekeeping_spi
Used module:         \housekeeping_spi_slave
Used module:     \mgmt_soc
Used module:         $paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon
Used module:         $paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb
Used module:         \mem_wb
Used module:             $paramod\soc_mem\WORDS=256\ADR_WIDTH=8
Used module:         $paramod\mprj_ctrl_wb\BASE_ADR=637534208
Used module:             $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl
Used module:         $paramod$93b39c1b1c3e150517fa579bb8796d2d53e54d5c\la_wb
Used module:             $paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la
Used module:         $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl_wb
Used module:             $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl
Used module:         $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio_wb
Used module:             $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio
Used module:         $paramod$7a40847776a6b97ca500ad187f6f606eebd9d328\counter_timer_high_wb
Used module:             \counter_timer_high
Used module:         $paramod$eb38ef639d5e248b479cbbb17ad8847d62728585\counter_timer_low_wb
Used module:             \counter_timer_low
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=603979776\CONFIG=8'00000000\DATA=8'00000100
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=536870912\CLK_DIV=8'00000000\DATA=8'00000100
Used module:             \simpleuart
Used module:         \spimemio_wb
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         $paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb
Used module:             $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32
Used module:                 \picorv32_pcpi_div
Used module:                 \picorv32_pcpi_mul
Used module:                 \mgmt_soc_regs
Used module:         \convert_gpio_sigs
Used module:     \caravel_clocking
Used module:         $paramod\clock_div\SIZE=3
Used module:             \odd
Used module:             \even
Removed 0 unused modules.

14.2. Executing PROC pass (convert processes to netlists).

14.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 16 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
Found and cleaned up 1 empty switch in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1384$7374'.
Found and cleaned up 6 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:548$7020'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:548$7020'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6862'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6856'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6850'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6844'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6838'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6832'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6826'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6820'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6814'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6808'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6802'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6796'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6790'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6784'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6778'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6772'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6766'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6760'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6754'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6748'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6742'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6736'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6730'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6724'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6718'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6712'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6706'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6700'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6694'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6688'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6682'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6676'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6670'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6664'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6658'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6652'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6646'.
Found and cleaned up 1 empty switch in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6640'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
Cleaned up 62 empty switches.

14.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 41 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1306$7360 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1292$7355 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 8 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1183$7320 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 3 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 3 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 47 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:702$7053 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 4 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:432$6991 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Removed 2 dead cases from process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:392$6983 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909 in module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Marked 13 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886 in module $paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.
Marked 4 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500 in module $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.
Marked 4 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490 in module $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6862 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6856 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6850 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6844 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6838 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6832 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6826 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6820 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6814 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6808 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6802 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6796 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6790 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6784 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6778 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6772 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6766 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6760 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6754 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6748 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6742 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6736 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6730 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6724 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6718 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6712 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6706 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6700 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6694 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6688 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6682 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6676 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6670 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6664 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6658 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6652 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6646 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6640 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6634 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6628 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Removed 7 dead cases from process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 12 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 4 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:275$6422 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:257$6416 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 44 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:232$6414 in module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Marked 3 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814 in module $paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:57$2228 in module mem_wb.
Marked 22 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589 in module counter_timer_low.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:170$1579 in module counter_timer_low.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577 in module counter_timer_low.
Marked 17 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526 in module counter_timer_high.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:167$1518 in module counter_timer_high.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516 in module counter_timer_high.
Marked 5 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481 in module simple_spi_master.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:358$1475 in module simple_spi_master.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:339$1469 in module simple_spi_master.
Marked 6 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458 in module simple_spi_master.
Marked 6 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441 in module simple_spi_master.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439 in module simple_spi_master.
Marked 3 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:138$1388 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342 in module spimemio_xfer.
Marked 5 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318 in module spimemio_xfer.
Marked 3 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288 in module spimemio.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220 in module spimemio.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:69$4563 in module $paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.
Marked 4 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140 in module picorv32_pcpi_div.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:45$3102 in module $paramod\clock_div\SIZE=3.
Marked 4 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097 in module picorv32_pcpi_mul.
Marked 16 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068 in module housekeeping_spi_slave.
Marked 6 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058 in module housekeeping_spi_slave.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050 in module housekeeping_spi.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:100$262 in module caravel_clocking.
Marked 1 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257 in module caravel_clocking.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:193$251 in module even.
Marked 2 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:149$243 in module odd.
Marked 4 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235 in module odd.
Marked 3 switch rules as full_case in process $proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:87$230 in module odd.
Removed a total of 9 dead cases.

14.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 25 redundant assignments.
Promoted 269 assignments to connections.

14.2.4. Executing PROC_INIT pass (extract init attributes).

14.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \resetn in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
Found async reset \resetn in `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
Found async reset \resetn in `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:170$1579'.
Found async reset \resetn in `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
Found async reset \resetn in `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
Found async reset \resetn in `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:167$1518'.
Found async reset \resetn in `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:358$1475'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:339$1469'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
Found async reset \resetb in `$paramod\clock_div\SIZE=3.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:45$3102'.
Found async reset \csb_reset in `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
Found async reset \csb_reset in `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058'.
Found async reset \RSTB in `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
Found async reset \resetb in `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:100$262'.
Found async reset \resetb in `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257'.
Found async reset \resetb in `\even.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:193$251'.
Found async reset \resetb in `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:149$243'.
Found async reset \resetb in `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235'.
Found async reset \resetb in `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:87$230'.

14.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[4:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\eoi[31:0]
    86/86: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1384$7374'.
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1306$7360'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1292$7355'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1290$7354'.
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1246$7332'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1183$7320'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
     1/76: $0\decoded_rs1[4:0] [4]
     2/76: $0\decoded_imm_j[31:0] [10]
     3/76: $0\decoded_imm_j[31:0] [7]
     4/76: $0\decoded_imm_j[31:0] [6]
     5/76: $0\decoded_imm_j[31:0] [3:1]
     6/76: $0\decoded_imm_j[31:0] [5]
     7/76: $0\decoded_imm_j[31:0] [9:8]
     8/76: $0\decoded_imm_j[31:0] [31:20]
     9/76: $0\decoded_imm_j[31:0] [4]
    10/76: $0\decoded_imm_j[31:0] [11]
    11/76: $0\decoded_imm_j[31:0] [0]
    12/76: $0\decoded_rs1[4:0] [3:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[4:0]
    26/76: $0\decoded_imm_j[31:0] [19:12]
    27/76: $0\decoded_rd[4:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:702$7053'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:432$6991'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:392$6983'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
     1/50: $0\la_data_3[31:0] [31:24]
     2/50: $0\la_iena_3[31:0] [23:16]
     3/50: $0\la_iena_3[31:0] [15:8]
     4/50: $0\la_iena_3[31:0] [7:0]
     5/50: $0\la_iena_2[31:0] [23:16]
     6/50: $0\la_iena_2[31:0] [15:8]
     7/50: $0\la_iena_2[31:0] [7:0]
     8/50: $0\la_iena_1[31:0] [23:16]
     9/50: $0\la_iena_1[31:0] [15:8]
    10/50: $0\la_iena_1[31:0] [7:0]
    11/50: $0\la_iena_0[31:0] [23:16]
    12/50: $0\la_iena_0[31:0] [15:8]
    13/50: $0\la_iena_0[31:0] [7:0]
    14/50: $0\la_oenb_3[31:0] [23:16]
    15/50: $0\la_oenb_3[31:0] [15:8]
    16/50: $0\la_oenb_3[31:0] [7:0]
    17/50: $0\la_oenb_2[31:0] [23:16]
    18/50: $0\la_oenb_2[31:0] [15:8]
    19/50: $0\la_oenb_2[31:0] [7:0]
    20/50: $0\la_oenb_1[31:0] [23:16]
    21/50: $0\la_oenb_1[31:0] [15:8]
    22/50: $0\la_oenb_1[31:0] [7:0]
    23/50: $0\la_oenb_0[31:0] [23:16]
    24/50: $0\la_oenb_0[31:0] [15:8]
    25/50: $0\la_oenb_0[31:0] [7:0]
    26/50: $0\la_data_3[31:0] [15:8]
    27/50: $0\la_data_3[31:0] [7:0]
    28/50: $0\la_data_2[31:0] [31:24]
    29/50: $0\la_data_2[31:0] [15:8]
    30/50: $0\la_data_2[31:0] [7:0]
    31/50: $0\la_data_1[31:0] [31:24]
    32/50: $0\la_data_1[31:0] [15:8]
    33/50: $0\la_data_1[31:0] [7:0]
    34/50: $0\la_data_0[31:0] [31:24]
    35/50: $0\la_data_0[31:0] [15:8]
    36/50: $0\la_data_0[31:0] [7:0]
    37/50: $0\la_iena_3[31:0] [31:24]
    38/50: $0\la_iena_1[31:0] [31:24]
    39/50: $0\la_iena_0[31:0] [31:24]
    40/50: $0\la_oenb_3[31:0] [31:24]
    41/50: $0\la_oenb_2[31:0] [31:24]
    42/50: $0\la_oenb_1[31:0] [31:24]
    43/50: $0\la_oenb_0[31:0] [31:24]
    44/50: $0\la_data_3[31:0] [23:16]
    45/50: $0\la_data_2[31:0] [23:16]
    46/50: $0\la_data_1[31:0] [23:16]
    47/50: $0\la_data_0[31:0] [23:16]
    48/50: $0\la_iena_2[31:0] [31:24]
    49/50: $0\iomem_ready[0:0]
    50/50: $0\iomem_rdata[31:0]
Creating decoders for process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
     1/7: $0\irq_8_inputsrc[0:0]
     2/7: $0\irq_7_inputsrc[0:0]
     3/7: $0\trap_output_dest[0:0]
     4/7: $0\clk2_output_dest[0:0]
     5/7: $0\clk1_output_dest[0:0]
     6/7: $0\iomem_ready[0:0]
     7/7: $0\iomem_rdata[31:0]
Creating decoders for process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
     1/6: $0\iomem_ready[0:0]
     2/6: $0\iomem_rdata[31:0]
     3/6: $0\gpio_pd[0:0]
     4/6: $0\gpio_pu[0:0]
     5/6: $0\gpio_oeb[0:0]
     6/6: $0\gpio[0:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6862'.
     1/1: $0\io_ctrl[37][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6856'.
     1/1: $0\io_ctrl[36][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6850'.
     1/1: $0\io_ctrl[35][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6844'.
     1/1: $0\io_ctrl[34][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6838'.
     1/1: $0\io_ctrl[33][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6832'.
     1/1: $0\io_ctrl[32][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6826'.
     1/1: $0\io_ctrl[31][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6820'.
     1/1: $0\io_ctrl[30][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6814'.
     1/1: $0\io_ctrl[29][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6808'.
     1/1: $0\io_ctrl[28][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6802'.
     1/1: $0\io_ctrl[27][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6796'.
     1/1: $0\io_ctrl[26][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6790'.
     1/1: $0\io_ctrl[25][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6784'.
     1/1: $0\io_ctrl[24][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6778'.
     1/1: $0\io_ctrl[23][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6772'.
     1/1: $0\io_ctrl[22][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6766'.
     1/1: $0\io_ctrl[21][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6760'.
     1/1: $0\io_ctrl[20][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6754'.
     1/1: $0\io_ctrl[19][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6748'.
     1/1: $0\io_ctrl[18][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6742'.
     1/1: $0\io_ctrl[17][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6736'.
     1/1: $0\io_ctrl[16][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6730'.
     1/1: $0\io_ctrl[15][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6724'.
     1/1: $0\io_ctrl[14][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6718'.
     1/1: $0\io_ctrl[13][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6712'.
     1/1: $0\io_ctrl[12][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6706'.
     1/1: $0\io_ctrl[11][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6700'.
     1/1: $0\io_ctrl[10][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6694'.
     1/1: $0\io_ctrl[9][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6688'.
     1/1: $0\io_ctrl[8][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6682'.
     1/1: $0\io_ctrl[7][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6676'.
     1/1: $0\io_ctrl[6][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6670'.
     1/1: $0\io_ctrl[5][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6664'.
     1/1: $0\io_ctrl[4][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6658'.
     1/1: $0\io_ctrl[3][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6652'.
     1/1: $0\io_ctrl[2][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6646'.
     1/1: $0\io_ctrl[1][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6640'.
     1/1: $0\io_ctrl[0][12:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6634'.
     1/1: $0\mgmt_gpio_out[37:32]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6628'.
     1/1: $0\mgmt_gpio_out[31:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6625'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6621'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6617'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6613'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6609'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6605'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6601'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6597'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6593'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6589'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6585'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6581'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6577'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6573'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6569'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6565'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6561'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6557'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6553'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6549'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6545'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6541'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6537'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6533'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6529'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6525'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6521'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6517'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6513'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6509'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6505'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6501'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6497'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6493'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6489'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6485'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6481'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6477'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6472'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6470'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6468'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6466'.
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
     1/22: $4$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_DATA[12:0]$6453
     2/22: $4$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_DATA[12:0]$6452
     3/22: $3$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_DATA[12:0]$6449
     4/22: $3$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_ADDR[5:0]$6448
     5/22: $3$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_DATA[12:0]$6447
     6/22: $3$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_ADDR[5:0]$6446
     7/22: $2$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_DATA[12:0]$6443
     8/22: $2$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_ADDR[5:0]$6442
     9/22: $2$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_DATA[12:0]$6441
    10/22: $2$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_ADDR[5:0]$6440
    11/22: $1$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_DATA[12:0]$6438
    12/22: $1$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_ADDR[5:0]$6437
    13/22: $1$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_DATA[12:0]$6436
    14/22: $1$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_ADDR[5:0]$6435
    15/22: $0\serial_data_staging_2[12:0]
    16/22: $0\serial_data_staging_1[12:0]
    17/22: $0\xfer_state[1:0]
    18/22: $0\pad_count_2[5:0]
    19/22: $0\pad_count_1[4:0]
    20/22: $0\xfer_count[3:0]
    21/22: $0\serial_resetn[0:0]
    22/22: $0\serial_clock[0:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:275$6422'.
     1/3: $0\xfer_ctrl[0:0]
     2/3: $0\user_irq_ena[2:0]
     3/3: $0\pwr_ctrl_out[3:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:257$6416'.
     1/2: $0\iomem_ready[0:0]
     2/2: $0\iomem_rdata[31:0]
Creating decoders for process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:232$6414'.
     1/48: $44\iomem_rdata_pre[31:0]
     2/48: $43\iomem_rdata_pre[31:0]
     3/48: $42\iomem_rdata_pre[31:0]
     4/48: $41\iomem_rdata_pre[31:0]
     5/48: $40\iomem_rdata_pre[31:0]
     6/48: $39\iomem_rdata_pre[31:0]
     7/48: $38\iomem_rdata_pre[31:0]
     8/48: $37\iomem_rdata_pre[31:0]
     9/48: $36\iomem_rdata_pre[31:0]
    10/48: $35\iomem_rdata_pre[31:0]
    11/48: $34\iomem_rdata_pre[31:0]
    12/48: $33\iomem_rdata_pre[31:0]
    13/48: $32\iomem_rdata_pre[31:0]
    14/48: $31\iomem_rdata_pre[31:0]
    15/48: $30\iomem_rdata_pre[31:0]
    16/48: $29\iomem_rdata_pre[31:0]
    17/48: $28\iomem_rdata_pre[31:0]
    18/48: $27\iomem_rdata_pre[31:0]
    19/48: $26\iomem_rdata_pre[31:0]
    20/48: $25\iomem_rdata_pre[31:0]
    21/48: $24\iomem_rdata_pre[31:0]
    22/48: $23\iomem_rdata_pre[31:0]
    23/48: $22\iomem_rdata_pre[31:0]
    24/48: $21\iomem_rdata_pre[31:0]
    25/48: $20\iomem_rdata_pre[31:0]
    26/48: $19\iomem_rdata_pre[31:0]
    27/48: $18\iomem_rdata_pre[31:0]
    28/48: $17\iomem_rdata_pre[31:0]
    29/48: $16\iomem_rdata_pre[31:0]
    30/48: $15\iomem_rdata_pre[31:0]
    31/48: $14\iomem_rdata_pre[31:0]
    32/48: $13\iomem_rdata_pre[31:0]
    33/48: $12\iomem_rdata_pre[31:0]
    34/48: $11\iomem_rdata_pre[31:0]
    35/48: $10\iomem_rdata_pre[31:0]
    36/48: $9\iomem_rdata_pre[31:0]
    37/48: $8\iomem_rdata_pre[31:0]
    38/48: $7\iomem_rdata_pre[31:0]
    39/48: $6\iomem_rdata_pre[31:0]
    40/48: $5\iomem_rdata_pre[31:0]
    41/48: $4\j[31:0]
    42/48: $4\iomem_rdata_pre[31:0]
    43/48: $3\iomem_rdata_pre[31:0]
    44/48: $3\j[31:0]
    45/48: $2\iomem_rdata_pre[31:0]
    46/48: $2\j[31:0]
    47/48: $1\iomem_rdata_pre[31:0]
    48/48: $1\j[31:0]
Creating decoders for process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
     1/9: $0\state[1:0]
     2/9: $0\wbm_cyc_o[0:0]
     3/9: $0\wbm_stb_o[0:0]
     4/9: $0\wbm_sel_o[3:0]
     5/9: $0\wbm_we_o[0:0]
     6/9: $0\wbm_dat_o[31:0]
     7/9: $0\wbm_adr_o[31:0]
     8/9: $0\mem_rdata[31:0]
     9/9: $0\mem_ready[0:0]
Creating decoders for process `\mem_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:57$2228'.
     1/2: $0\wb_ack_o[0:0]
     2/2: $0\wb_ack_read[0:0]
Creating decoders for process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
     1/8: $0\value_cur[31:0] [31:24]
     2/8: $0\value_cur[31:0] [7:0]
     3/8: $0\value_cur[31:0] [15:8]
     4/8: $0\value_cur[31:0] [23:16]
     5/8: $0\lastenable[0:0]
     6/8: $0\stop_out[0:0]
     7/8: $0\strobe[0:0]
     8/8: $0\irq_out[0:0]
Creating decoders for process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:170$1579'.
     1/4: $0\value_reset[31:0] [15:8]
     2/4: $0\value_reset[31:0] [7:0]
     3/4: $0\value_reset[31:0] [23:16]
     4/4: $0\value_reset[31:0] [31:24]
Creating decoders for process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
     1/5: $0\chain[0:0]
     2/5: $0\irq_ena[0:0]
     3/5: $0\updown[0:0]
     4/5: $0\oneshot[0:0]
     5/5: $0\enable[0:0]
Creating decoders for process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
     1/7: $0\value_cur[31:0] [31:24]
     2/7: $0\value_cur[31:0] [23:16]
     3/7: $0\value_cur[31:0] [7:0]
     4/7: $0\value_cur[31:0] [15:8]
     5/7: $0\lastenable[0:0]
     6/7: $0\stop_out[0:0]
     7/7: $0\irq_out[0:0]
Creating decoders for process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:167$1518'.
     1/4: $0\value_reset[31:0] [15:8]
     2/4: $0\value_reset[31:0] [7:0]
     3/4: $0\value_reset[31:0] [23:16]
     4/4: $0\value_reset[31:0] [31:24]
Creating decoders for process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
     1/5: $0\chain[0:0]
     2/5: $0\irq_ena[0:0]
     3/5: $0\updown[0:0]
     4/5: $0\oneshot[0:0]
     5/5: $0\enable[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481'.
     1/3: $0\rreg[7:0]
     2/3: $0\treg[7:0]
     3/3: $0\isdo[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:358$1475'.
     1/1: $0\isck[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:339$1469'.
     1/2: $0\count[7:0]
     2/2: $0\hsck[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
     1/4: $0\nbit[2:0]
     2/4: $0\icsb[0:0]
     3/4: $0\done[0:0]
     4/4: $0\state[1:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
     1/4: $0\r_latched[0:0]
     2/4: $0\w_latched[0:0]
     3/4: $0\d_latched[7:0]
     4/4: $0\err_out[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
     1/9: $0\hkconn[0:0]
     2/9: $0\mode[0:0]
     3/9: $0\stream[0:0]
     4/9: $0\irqena[0:0]
     5/9: $0\mlb[0:0]
     6/9: $0\invcsb[0:0]
     7/9: $0\invsck[0:0]
     8/9: $0\prescaler[7:0]
     9/9: $0\enable[0:0]
Creating decoders for process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
     1/5: $0\recv_divcnt[31:0]
     2/5: $0\recv_buf_valid[0:0]
     3/5: $0\recv_buf_data[7:0]
     4/5: $0\recv_pattern[7:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:138$1388'.
     1/5: $0\cfg_divider[31:0] [31:24]
     2/5: $0\cfg_divider[31:0] [23:16]
     3/5: $0\cfg_divider[31:0] [15:8]
     4/5: $0\cfg_divider[31:0] [7:0]
     5/5: $0\enabled[0:0]
Creating decoders for process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
     1/14: $0\last_fetch[0:0]
     2/14: $0\fetch[0:0]
     3/14: $0\xfer_tag[3:0]
     4/14: $0\xfer_rd[0:0]
     5/14: $0\xfer_qspi[0:0]
     6/14: $0\xfer_cont[0:0]
     7/14: $0\dummy_count[3:0]
     8/14: $0\count[3:0]
     9/14: $0\ibuffer[7:0]
    10/14: $0\obuffer[7:0]
    11/14: $0\xfer_ddr[0:0]
    12/14: $0\xfer_dspi[0:0]
    13/14: $0\flash_clk[0:0]
    14/14: $0\flash_csb[0:0]
Creating decoders for process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
     1/33: $5\next_count[3:0]
     2/33: $5\next_obuffer[7:0]
     3/33: $5\next_ibuffer[7:0]
     4/33: $4\next_count[3:0]
     5/33: $4\next_obuffer[7:0]
     6/33: $4\next_ibuffer[7:0]
     7/33: $3\next_count[3:0]
     8/33: $3\next_obuffer[7:0]
     9/33: $3\next_ibuffer[7:0]
    10/33: $2\next_fetch[0:0]
    11/33: $2\next_count[3:0]
    12/33: $2\next_ibuffer[7:0]
    13/33: $2\next_obuffer[7:0]
    14/33: $2\flash_io0_do[0:0]
    15/33: $2\flash_io0_oe[0:0]
    16/33: $2\flash_io3_oe[0:0]
    17/33: $2\flash_io2_oe[0:0]
    18/33: $2\flash_io1_oe[0:0]
    19/33: $2\flash_io3_do[0:0]
    20/33: $2\flash_io2_do[0:0]
    21/33: $2\flash_io1_do[0:0]
    22/33: $1\next_fetch[0:0]
    23/33: $1\next_count[3:0]
    24/33: $1\next_ibuffer[7:0]
    25/33: $1\next_obuffer[7:0]
    26/33: $1\flash_io3_oe[0:0]
    27/33: $1\flash_io2_oe[0:0]
    28/33: $1\flash_io1_oe[0:0]
    29/33: $1\flash_io0_oe[0:0]
    30/33: $1\flash_io3_do[0:0]
    31/33: $1\flash_io2_do[0:0]
    32/33: $1\flash_io1_do[0:0]
    33/33: $1\flash_io0_do[0:0]
Creating decoders for process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:608$1309'.
Creating decoders for process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
     1/17: $0\buffer[23:0] [23:16]
     2/17: $0\buffer[23:0] [15:8]
     3/17: $0\buffer[23:0] [7:0]
     4/17: $0\xfer_resetn[0:0]
     5/17: $0\rd_inc[0:0]
     6/17: $0\rd_wait[0:0]
     7/17: $0\rd_valid[0:0]
     8/17: $0\rd_addr[23:0]
     9/17: $0\din_valid[0:0]
    10/17: $0\din_rd[0:0]
    11/17: $0\din_ddr[0:0]
    12/17: $0\din_qspi[0:0]
    13/17: $0\din_cont[0:0]
    14/17: $0\din_tag[3:0]
    15/17: $0\din_data[7:0]
    16/17: $0\rdata[31:0]
    17/17: $0\state[3:0]
Creating decoders for process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:303$1224'.
Creating decoders for process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
     1/10: $0\softreset[0:0]
     2/10: $0\config_do[3:0]
     3/10: $0\config_clk[0:0]
     4/10: $0\config_csb[0:0]
     5/10: $0\config_oe[3:0]
     6/10: $0\config_dummy[3:0]
     7/10: $0\config_cont[0:0]
     8/10: $0\config_qspi[0:0]
     9/10: $0\config_ddr[0:0]
    10/10: $0\config_en[0:0]
Creating decoders for process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:99$4575'.
Creating decoders for process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:69$4563'.
     1/2: $0\wb_ack_o[1:0]
     2/2: $0\wb_ack_read[1:0]
Creating decoders for process `$paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon.$proc$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:67$3569'.
Creating decoders for process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `$paramod\clock_div\SIZE=3.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:45$3102'.
     1/2: $0\syncN[2:0]
     2/2: $0\syncNp[2:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2305$1102'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
     1/7: $0\mul_counter[6:0]
     2/7: $0\mul_finish[0:0]
     3/7: $0\mul_waiting[0:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
     1/14: $1\pass_thru_user[0:0]
     2/14: $0\pre_pass_thru_user[0:0]
     3/14: $0\pre_pass_thru_mgmt[0:0]
     4/14: $0\predata[6:0]
     5/14: $0\fixed[2:0]
     6/14: $0\readmode[0:0]
     7/14: $0\writemode[0:0]
     8/14: $0\pass_thru_user_delay[0:0]
     9/14: $0\pass_thru_mgmt_delay[0:0]
    10/14: $0\rdstb[0:0]
    11/14: $0\count[2:0]
    12/14: $0\addr[7:0]
    13/14: $0\state[2:0]
    14/14: $0\pass_thru_mgmt[0:0]
Creating decoders for process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058'.
     1/3: $0\sdoenb[0:0]
     2/3: $0\ldata[7:0]
     3/3: $0\wrstb[0:0]
Creating decoders for process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
     1/12: $0\pll_trim[25:0] [25:24]
     2/12: $0\pll_trim[25:0] [23:16]
     3/12: $0\pll_trim[25:0] [15:8]
     4/12: $0\pll_trim[25:0] [7:0]
     5/12: $0\irq[0:0]
     6/12: $0\pll_bypass[0:0]
     7/12: $0\reset_reg[0:0]
     8/12: $0\pll_ena[0:0]
     9/12: $0\pll_div[4:0]
    10/12: $0\pll90_sel[2:0]
    11/12: $0\pll_sel[2:0]
    12/12: $0\pll_dco_ena[0:0]
Creating decoders for process `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:100$262'.
     1/1: $0\reset_delay[2:0]
Creating decoders for process `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257'.
     1/4: $0\ext_clk_syncd[0:0]
     2/4: $0\use_pll_second[0:0]
     3/4: $0\use_pll_first[0:0]
     4/4: $0\ext_clk_syncd_pre[0:0]
Creating decoders for process `\even.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:193$251'.
     1/2: $0\out_counter[0:0]
     2/2: $0\counter[2:0]
Creating decoders for process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:162$246'.
Creating decoders for process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:149$243'.
     1/1: $0\rst_pulse[0:0]
Creating decoders for process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235'.
     1/3: $0\initial_begin[2:0]
     2/3: $0\out_counter2[0:0]
     3/3: $0\counter2[2:0]
Creating decoders for process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:87$230'.
     1/2: $0\out_counter[0:0]
     2/2: $0\counter[2:0]
Creating decoders for process `\mgmt_soc_regs.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:899$2995'.
     1/3: $0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998
     2/3: $0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_DATA[31:0]$2997
     3/3: $0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_ADDR[4:0]$2996
Creating decoders for process `\mgmt_soc.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:349$2983'.

14.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cpuregs_rs1' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1384$7374'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cpuregs_rs2' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1384$7374'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoded_rs' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1384$7374'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cpuregs_write' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1306$7360'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cpuregs_wrdata' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1306$7360'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\clear_prefetched_high_word' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1292$7355'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_out' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1246$7332'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_out_0' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1246$7332'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_ascii_state' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1183$7320'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_insn_opcode' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_ascii_instr' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_insn_imm' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_insn_rs1' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_insn_rs2' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_insn_rd' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\new_ascii_instr' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:702$7053'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_add_sub' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_shl' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_shr' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_eq' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_ltu' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_lts' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_la_wdata' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_la_wstrb' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_rdata_word' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_int_wr' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_int_rd' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_int_wait' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909'.
No latch inferred for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_int_ready' from process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_data_arr[0]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_data_arr[1]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[0]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[1]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[2]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[3]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[4]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[5]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[6]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[7]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[8]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[9]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[10]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[11]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[12]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[13]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[14]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[15]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[16]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[17]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[18]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[19]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[20]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[21]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[22]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[23]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[24]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[25]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[26]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[27]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[28]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[29]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[30]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[31]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[32]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[33]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[34]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[35]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[36]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl_arr[37]' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6282' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6625'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6280' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6621'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6278' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6617'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6276' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6613'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6274' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6609'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6272' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6605'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6270' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6601'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6268' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6597'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6266' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6593'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6264' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6589'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6262' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6585'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6260' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6581'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6258' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6577'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6256' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6573'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6254' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6569'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6252' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6565'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6250' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6561'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6248' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6557'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6246' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6553'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6244' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6549'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6242' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6545'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6240' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6541'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6238' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6537'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6236' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6533'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6234' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6529'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6232' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6525'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6230' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6521'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6228' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6517'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6226' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6513'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6224' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6509'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6222' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6505'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6220' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6501'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6218' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6497'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6216' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6493'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6214' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6489'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6212' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6485'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6210' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6481'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:209$6208' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6477'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:188$6204' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6472'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:187$6203' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6470'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:183$6202' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6468'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2bits$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:182$6201' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6466'.
No latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\iomem_rdata_pre' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:232$6414'.
Latch inferred for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\j' from process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:232$6414': $auto$proc_dlatch.cc:430:proc_dlatch$16130
No latch inferred for signal `\spimemio_xfer.\flash_io0_do' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_do' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_do' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_do' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_oe' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_oe' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_oe' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_oe' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\next_obuffer' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\next_ibuffer' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\next_count' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `\spimemio_xfer.\next_fetch' from process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
No latch inferred for signal `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.\wb_rw_dat_o' from process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:99$4575'.
No latch inferred for signal `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.\i' from process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:99$4575'.
No latch inferred for signal `$paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon.\i' from process `$paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon.$proc$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:67$3569'.
No latch inferred for signal `$paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon.\wbm_dat_o' from process `$paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon.$proc$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:67$3569'.
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
No latch inferred for signal `\mgmt_soc.\irq' from process `\mgmt_soc.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:349$2983'.

14.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\trap' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16131' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_valid' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16132' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\eoi' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16133' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\trace_valid' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16134' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\trace_data' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16135' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\count_cycle' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16136' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\count_instr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16137' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\reg_pc' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16138' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\reg_next_pc' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16139' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\reg_op1' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16140' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\reg_op2' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16141' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\reg_out' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16142' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\reg_sh' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16143' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\irq_delay' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16144' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\irq_active' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16145' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\irq_mask' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16146' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\irq_pending' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16147' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\timer' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16148' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_wordsize' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16149' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_do_prefetch' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16150' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_do_rinst' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16151' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_do_rdata' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16152' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_do_wdata' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16153' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoder_trigger' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16154' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoder_trigger_q' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16155' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoder_pseudo_trigger' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16156' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16157' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_rs1val' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16158' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_rs2val' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16159' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_rs1val_valid' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16160' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_rs2val_valid' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16161' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cpu_state' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16162' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\irq_state' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16163' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\set_mem_do_rinst' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16164' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\set_mem_do_rdata' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16165' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\set_mem_do_wdata' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16166' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_store' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16167' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_stalu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16168' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_branch' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16169' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_compr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16170' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_trace' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16171' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_is_lu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16172' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_is_lh' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16173' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_is_lb' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16174' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\latched_rd' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16175' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\current_pc' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16176' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_timeout_counter' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16177' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_timeout' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16178' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\next_irq_pending' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16179' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\do_waitirq' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16180' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_out_q' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16181' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_out_0_q' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16182' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_wait' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16183' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\alu_wait_2' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
  created $dff cell `$procdff$16184' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\clear_prefetched_high_word_q' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1290$7354'.
  created $dff cell `$procdff$16185' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\pcpi_insn' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16186' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_lui' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16187' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_auipc' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16188' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_jal' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16189' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_jalr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16190' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_beq' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16191' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_bne' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16192' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_blt' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16193' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_bge' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16194' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_bltu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16195' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_bgeu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16196' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_lb' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16197' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_lh' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16198' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_lw' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16199' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_lbu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16200' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_lhu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16201' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sb' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16202' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sh' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16203' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sw' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16204' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_addi' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16205' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_slti' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16206' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sltiu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16207' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_xori' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16208' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_ori' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16209' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_andi' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16210' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_slli' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16211' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_srli' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16212' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_srai' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16213' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_add' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16214' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sub' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16215' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sll' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16216' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_slt' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16217' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sltu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16218' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_xor' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16219' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_srl' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16220' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_sra' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16221' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_or' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16222' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_and' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16223' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_rdcycle' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16224' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_rdcycleh' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16225' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_rdinstr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16226' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_rdinstrh' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16227' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_ecall_ebreak' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16228' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_getq' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16229' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_setq' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16230' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_retirq' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16231' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_maskirq' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16232' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_waitirq' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16233' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\instr_timer' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16234' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoded_rd' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16235' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoded_rs1' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16236' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoded_rs2' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16237' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoded_imm' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16238' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\decoded_imm_j' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16239' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\compressed_instr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16240' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_lui_auipc_jal' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16241' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16242' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_slli_srli_srai' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16243' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16244' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_sb_sh_sw' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16245' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_sll_srl_sra' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16246' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16247' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_slti_blt_slt' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16248' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16249' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16250' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_lbu_lhu_lw' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16251' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_alu_reg_imm' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16252' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_alu_reg_reg' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16253' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\is_compare' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
  created $dff cell `$procdff$16254' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_insn_addr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16255' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\q_ascii_instr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16256' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\q_insn_imm' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16257' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\q_insn_opcode' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16258' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\q_insn_rs1' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16259' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\q_insn_rs2' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16260' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\q_insn_rd' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16261' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_next' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16262' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\dbg_valid_insn' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16263' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cached_ascii_instr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16264' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cached_insn_imm' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16265' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cached_insn_opcode' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16266' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cached_insn_rs1' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16267' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cached_insn_rs2' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16268' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\cached_insn_rd' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
  created $dff cell `$procdff$16269' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_valid' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16270' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_instr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16271' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_addr' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16272' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_wdata' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16273' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_wstrb' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16274' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_state' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16275' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_la_secondword' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16276' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\prefetched_high_word' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16277' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_16bit_buffer' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
  created $dff cell `$procdff$16278' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\next_insn_opcode' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:432$6991'.
  created $dff cell `$procdff$16279' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_rdata_q' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:432$6991'.
  created $dff cell `$procdff$16280' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\mem_la_firstword_reg' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:392$6983'.
  created $dff cell `$procdff$16281' with positive edge clock.
Creating register for signal `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.\last_mem_valid' using process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:392$6983'.
  created $dff cell `$procdff$16282' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\iomem_rdata' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16283' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\iomem_ready' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16284' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_data_0' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16285' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_data_1' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16286' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_data_2' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16287' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_data_3' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16288' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_oenb_0' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16289' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_oenb_1' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16290' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_oenb_2' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16291' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_oenb_3' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16292' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_iena_0' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16293' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_iena_1' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16294' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_iena_2' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16295' with positive edge clock.
Creating register for signal `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.\la_iena_3' using process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
  created $dff cell `$procdff$16296' with positive edge clock.
Creating register for signal `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.\iomem_rdata' using process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
  created $dff cell `$procdff$16297' with positive edge clock.
Creating register for signal `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.\iomem_ready' using process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
  created $dff cell `$procdff$16298' with positive edge clock.
Creating register for signal `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.\clk1_output_dest' using process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
  created $dff cell `$procdff$16299' with positive edge clock.
Creating register for signal `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.\clk2_output_dest' using process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
  created $dff cell `$procdff$16300' with positive edge clock.
Creating register for signal `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.\trap_output_dest' using process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
  created $dff cell `$procdff$16301' with positive edge clock.
Creating register for signal `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.\irq_7_inputsrc' using process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
  created $dff cell `$procdff$16302' with positive edge clock.
Creating register for signal `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.\irq_8_inputsrc' using process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
  created $dff cell `$procdff$16303' with positive edge clock.
Creating register for signal `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.\gpio' using process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
  created $dff cell `$procdff$16304' with positive edge clock.
Creating register for signal `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.\gpio_oeb' using process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
  created $dff cell `$procdff$16305' with positive edge clock.
Creating register for signal `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.\gpio_pu' using process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
  created $dff cell `$procdff$16306' with positive edge clock.
Creating register for signal `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.\gpio_pd' using process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
  created $dff cell `$procdff$16307' with positive edge clock.
Creating register for signal `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.\iomem_rdata' using process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
  created $dff cell `$procdff$16308' with positive edge clock.
Creating register for signal `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.\iomem_ready' using process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
  created $dff cell `$procdff$16309' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[37]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6862'.
  created $dff cell `$procdff$16310' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[36]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6856'.
  created $dff cell `$procdff$16311' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[35]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6850'.
  created $dff cell `$procdff$16312' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[34]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6844'.
  created $dff cell `$procdff$16313' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[33]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6838'.
  created $dff cell `$procdff$16314' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[32]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6832'.
  created $dff cell `$procdff$16315' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[31]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6826'.
  created $dff cell `$procdff$16316' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[30]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6820'.
  created $dff cell `$procdff$16317' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[29]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6814'.
  created $dff cell `$procdff$16318' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[28]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6808'.
  created $dff cell `$procdff$16319' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[27]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6802'.
  created $dff cell `$procdff$16320' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[26]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6796'.
  created $dff cell `$procdff$16321' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[25]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6790'.
  created $dff cell `$procdff$16322' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[24]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6784'.
  created $dff cell `$procdff$16323' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[23]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6778'.
  created $dff cell `$procdff$16324' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[22]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6772'.
  created $dff cell `$procdff$16325' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[21]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6766'.
  created $dff cell `$procdff$16326' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[20]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6760'.
  created $dff cell `$procdff$16327' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[19]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6754'.
  created $dff cell `$procdff$16328' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[18]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6748'.
  created $dff cell `$procdff$16329' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[17]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6742'.
  created $dff cell `$procdff$16330' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[16]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6736'.
  created $dff cell `$procdff$16331' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[15]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6730'.
  created $dff cell `$procdff$16332' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[14]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6724'.
  created $dff cell `$procdff$16333' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[13]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6718'.
  created $dff cell `$procdff$16334' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[12]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6712'.
  created $dff cell `$procdff$16335' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[11]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6706'.
  created $dff cell `$procdff$16336' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[10]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6700'.
  created $dff cell `$procdff$16337' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[9]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6694'.
  created $dff cell `$procdff$16338' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[8]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6688'.
  created $dff cell `$procdff$16339' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[7]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6682'.
  created $dff cell `$procdff$16340' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[6]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6676'.
  created $dff cell `$procdff$16341' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[5]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6670'.
  created $dff cell `$procdff$16342' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[4]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6664'.
  created $dff cell `$procdff$16343' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[3]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6658'.
  created $dff cell `$procdff$16344' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[2]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6652'.
  created $dff cell `$procdff$16345' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[1]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6646'.
  created $dff cell `$procdff$16346' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\io_ctrl[0]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6640'.
  created $dff cell `$procdff$16347' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\mgmt_gpio_out [37:32]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6634'.
  created $dff cell `$procdff$16348' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\mgmt_gpio_out [31:0]' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6628'.
  created $dff cell `$procdff$16349' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\serial_clock' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16350' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\serial_resetn' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16351' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\xfer_count' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16352' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\pad_count_1' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16353' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\pad_count_2' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16354' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\xfer_state' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16355' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\serial_data_staging_1' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16356' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\serial_data_staging_2' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16357' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_ADDR' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16358' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:391$6403_DATA' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16359' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_ADDR' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16360' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$mem2reg_rd$\io_ctrl$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:392$6404_DATA' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
  created $adff cell `$procdff$16361' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\pwr_ctrl_out' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:275$6422'.
  created $dff cell `$procdff$16362' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\user_irq_ena' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:275$6422'.
  created $dff cell `$procdff$16363' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\xfer_ctrl' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:275$6422'.
  created $dff cell `$procdff$16364' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\iomem_rdata' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:257$6416'.
  created $dff cell `$procdff$16365' with positive edge clock.
Creating register for signal `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.\iomem_ready' using process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:257$6416'.
  created $dff cell `$procdff$16366' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\mem_ready' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16367' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\mem_rdata' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16368' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\wbm_adr_o' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16369' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\wbm_dat_o' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16370' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\wbm_we_o' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16371' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\wbm_sel_o' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16372' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\wbm_stb_o' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16373' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\wbm_cyc_o' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16374' with positive edge clock.
Creating register for signal `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.\state' using process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
  created $dff cell `$procdff$16375' with positive edge clock.
Creating register for signal `\mem_wb.\wb_ack_o' using process `\mem_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:57$2228'.
  created $dff cell `$procdff$16376' with positive edge clock.
Creating register for signal `\mem_wb.\wb_ack_read' using process `\mem_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:57$2228'.
  created $dff cell `$procdff$16377' with positive edge clock.
Creating register for signal `\counter_timer_low.\irq_out' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
  created $adff cell `$procdff$16378' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\strobe' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
  created $adff cell `$procdff$16379' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\stop_out' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
  created $adff cell `$procdff$16380' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\value_cur' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
  created $adff cell `$procdff$16381' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\lastenable' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
  created $adff cell `$procdff$16382' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\value_reset' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:170$1579'.
  created $adff cell `$procdff$16383' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\enable' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
  created $adff cell `$procdff$16384' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\oneshot' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
  created $adff cell `$procdff$16385' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\updown' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
  created $adff cell `$procdff$16386' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\irq_ena' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
  created $adff cell `$procdff$16387' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_low.\chain' using process `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
  created $adff cell `$procdff$16388' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\irq_out' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
  created $adff cell `$procdff$16389' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\stop_out' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
  created $adff cell `$procdff$16390' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\value_cur' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
  created $adff cell `$procdff$16391' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\lastenable' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
  created $adff cell `$procdff$16392' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\value_reset' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:167$1518'.
  created $adff cell `$procdff$16393' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\enable' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
  created $adff cell `$procdff$16394' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\oneshot' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
  created $adff cell `$procdff$16395' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\updown' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
  created $adff cell `$procdff$16396' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\irq_ena' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
  created $adff cell `$procdff$16397' with positive edge clock and negative level reset.
Creating register for signal `\counter_timer_high.\chain' using process `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
  created $adff cell `$procdff$16398' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\isdo' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481'.
  created $adff cell `$procdff$16399' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\treg' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481'.
  created $adff cell `$procdff$16400' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\rreg' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481'.
  created $adff cell `$procdff$16401' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\isck' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:358$1475'.
  created $adff cell `$procdff$16402' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\count' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:339$1469'.
  created $adff cell `$procdff$16403' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\hsck' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:339$1469'.
  created $adff cell `$procdff$16404' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\state' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
  created $adff cell `$procdff$16405' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\done' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
  created $adff cell `$procdff$16406' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\icsb' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
  created $adff cell `$procdff$16407' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\nbit' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
  created $adff cell `$procdff$16408' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\err_out' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
  created $adff cell `$procdff$16409' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\d_latched' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
  created $adff cell `$procdff$16410' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\w_latched' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
  created $adff cell `$procdff$16411' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\r_latched' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
  created $adff cell `$procdff$16412' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\enable' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16413' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\prescaler' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16414' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\invsck' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16415' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\invcsb' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16416' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\mlb' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16417' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\irqena' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16418' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\stream' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16419' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\mode' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16420' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\hkconn' using process `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
  created $adff cell `$procdff$16421' with positive edge clock and negative level reset.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400'.
  created $dff cell `$procdff$16422' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400'.
  created $dff cell `$procdff$16423' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400'.
  created $dff cell `$procdff$16424' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400'.
  created $dff cell `$procdff$16425' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
  created $dff cell `$procdff$16426' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
  created $dff cell `$procdff$16427' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
  created $dff cell `$procdff$16428' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
  created $dff cell `$procdff$16429' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
  created $dff cell `$procdff$16430' with positive edge clock.
Creating register for signal `\simpleuart.\enabled' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:138$1388'.
  created $dff cell `$procdff$16431' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:138$1388'.
  created $dff cell `$procdff$16432' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_csb' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16433' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_clk' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16434' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_dspi' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16435' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16436' with positive edge clock.
Creating register for signal `\spimemio_xfer.\obuffer' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16437' with positive edge clock.
Creating register for signal `\spimemio_xfer.\ibuffer' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16438' with positive edge clock.
Creating register for signal `\spimemio_xfer.\count' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16439' with positive edge clock.
Creating register for signal `\spimemio_xfer.\dummy_count' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16440' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_cont' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16441' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_qspi' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16442' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_rd' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16443' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16444' with positive edge clock.
Creating register for signal `\spimemio_xfer.\fetch' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16445' with positive edge clock.
Creating register for signal `\spimemio_xfer.\last_fetch' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
  created $dff cell `$procdff$16446' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr_q' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:608$1309'.
  created $dff cell `$procdff$16447' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag_q' using process `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:608$1309'.
  created $dff cell `$procdff$16448' with positive edge clock.
Creating register for signal `\spimemio.\state' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16449' with positive edge clock.
Creating register for signal `\spimemio.\rdata' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16450' with positive edge clock.
Creating register for signal `\spimemio.\xfer_resetn' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16451' with positive edge clock.
Creating register for signal `\spimemio.\din_valid' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16452' with positive edge clock.
Creating register for signal `\spimemio.\din_data' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16453' with positive edge clock.
Creating register for signal `\spimemio.\din_tag' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16454' with positive edge clock.
Creating register for signal `\spimemio.\din_cont' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16455' with positive edge clock.
Creating register for signal `\spimemio.\din_qspi' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16456' with positive edge clock.
Creating register for signal `\spimemio.\din_ddr' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16457' with positive edge clock.
Creating register for signal `\spimemio.\din_rd' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16458' with positive edge clock.
Creating register for signal `\spimemio.\buffer' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16459' with positive edge clock.
Creating register for signal `\spimemio.\rd_addr' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16460' with positive edge clock.
Creating register for signal `\spimemio.\rd_valid' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16461' with positive edge clock.
Creating register for signal `\spimemio.\rd_wait' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16462' with positive edge clock.
Creating register for signal `\spimemio.\rd_inc' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
  created $dff cell `$procdff$16463' with positive edge clock.
Creating register for signal `\spimemio.\xfer_io0_90' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:303$1224'.
  created $dff cell `$procdff$16464' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io1_90' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:303$1224'.
  created $dff cell `$procdff$16465' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io2_90' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:303$1224'.
  created $dff cell `$procdff$16466' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io3_90' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:303$1224'.
  created $dff cell `$procdff$16467' with negative edge clock.
Creating register for signal `\spimemio.\softreset' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16468' with positive edge clock.
Creating register for signal `\spimemio.\config_en' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16469' with positive edge clock.
Creating register for signal `\spimemio.\config_ddr' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16470' with positive edge clock.
Creating register for signal `\spimemio.\config_qspi' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16471' with positive edge clock.
Creating register for signal `\spimemio.\config_cont' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16472' with positive edge clock.
Creating register for signal `\spimemio.\config_dummy' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16473' with positive edge clock.
Creating register for signal `\spimemio.\config_oe' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16474' with positive edge clock.
Creating register for signal `\spimemio.\config_csb' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16475' with positive edge clock.
Creating register for signal `\spimemio.\config_clk' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16476' with positive edge clock.
Creating register for signal `\spimemio.\config_do' using process `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
  created $dff cell `$procdff$16477' with positive edge clock.
Creating register for signal `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.\wb_ack_o' using process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:69$4563'.
  created $dff cell `$procdff$16478' with positive edge clock.
Creating register for signal `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.\wb_ack_read' using process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:69$4563'.
  created $dff cell `$procdff$16479' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16480' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16481' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16482' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16483' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16484' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16485' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16486' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16487' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
  created $dff cell `$procdff$16488' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
  created $dff cell `$procdff$16489' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
  created $dff cell `$procdff$16490' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
  created $dff cell `$procdff$16491' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
  created $dff cell `$procdff$16492' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
  created $dff cell `$procdff$16493' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
  created $dff cell `$procdff$16494' with positive edge clock.
Creating register for signal `$paramod\clock_div\SIZE=3.\syncN' using process `$paramod\clock_div\SIZE=3.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:45$3102'.
  created $adff cell `$procdff$16495' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clock_div\SIZE=3.\syncNp' using process `$paramod\clock_div\SIZE=3.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:45$3102'.
  created $adff cell `$procdff$16496' with positive edge clock and negative level reset.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2305$1102'.
  created $dff cell `$procdff$16497' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2305$1102'.
  created $dff cell `$procdff$16498' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2305$1102'.
  created $dff cell `$procdff$16499' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
  created $dff cell `$procdff$16500' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
  created $dff cell `$procdff$16501' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
  created $dff cell `$procdff$16502' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
  created $dff cell `$procdff$16503' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
  created $dff cell `$procdff$16504' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
  created $dff cell `$procdff$16505' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
  created $dff cell `$procdff$16506' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
  created $dff cell `$procdff$16507' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
  created $dff cell `$procdff$16508' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
  created $dff cell `$procdff$16509' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
  created $dff cell `$procdff$16510' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
  created $dff cell `$procdff$16511' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
  created $dff cell `$procdff$16512' with positive edge clock.
Creating register for signal `\housekeeping_spi_slave.\pass_thru_mgmt' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16513' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\pass_thru_user' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16514' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\state' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16515' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\addr' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16516' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\count' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16517' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\rdstb' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16518' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\pass_thru_mgmt_delay' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16519' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\pass_thru_user_delay' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16520' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\writemode' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16521' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\readmode' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16522' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\fixed' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16523' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\predata' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16524' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\pre_pass_thru_mgmt' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16525' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\pre_pass_thru_user' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
  created $adff cell `$procdff$16526' with positive edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\sdoenb' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058'.
  created $adff cell `$procdff$16527' with negative edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\wrstb' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058'.
  created $adff cell `$procdff$16528' with negative edge clock and positive level reset.
Creating register for signal `\housekeeping_spi_slave.\ldata' using process `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058'.
  created $adff cell `$procdff$16529' with negative edge clock and positive level reset.
Creating register for signal `\housekeeping_spi.\pll_dco_ena' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16530' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\pll_sel' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16531' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\pll90_sel' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16532' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\pll_div' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16533' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\pll_ena' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16534' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\pll_trim' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16535' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\pll_bypass' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16536' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\irq' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16537' with positive edge clock and negative level reset.
Creating register for signal `\housekeeping_spi.\reset_reg' using process `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
  created $adff cell `$procdff$16538' with positive edge clock and negative level reset.
Creating register for signal `\caravel_clocking.\reset_delay' using process `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:100$262'.
  created $adff cell `$procdff$16539' with positive edge clock and negative level reset.
Creating register for signal `\caravel_clocking.\use_pll_first' using process `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257'.
  created $adff cell `$procdff$16540' with positive edge clock and negative level reset.
Creating register for signal `\caravel_clocking.\use_pll_second' using process `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257'.
  created $adff cell `$procdff$16541' with positive edge clock and negative level reset.
Creating register for signal `\caravel_clocking.\ext_clk_syncd_pre' using process `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257'.
  created $dff cell `$procdff$16542' with positive edge clock.
Creating register for signal `\caravel_clocking.\ext_clk_syncd' using process `\caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257'.
  created $adff cell `$procdff$16543' with positive edge clock and negative level reset.
Creating register for signal `\even.\counter' using process `\even.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:193$251'.
  created $adff cell `$procdff$16544' with positive edge clock and negative level reset.
Creating register for signal `\even.\out_counter' using process `\even.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:193$251'.
  created $adff cell `$procdff$16545' with positive edge clock and negative level reset.
Creating register for signal `\odd.\old_N' using process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:162$246'.
  created $dff cell `$procdff$16546' with positive edge clock.
Creating register for signal `\odd.\rst_pulse' using process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:149$243'.
  created $adff cell `$procdff$16547' with positive edge clock and negative level reset.
Creating register for signal `\odd.\counter2' using process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235'.
  created $adff cell `$procdff$16548' with negative edge clock and negative level reset.
Creating register for signal `\odd.\out_counter2' using process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235'.
  created $adff cell `$procdff$16549' with negative edge clock and negative level reset.
Creating register for signal `\odd.\initial_begin' using process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235'.
  created $adff cell `$procdff$16550' with negative edge clock and negative level reset.
Creating register for signal `\odd.\counter' using process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:87$230'.
  created $adff cell `$procdff$16551' with positive edge clock and negative level reset.
Creating register for signal `\odd.\out_counter' using process `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:87$230'.
  created $adff cell `$procdff$16552' with positive edge clock and negative level reset.
Creating register for signal `\mgmt_soc_regs.$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_ADDR' using process `\mgmt_soc_regs.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:899$2995'.
  created $dff cell `$procdff$16553' with positive edge clock.
Creating register for signal `\mgmt_soc_regs.$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_DATA' using process `\mgmt_soc_regs.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:899$2995'.
  created $dff cell `$procdff$16554' with positive edge clock.
Creating register for signal `\mgmt_soc_regs.$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN' using process `\mgmt_soc_regs.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:899$2995'.
  created $dff cell `$procdff$16555' with positive edge clock.

14.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 61 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1399$7388'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1384$7374'.
Found and cleaned up 2 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1306$7360'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1306$7360'.
Found and cleaned up 2 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1292$7355'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1292$7355'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1290$7354'.
Found and cleaned up 2 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1246$7332'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1246$7332'.
Found and cleaned up 8 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1183$7320'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1183$7320'.
Found and cleaned up 22 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:858$7060'.
Found and cleaned up 3 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:809$7058'.
Found and cleaned up 5 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:778$7054'.
Found and cleaned up 47 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:702$7053'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:702$7053'.
Found and cleaned up 16 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:567$7029'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1236$7568'.
Found and cleaned up 19 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:432$6991'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:432$6991'.
Found and cleaned up 3 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:403$6988'.
Found and cleaned up 2 empty switches in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:392$6983'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:392$6983'.
Found and cleaned up 1 empty switch in `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909'.
Removing empty process `$paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:327$6909'.
Found and cleaned up 63 empty switches in `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
Removing empty process `$paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.$proc$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:184$6886'.
Found and cleaned up 9 empty switches in `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
Removing empty process `$paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:139$5500'.
Found and cleaned up 10 empty switches in `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
Removing empty process `$paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:122$5490'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6868'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6862'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6862'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6856'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6856'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6850'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6850'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6844'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6844'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6838'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6838'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6832'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6832'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6826'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6826'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6820'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6820'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6814'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6814'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6808'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6808'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6802'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6802'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6796'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6796'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6790'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6790'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6784'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6784'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6778'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6778'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6772'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6772'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6766'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6766'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6760'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6760'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6754'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6754'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6748'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6748'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6742'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6742'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6736'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6736'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6730'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6730'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6724'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6724'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6718'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6718'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6712'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6712'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6706'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6706'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6700'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6700'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6694'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6694'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6688'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6688'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6682'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6682'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6676'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6676'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6670'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6670'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6664'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6664'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6658'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6658'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6652'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6652'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6646'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6646'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6640'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:317$6640'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6634'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6634'.
Found and cleaned up 4 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6628'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:300$6628'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6625'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6621'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6617'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6613'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6609'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6605'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6601'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6597'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6593'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6589'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6585'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6581'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6577'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6573'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6569'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6565'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6561'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6557'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6553'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6549'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6545'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6541'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6537'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6533'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6529'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6525'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6521'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6517'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6513'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6509'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6505'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6501'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6497'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6493'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6489'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6485'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6481'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6477'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6472'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6470'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6468'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:0$6466'.
Found and cleaned up 14 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:358$6429'.
Found and cleaned up 8 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:275$6422'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:275$6422'.
Found and cleaned up 3 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:257$6416'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:257$6416'.
Found and cleaned up 44 empty switches in `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:232$6414'.
Removing empty process `$paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:232$6414'.
Found and cleaned up 4 empty switches in `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
Removing empty process `$paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2996$4814'.
Found and cleaned up 1 empty switch in `\mem_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:57$2228'.
Removing empty process `mem_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:57$2228'.
Found and cleaned up 25 empty switches in `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
Removing empty process `counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:202$1589'.
Found and cleaned up 4 empty switches in `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:170$1579'.
Removing empty process `counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:170$1579'.
Found and cleaned up 1 empty switch in `\counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
Removing empty process `counter_timer_low.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:148$1577'.
Found and cleaned up 26 empty switches in `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
Removing empty process `counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:195$1526'.
Found and cleaned up 4 empty switches in `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:167$1518'.
Removing empty process `counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:167$1518'.
Found and cleaned up 1 empty switch in `\counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
Removing empty process `counter_timer_high.$proc$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:145$1516'.
Found and cleaned up 6 empty switches in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481'.
Removing empty process `simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:371$1481'.
Found and cleaned up 1 empty switch in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:358$1475'.
Removing empty process `simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:358$1475'.
Found and cleaned up 2 empty switches in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:339$1469'.
Removing empty process `simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:339$1469'.
Found and cleaned up 6 empty switches in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
Removing empty process `simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:303$1458'.
Found and cleaned up 9 empty switches in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
Removing empty process `simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:259$1441'.
Found and cleaned up 2 empty switches in `\simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
Removing empty process `simple_spi_master.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:228$1439'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400'.
Removing empty process `simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:194$1400'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
Removing empty process `simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:151$1390'.
Found and cleaned up 6 empty switches in `\simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:138$1388'.
Removing empty process `simpleuart.$proc$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:138$1388'.
Found and cleaned up 4 empty switches in `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
Removing empty process `spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:707$1342'.
Found and cleaned up 5 empty switches in `\spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
Removing empty process `spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:619$1318'.
Removing empty process `spimemio_xfer.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:608$1309'.
Found and cleaned up 25 empty switches in `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
Removing empty process `spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:379$1288'.
Removing empty process `spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:303$1224'.
Found and cleaned up 5 empty switches in `\spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
Removing empty process `spimemio.$proc$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:251$1220'.
Removing empty process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:99$4575'.
Found and cleaned up 1 empty switch in `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:69$4563'.
Removing empty process `$paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.$proc$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:69$4563'.
Removing empty process `$paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon.$proc$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:67$3569'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
Removing empty process `picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2462$1140'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
Removing empty process `picorv32_pcpi_div.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2436$1130'.
Removing empty process `$paramod\clock_div\SIZE=3.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:45$3102'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2305$1102'.
Removing empty process `picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2305$1102'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
Removing empty process `picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2270$1097'.
Removing empty process `picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2246$1059'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
Removing empty process `picorv32_pcpi_mul.$proc$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2218$1053'.
Found and cleaned up 18 empty switches in `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
Removing empty process `housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:420$3068'.
Found and cleaned up 6 empty switches in `\housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058'.
Removing empty process `housekeeping_spi_slave.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:378$3058'.
Found and cleaned up 2 empty switches in `\housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
Removing empty process `housekeeping_spi.$proc$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:216$3050'.
Removing empty process `caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:100$262'.
Removing empty process `caravel_clocking.$proc$/project/openlane/mgmt_core/../../verilog/rtl/caravel_clocking.v:51$257'.
Found and cleaned up 2 empty switches in `\even.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:193$251'.
Removing empty process `even.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:193$251'.
Removing empty process `odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:162$246'.
Found and cleaned up 2 empty switches in `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:149$243'.
Removing empty process `odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:149$243'.
Found and cleaned up 4 empty switches in `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235'.
Removing empty process `odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:111$235'.
Found and cleaned up 3 empty switches in `\odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:87$230'.
Removing empty process `odd.$proc$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:87$230'.
Found and cleaned up 1 empty switch in `\mgmt_soc_regs.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:899$2995'.
Removing empty process `mgmt_soc_regs.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:899$2995'.
Removing empty process `mgmt_soc.$proc$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:349$2983'.
Cleaned up 707 empty switches.

14.3. Executing FLATTEN pass (flatten design).
Deleting now unused module convert_gpio_sigs.
Deleting now unused module $paramod$fa337340043f3d6a6d58696d5f72948a05215c34\picorv32.
Deleting now unused module $paramod$22b3d361cb89a18fd701bc760bdd7d0db6ba176f\la.
Deleting now unused module $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl.
Deleting now unused module $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio.
Deleting now unused module $paramod\soc_mem\WORDS=256\ADR_WIDTH=8.
Deleting now unused module $paramod$8de5d4002cbd56f926aebf080e06201afbcd7cf4\mprj_ctrl.
Deleting now unused module $paramod$5003a3824ab4fa5c9fb2ce071b508335b6ea3f1e\picorv32_wb.
Deleting now unused module $paramod\simpleuart_wb\BASE_ADR=536870912\CLK_DIV=8'00000000\DATA=8'00000100.
Deleting now unused module $paramod\simple_spi_master_wb\BASE_ADR=603979776\CONFIG=8'00000000\DATA=8'00000100.
Deleting now unused module mem_wb.
Deleting now unused module $paramod$eb38ef639d5e248b479cbbb17ad8847d62728585\counter_timer_low_wb.
Deleting now unused module counter_timer_low.
Deleting now unused module $paramod$7a40847776a6b97ca500ad187f6f606eebd9d328\counter_timer_high_wb.
Deleting now unused module counter_timer_high.
Deleting now unused module $paramod$7c0690a63bbf26fa3724bff7538cf8a1e2b60d48\gpio_wb.
Deleting now unused module simple_spi_master.
Deleting now unused module $paramod$5127b2add67e6a04802e6a42082c1f76c9942217\sysctrl_wb.
Deleting now unused module simpleuart.
Deleting now unused module $paramod$93b39c1b1c3e150517fa579bb8796d2d53e54d5c\la_wb.
Deleting now unused module spimemio_xfer.
Deleting now unused module spimemio.
Deleting now unused module spimemio_wb.
Deleting now unused module $paramod\mprj_ctrl_wb\BASE_ADR=637534208.
Deleting now unused module $paramod$fcceb124b12bded0f708cb8bbb5e7d95ebf1165b\storage_bridge_wb.
Deleting now unused module $paramod$28e5073159cf193af79354f9861ebc68d2c62ab9\wb_intercon.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module $paramod\clock_div\SIZE=3.
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module housekeeping_spi_slave.
Deleting now unused module housekeeping_spi.
Deleting now unused module caravel_clocking.
Deleting now unused module even.
Deleting now unused module odd.
Deleting now unused module mgmt_soc_regs.
Deleting now unused module mgmt_soc.
<suppressed ~37 debug messages>

14.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~1055 debug messages>

14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 428 unused cells and 4970 unused wires.
<suppressed ~538 debug messages>

14.6. Executing CHECK pass (checking for obvious problems).
checking module mgmt_core..
Warning: Wire mgmt_core.\soc.cpu.picorv32_core.irq [4] is used but has no driver.
found and reported 1 problems.

14.7. Executing OPT pass (performing simple optimizations).

14.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~2433 debug messages>
Removed a total of 811 cells.

14.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\housekeeping.\U1.$procmux$15647: \housekeeping.U1.pre_pass_thru_user -> 1'0
      Replacing known input bits on port A of cell $flatten\housekeeping.\U1.$procmux$15673: \housekeeping.U1.pre_pass_thru_mgmt -> 1'0
      Replacing known input bits on port A of cell $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15571: \soc.cpu.picorv32_core.pcpi_mul.mul_waiting -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$10449.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$10456.
    dead port 3/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$10482.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7651.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7661.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7663.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7669.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7676.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7678.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7684.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7693.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7713.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7719.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7722.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7735.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7742.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7745.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7758.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7770.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7773.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7782.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7785.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7793.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7795.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7798.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7812.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7814.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7816.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7819.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7832.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7834.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7837.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7849.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7852.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7859.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7861.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7864.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7887.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7889.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7891.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7894.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7916.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7918.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7921.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7940.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7942.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7945.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7964.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7966.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7969.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7990.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$7993.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8007.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8010.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8012.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8014.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8017.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8027.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8032.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8035.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8058.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8061.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8063.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8065.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8068.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8080.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8083.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8126.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8139.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8152.
    dead port 4/8 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8382.
    dead port 5/8 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8382.
    dead port 2/11 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8425.
    dead port 7/11 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8425.
    dead port 8/11 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8425.
    dead port 4/8 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8632.
    dead port 5/8 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8632.
    dead port 1/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8700.
    dead port 1/3 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8715.
    dead port 2/12 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8719.
    dead port 7/12 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8719.
    dead port 8/12 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8719.
    dead port 1/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8903.
    dead port 1/3 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8915.
    dead port 2/12 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8919.
    dead port 7/12 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8919.
    dead port 8/12 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8919.
    dead port 2/11 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9103.
    dead port 7/11 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9103.
    dead port 8/11 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9103.
    dead port 4/8 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9153.
    dead port 5/8 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9153.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$9294.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$9303.
    dead port 2/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12874.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12877.
    dead port 2/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12913.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12916.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13141.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13144.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13147.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13150.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13156.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13159.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13162.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13165.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13171.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13174.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13177.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13180.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13186.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13189.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13192.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13195.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13201.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13204.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13207.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13210.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13216.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13219.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13222.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13225.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13231.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13234.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13237.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13240.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13246.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13249.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13252.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13255.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13261.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13264.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13267.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13270.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13276.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13279.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13282.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13285.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13291.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13294.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13297.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13300.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13306.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13309.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13312.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13315.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13321.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13324.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13327.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13330.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13336.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13339.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13342.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13345.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13351.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13354.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13357.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13360.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13366.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13369.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13372.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13375.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13381.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13384.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13387.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13390.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13396.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13399.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13402.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13405.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13411.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13414.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13417.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13420.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13426.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13429.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13432.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13435.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13441.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13444.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13447.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13450.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13456.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13459.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13462.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13465.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13471.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13474.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13477.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13480.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13486.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13489.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13492.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13495.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13501.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13504.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13507.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13510.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13516.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13519.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13522.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13525.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13531.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13534.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13537.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13540.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13546.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13549.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13552.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13555.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13561.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13564.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13567.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13570.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13576.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13579.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13582.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13585.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13591.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13594.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13597.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13600.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13606.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13609.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13612.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13615.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13621.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13624.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13627.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13630.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13636.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13639.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13642.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13645.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13651.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13654.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13657.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13660.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13666.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13669.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13672.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13675.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13681.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13684.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13687.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13690.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13696.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13699.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13702.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13705.
    dead port 2/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13711.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13714.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13717.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13720.
    dead port 2/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13726.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13729.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13732.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13735.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13753.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13756.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13759.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13765.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13768.
    dead port 1/2 on $mux $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13783.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14884.
    dead port 1/4 on $pmux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14886.
    dead port 2/4 on $pmux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14886.
    dead port 3/4 on $pmux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14886.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14890.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14897.
    dead port 1/4 on $pmux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14899.
    dead port 2/4 on $pmux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14899.
    dead port 3/4 on $pmux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14899.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14903.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14923.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14925.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14934.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14936.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14958.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14960.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14970.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14972.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14982.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14992.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15002.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15012.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15022.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15032.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15040.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15048.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15058.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15066.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15074.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15084.
Removed 294 multiplexer ports.
<suppressed ~558 debug messages>

14.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    New input vector for $reduce_or cell $flatten\soc.\cpu.\picorv32_core.$reduce_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:331$6917: { \soc.cpu.picorv32_core.pcpi_mul.pcpi_ready \soc.cpu.picorv32_core.pcpi_div.pcpi_ready }
    New input vector for $reduce_or cell $flatten\soc.\cpu.\picorv32_core.$reduce_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:330$6913: { \soc.cpu.picorv32_core.pcpi_mul.pcpi_wait \soc.cpu.picorv32_core.pcpi_div.pcpi_wait }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10228: { $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP $auto$opt_reduce.cc:134:opt_mux$16557 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10243: { $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP $auto$opt_reduce.cc:134:opt_mux$16559 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10261: $auto$opt_reduce.cc:134:opt_mux$16561
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10274: $auto$opt_reduce.cc:134:opt_mux$16563
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10299: { $auto$opt_reduce.cc:134:opt_mux$16565 $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10334: { $flatten\soc.\cpu.\picorv32_core.$procmux$10240_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP $auto$opt_reduce.cc:134:opt_mux$16567 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10349: { $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP $auto$opt_reduce.cc:134:opt_mux$16569 $flatten\soc.\cpu.\picorv32_core.$procmux$10244_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10376: { $flatten\soc.\cpu.\picorv32_core.$procmux$10240_CMP $auto$opt_reduce.cc:134:opt_mux$16571 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10389: $auto$opt_reduce.cc:134:opt_mux$16573
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10415: { $auto$opt_reduce.cc:134:opt_mux$16577 $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP $auto$opt_reduce.cc:134:opt_mux$16575 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10434: { $flatten\soc.\cpu.\picorv32_core.$procmux$10240_CMP $auto$opt_reduce.cc:134:opt_mux$16579 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$7703: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $auto$opt_reduce.cc:134:opt_mux$16581 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$7725: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP $auto$opt_reduce.cc:134:opt_mux$16583 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$7748: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $auto$opt_reduce.cc:134:opt_mux$16585 }
    New ctrl vector for $mux cell $flatten\housekeeping.\U1.$procmux$15647: { }
    New ctrl vector for $mux cell $flatten\housekeeping.\U1.$procmux$15673: { }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8116: { $flatten\soc.\cpu.\picorv32_core.$procmux$7705_CMP $auto$opt_reduce.cc:134:opt_mux$16587 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8129: { $auto$opt_reduce.cc:134:opt_mux$16589 $flatten\soc.\cpu.\picorv32_core.$procmux$7704_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8142: { $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP $auto$opt_reduce.cc:134:opt_mux$16591 }
    New ctrl vector for $mux cell $flatten\housekeeping.\U1.$procmux$15812: { }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8425: $auto$opt_reduce.cc:134:opt_mux$16593
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8469: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8609: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP $auto$opt_reduce.cc:134:opt_mux$16595 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8632: { \soc.cpu.picorv32_core.instr_trap $auto$opt_reduce.cc:134:opt_mux$16597 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8719: { \soc.cpu.picorv32_core.instr_trap $auto$opt_reduce.cc:134:opt_mux$16601 $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y $auto$opt_reduce.cc:134:opt_mux$16599 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8893: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7706_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8919: { \soc.cpu.picorv32_core.instr_trap $auto$opt_reduce.cc:134:opt_mux$16605 $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y $auto$opt_reduce.cc:134:opt_mux$16603 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9103: { \soc.cpu.picorv32_core.is_lui_auipc_jal $auto$opt_reduce.cc:134:opt_mux$16607 $flatten\soc.\cpu.\picorv32_core.$procmux$8426_CTRL }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9153: { \soc.cpu.picorv32_core.is_lui_auipc_jal $auto$opt_reduce.cc:134:opt_mux$16609 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9289: $auto$opt_reduce.cc:134:opt_mux$16611
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9379: { $flatten\soc.\cpu.\picorv32_core.$procmux$10240_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP $auto$opt_reduce.cc:134:opt_mux$16613 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9397: $auto$opt_reduce.cc:134:opt_mux$16615
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9465: { $flatten\soc.\cpu.\picorv32_core.$procmux$10240_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP $auto$opt_reduce.cc:134:opt_mux$16617 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9483: { $flatten\soc.\cpu.\picorv32_core.$procmux$10240_CMP $auto$opt_reduce.cc:134:opt_mux$16619 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9531: { $auto$opt_reduce.cc:134:opt_mux$16621 $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9552: $auto$opt_reduce.cc:134:opt_mux$16623
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9673: { $flatten\soc.\cpu.\picorv32_core.$procmux$9681_CMP $auto$opt_reduce.cc:134:opt_mux$16625 $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10238_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9685: $auto$opt_reduce.cc:134:opt_mux$16627
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9841: $auto$opt_reduce.cc:134:opt_mux$16629
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.\cpuregs.$procmux$16068:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0]
      New connections: $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [31:1] = { $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] $flatten\soc.\cpu.\picorv32_core.\cpuregs.$0$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN[31:0]$2998 [0] }
    New ctrl vector for $pmux cell $flatten\soc.\simpleuart.\simpleuart.$procmux$14731: $auto$opt_reduce.cc:134:opt_mux$16631
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.$procmux$15291: { $flatten\soc.\spimemio.\spimemio.$procmux$15222_CMP $auto$opt_reduce.cc:134:opt_mux$16633 $flatten\soc.\spimemio.\spimemio.$procmux$15208_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15205_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15202_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15199_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14873: $auto$opt_reduce.cc:134:opt_mux$16635
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15018: { $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$16637 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15028: { $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$16639 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15037: $auto$opt_reduce.cc:134:opt_mux$16641
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15045: $auto$opt_reduce.cc:134:opt_mux$16643
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15054: { $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$16645 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15063: $auto$opt_reduce.cc:134:opt_mux$16647
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15071: $auto$opt_reduce.cc:134:opt_mux$16649
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15080: { $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$16651 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16592: { \soc.cpu.picorv32_core.instr_rdcycle \soc.cpu.picorv32_core.instr_rdcycleh \soc.cpu.picorv32_core.instr_rdinstr \soc.cpu.picorv32_core.instr_rdinstrh \soc.cpu.picorv32_core.instr_retirq \soc.cpu.picorv32_core.instr_maskirq \soc.cpu.picorv32_core.instr_timer \soc.cpu.picorv32_core.is_lui_auipc_jal \soc.cpu.picorv32_core.is_slli_srli_srai \soc.cpu.picorv32_core.is_jalr_addi_slti_sltiu_xori_ori_andi $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16596: { \soc.cpu.picorv32_core.instr_rdcycle \soc.cpu.picorv32_core.instr_rdcycleh \soc.cpu.picorv32_core.instr_rdinstr \soc.cpu.picorv32_core.instr_rdinstrh \soc.cpu.picorv32_core.instr_retirq \soc.cpu.picorv32_core.instr_maskirq \soc.cpu.picorv32_core.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16598: { \soc.cpu.picorv32_core.is_lui_auipc_jal \soc.cpu.picorv32_core.is_slli_srli_srai \soc.cpu.picorv32_core.is_jalr_addi_slti_sltiu_xori_ori_andi }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16600: { \soc.cpu.picorv32_core.instr_rdcycle \soc.cpu.picorv32_core.instr_rdcycleh \soc.cpu.picorv32_core.instr_rdinstr \soc.cpu.picorv32_core.instr_rdinstrh \soc.cpu.picorv32_core.instr_retirq \soc.cpu.picorv32_core.instr_maskirq \soc.cpu.picorv32_core.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16602: { \soc.cpu.picorv32_core.is_lui_auipc_jal \soc.cpu.picorv32_core.is_slli_srli_srai \soc.cpu.picorv32_core.is_jalr_addi_slti_sltiu_xori_ori_andi }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16604: { \soc.cpu.picorv32_core.instr_rdcycle \soc.cpu.picorv32_core.instr_rdcycleh \soc.cpu.picorv32_core.instr_rdinstr \soc.cpu.picorv32_core.instr_rdinstrh \soc.cpu.picorv32_core.instr_retirq \soc.cpu.picorv32_core.instr_maskirq \soc.cpu.picorv32_core.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16606: { \soc.cpu.picorv32_core.instr_rdcycle \soc.cpu.picorv32_core.instr_rdcycleh \soc.cpu.picorv32_core.instr_rdinstr \soc.cpu.picorv32_core.instr_rdinstrh \soc.cpu.picorv32_core.instr_retirq \soc.cpu.picorv32_core.instr_maskirq \soc.cpu.picorv32_core.instr_timer $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16608: { \soc.cpu.picorv32_core.instr_rdcycle \soc.cpu.picorv32_core.instr_rdcycleh \soc.cpu.picorv32_core.instr_rdinstr \soc.cpu.picorv32_core.instr_rdinstrh \soc.cpu.picorv32_core.instr_retirq \soc.cpu.picorv32_core.instr_maskirq \soc.cpu.picorv32_core.instr_timer }
  Optimizing cells in module \mgmt_core.
Performed a total of 61 changes.

14.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~306 debug messages>
Removed a total of 102 cells.

14.7.6. Executing OPT_DFF pass (perform DFF optimizations).

14.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 1174 unused wires.
<suppressed ~18 debug messages>

14.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.7.9. Rerunning OPT passes. (Maybe there is more to do..)

14.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\soc.\cpu.\picorv32_core.$procmux$10487: { \soc.cpu.picorv32_core.pcpi_mul.pcpi_wr \soc.cpu.picorv32_core.pcpi_div.pcpi_wr } -> 2'11
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~581 debug messages>

14.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10272: { $flatten\soc.\cpu.\picorv32_core.$procmux$10260_CMP $auto$opt_reduce.cc:134:opt_mux$16653 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10487: $auto$opt_reduce.cc:134:opt_mux$16655
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$7725: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $auto$opt_reduce.cc:134:opt_mux$16657 $auto$opt_reduce.cc:134:opt_mux$16583 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8233: $auto$opt_reduce.cc:134:opt_mux$16659
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8250: { $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP $auto$opt_reduce.cc:134:opt_mux$16661 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8678: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7706_CMP $auto$opt_reduce.cc:134:opt_mux$16663 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9262: $auto$opt_reduce.cc:134:opt_mux$16665
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9567: $auto$opt_reduce.cc:134:opt_mux$16667
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.$procmux$15148: $auto$opt_reduce.cc:134:opt_mux$16669
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.$procmux$15198: { $flatten\soc.\spimemio.\spimemio.$procmux$15222_CMP $auto$opt_reduce.cc:134:opt_mux$16671 $flatten\soc.\spimemio.\spimemio.$procmux$15199_CMP }
  Optimizing cells in module \mgmt_core.
Performed a total of 10 changes.

14.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

14.7.13. Executing OPT_DFF pass (perform DFF optimizations).

14.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

14.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.7.16. Rerunning OPT passes. (Maybe there is more to do..)

14.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$10487.
Removed 1 multiplexer ports.
<suppressed ~581 debug messages>

14.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

14.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.7.20. Executing OPT_DFF pass (perform DFF optimizations).

14.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.7.23. Rerunning OPT passes. (Maybe there is more to do..)

14.7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~581 debug messages>

14.7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

14.7.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.7.27. Executing OPT_DFF pass (perform DFF optimizations).

14.7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.7.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.7.30. Finished OPT passes. (There is nothing left to do.)

14.8. Executing FSM pass (extract and optimize FSM).

14.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking mgmt_core.$flatten\soc.\cpu.\picorv32_core.\cpuregs.$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:900$2994_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register mgmt_core.housekeeping.U1.state.
Found FSM state register mgmt_core.soc.cpu.picorv32_core.cpu_state.
Not marking mgmt_core.soc.cpu.picorv32_core.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking mgmt_core.soc.cpu.picorv32_core.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register mgmt_core.soc.cpu.picorv32_core.mem_wordsize.
Found FSM state register mgmt_core.soc.cpu.state.
Not marking mgmt_core.soc.mprj_ctrl.mprj_ctrl.xfer_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register mgmt_core.soc.simple_spi_master_inst.spi_master.state.
Not marking mgmt_core.soc.spimemio.spimemio.din_tag as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register mgmt_core.soc.spimemio.spimemio.state.

14.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\housekeeping.U1.state' from module `\mgmt_core'.
  found $adff cell for state register: $flatten\housekeeping.\U1.$procdff$16515
  root of input selection tree: $flatten\housekeeping.\U1.$0\state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:439$3070_Y
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:370$3053_Y
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:387$3060_Y
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:403$3063_Y
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:480$3087_Y
  found state code: 3'010
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:390$3062_Y
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:444$3073_Y
  found ctrl input: $flatten\housekeeping.\U1.$lt$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:446$3074_Y
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:448$3075_Y
  found ctrl input: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:450$3076_Y
  found ctrl input: \housekeeping.U1.pre_pass_thru_mgmt
  found ctrl input: \housekeeping.U1.pre_pass_thru_user
  found state code: 3'001
  found state code: 3'100
  found state code: 3'101
  found ctrl output: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:387$3060_Y
  found ctrl output: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:410$3065_Y
  found ctrl output: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:410$3066_Y
  found ctrl output: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:439$3070_Y
  found ctrl output: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:370$3053_Y
  ctrl inputs: { $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:480$3087_Y \housekeeping.U1.pre_pass_thru_mgmt \housekeeping.U1.pre_pass_thru_user $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:390$3062_Y $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:403$3063_Y $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:444$3073_Y $flatten\housekeeping.\U1.$lt$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:446$3074_Y $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:448$3075_Y $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:450$3076_Y }
  ctrl outputs: { $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:370$3053_Y $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:387$3060_Y $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:410$3065_Y $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:410$3066_Y $flatten\housekeeping.\U1.$0\state[2:0] $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:439$3070_Y }
  transition:      3'000 9'---000000 ->      3'000 8'00000001
  transition:      3'000 9'-00010000 ->      3'001 8'00000011
  transition:      3'000 9'-01010000 ->      3'100 8'00001001
  transition:      3'000 9'-1-010000 ->      3'101 8'00001011
  transition:      3'000 9'---0-0001 ->      3'000 8'00000001
  transition:      3'000 9'---0-001- ->      3'000 8'00000001
  transition:      3'000 9'---0-01-- ->      3'000 8'00000001
  transition:      3'000 9'---0-1--- ->      3'000 8'00000001
  transition:      3'000 9'---1----- ->      3'000 8'00000001
  transition:      3'100 9'--------- ->      3'100 8'00011000
  transition:      3'010 9'----0---- ->      3'010 8'01000100
  transition:      3'010 9'0---1---- ->      3'010 8'01000100
  transition:      3'010 9'1---1---- ->      3'000 8'01000000
  transition:      3'001 9'----0---- ->      3'001 8'10000010
  transition:      3'001 9'----1---- ->      3'010 8'10000100
  transition:      3'101 9'--------- ->      3'101 8'00101010
Extracting FSM `\soc.cpu.picorv32_core.cpu_state' from module `\mgmt_core'.
  found $dff cell for state register: $flatten\soc.\cpu.\picorv32_core.$procdff$16162
  root of input selection tree: $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0]
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1935$7556_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1919$7539_Y
  found ctrl input: \soc.cpu.wb_rst_i
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$16659
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$procmux$7706_CMP
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1854$7520_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1869$7524_Y
  found state code: 8'01000000
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1828$7502_Y
  found ctrl input: \soc.cpu.picorv32_core.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \soc.cpu.picorv32_core.mem_done
  found ctrl input: \soc.cpu.picorv32_core.is_sb_sh_sw
  found ctrl input: \soc.cpu.picorv32_core.instr_trap
  found state code: 8'00001000
  found state code: 8'00000010
  found ctrl input: \soc.cpu.picorv32_core.pcpi_int_ready
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1602$7456_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1605$7460_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$16599
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$16597
  found state code: 8'00000001
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1535$7435_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1545$7443_Y
  found ctrl input: \soc.cpu.picorv32_core.decoder_trigger
  found ctrl input: \soc.cpu.picorv32_core.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1927$7549_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1920$7542_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1922$7546_Y
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$7711_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$7706_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$7705_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$7704_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$16599 $auto$opt_reduce.cc:134:opt_mux$16597 \soc.cpu.picorv32_core.pcpi_int_ready \soc.cpu.picorv32_core.mem_done \soc.cpu.picorv32_core.instr_jal \soc.cpu.picorv32_core.instr_trap \soc.cpu.picorv32_core.decoder_trigger \soc.cpu.picorv32_core.is_sb_sh_sw \soc.cpu.picorv32_core.is_beq_bne_blt_bge_bltu_bgeu $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1535$7435_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1545$7443_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1602$7456_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1605$7460_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1828$7502_Y $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1854$7520_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1869$7524_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1919$7539_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1920$7542_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1922$7546_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1927$7549_Y $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1935$7556_Y \soc.cpu.wb_rst_i $auto$opt_reduce.cc:134:opt_mux$16659 }
  ctrl outputs: { $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] $flatten\soc.\cpu.\picorv32_core.$procmux$7704_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7705_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7706_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7711_CMP }
  transition: 8'10000000 24'-----------------0---00- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------0---01- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------10-000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------10-001- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------11000-- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------111000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------111001- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------1-010-- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------101100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------101101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------111100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------111101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-------------------0-1-- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------0-1-10- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------0-1-11- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------101010- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------101011- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------111010- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------111011- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------101110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------101111- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'-----------------111110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-----------------111111- -> 8'01000000 16'0010000000000001
  transition: 8'01000000 24'------0--00------0---00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------0---00- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------0---00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------0---00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------0---00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------0---01- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------0--00------10-000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------10-000- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------10-000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------10-000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------10-000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------10-001- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------11000-- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'------0--00------111000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------111000- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------111000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------111000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------111000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------111001- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------1-010-- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'------0--00------101100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------101100- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------101100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------101100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------101100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------101101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------0--00------111100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------111100- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------111100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------111100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------111100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------111101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------------------0-1-- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'------0--00------0-1-10- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------0-1-10- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------0-1-10- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------0-1-10- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------0-1-10- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------0-1-11- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------0--00------101010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------101010- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------101010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------101010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------101010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------101011- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------0--00------111010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------111010- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------111010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------111010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------111010- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------111011- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------0--00------101110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------101110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------101110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------101110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------101110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------101111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------0--00------111110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----0-1--00------111110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'----1-1--00------111110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------01------111110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------1-------111110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----------------111111- -> 8'01000000 16'1010000000000000
  transition: 8'00100000 24'00---0-0-----0---0---00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---0---00- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----0---00- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----0---00- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----0---00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------0---00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------0---00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---0---00- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------0---00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------0---01- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00---0-0-----0---10-000- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---10-000- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----10-000- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----10-000- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----10-000- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------10-000- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------10-000- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---10-000- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------10-000- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------10-001- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-----------------11000-- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'00---0-0-----0---111000- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---111000- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----111000- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----111000- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----111000- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------111000- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------111000- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---111000- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------111000- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------111001- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-----------------1-010-- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'00---0-0-----0---101100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---101100- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----101100- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----101100- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----101100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------101100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------101100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---101100- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------101100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------101101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00---0-0-----0---111100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---111100- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----111100- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----111100- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----111100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------111100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------111100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---111100- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------111100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------111101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------------0-1-- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'00---0-0-----0---0-1-10- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---0-1-10- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----0-1-10- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----0-1-10- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----0-1-10- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------0-1-10- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------0-1-10- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---0-1-10- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------0-1-10- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------0-1-11- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00---0-0-----0---101010- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---101010- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----101010- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----101010- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----101010- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------101010- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------101010- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---101010- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------101010- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------101011- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00---0-0-----0---111010- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---111010- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----111010- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----111010- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----111010- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------111010- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------111010- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---111010- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------111010- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------111011- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00---0-0-----0---101110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---101110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----101110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----101110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----101110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------101110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------101110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---101110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------101110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------101111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00---0-0-----0---111110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00-----1-----0---111110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--0--1-----0-----111110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--0--1-----10----111110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0--1-----11----111110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1--1-----------111110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1---------------111110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-------------1---111110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1----------------111110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-----------------111111- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 24'--------0--------0---00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------0---00- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------0---00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------0---01- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--------0--------10-000- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------10-000- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------10-000- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------10-001- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------11000-- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--------0--------111000- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------111000- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------111000- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------111001- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------1-010-- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--------0--------101100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------101100- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------101100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------101101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--------0--------111100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------111100- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------111100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------111101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-------------------0-1-- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--------0--------0-1-10- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------0-1-10- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------0-1-10- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------0-1-11- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--------0--------101010- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------101010- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------101010- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------101011- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--------0--------111010- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------111010- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------111010- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------111011- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--------0--------101110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------101110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------101110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------101111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--------0--------111110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---0----1--------111110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'---1----1--------111110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-----------------111111- -> 8'01000000 16'0010000000001000
  transition: 8'00000010 24'---------------0-0---00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------100---00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------110---00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------0---01- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------0-10-000- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------1010-000- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------1110-000- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------10-001- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------11000-- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'---------------0-111000- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------10111000- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------11111000- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------111001- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------1-010-- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'---------------0-101100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------10101100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------11101100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------101101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------0-111100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------10111100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------11111100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------111101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-------------------0-1-- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'---------------0-0-1-10- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------100-1-10- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------110-1-10- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------0-1-11- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------0-101010- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------10101010- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------11101010- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------101011- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------0-111010- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------10111010- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------11111010- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------111011- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------0-101110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------10101110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------11101110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------101111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------0-111110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------10111110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'---------------11111110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-----------------111111- -> 8'01000000 16'0010000000100000
  transition: 8'00000001 24'---------------0-0---00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------100---00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------110---00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------0---01- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------0-10-000- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------1010-000- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------1110-000- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------10-001- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------11000-- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'---------------0-111000- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------10111000- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------11111000- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------111001- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------1-010-- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'---------------0-101100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------10101100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------11101100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------101101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------0-111100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------10111100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------11111100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------111101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-------------------0-1-- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'---------------0-0-1-10- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------100-1-10- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------110-1-10- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------0-1-11- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------0-101010- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------10101010- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------11101010- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------101011- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------0-111010- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------10111010- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------11111010- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------111011- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------0-101110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------10101110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------11101110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------101111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------0-111110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------10111110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'---------------11111110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-----------------111111- -> 8'01000000 16'0010000001000000
Extracting FSM `\soc.cpu.picorv32_core.mem_wordsize' from module `\mgmt_core'.
  found $dff cell for state register: $flatten\soc.\cpu.\picorv32_core.$procdff$16149
  root of input selection tree: $flatten\soc.\cpu.\picorv32_core.$0\mem_wordsize[1:0]
  found ctrl input: \soc.cpu.wb_rst_i
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$procmux$7704_CMP
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$procmux$7705_CMP
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1854$7520_Y
  found ctrl input: \soc.cpu.picorv32_core.mem_do_rdata
  found ctrl input: \soc.cpu.picorv32_core.instr_lw
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1884$7529_Y
  found ctrl input: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1883$7528_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \soc.cpu.picorv32_core.mem_do_wdata
  found ctrl input: \soc.cpu.picorv32_core.instr_sw
  found ctrl input: \soc.cpu.picorv32_core.instr_sh
  found ctrl input: \soc.cpu.picorv32_core.instr_sb
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$procmux$10450_CMP
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1927$7547_Y
  found ctrl output: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1920$7540_Y
  ctrl inputs: { \soc.cpu.picorv32_core.mem_do_rdata \soc.cpu.picorv32_core.mem_do_wdata \soc.cpu.picorv32_core.instr_lw \soc.cpu.picorv32_core.instr_sb \soc.cpu.picorv32_core.instr_sh \soc.cpu.picorv32_core.instr_sw $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1854$7520_Y $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1883$7528_Y $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1884$7529_Y $flatten\soc.\cpu.\picorv32_core.$procmux$7704_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$7705_CMP \soc.cpu.wb_rst_i }
  ctrl outputs: { $flatten\soc.\cpu.\picorv32_core.$0\mem_wordsize[1:0] $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1920$7540_Y $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1927$7547_Y $flatten\soc.\cpu.\picorv32_core.$procmux$10450_CMP }
  transition:       2'00 13'------0---000 ->       2'00 5'00100
  transition:       2'00 13'------1-----0 ->       2'00 5'00100
  transition:       2'00 13'-------0---10 ->       2'00 5'00100
  transition:       2'00 13'-0-000-1---10 -> INVALID_STATE(2'xx) 5'xx100  <ignored invalid transition!>
  transition:       2'00 13'-0-1---1---10 ->       2'10 5'10100
  transition:       2'00 13'-0--1--1---10 ->       2'01 5'01100
  transition:       2'00 13'-0---1-1---10 ->       2'00 5'00100
  transition:       2'00 13'-1-----1---10 ->       2'00 5'00100
  transition:       2'00 13'-------0--1-0 ->       2'00 5'00100
  transition:       2'00 13'0-0----1001-0 -> INVALID_STATE(2'xx) 5'xx100  <ignored invalid transition!>
  transition:       2'00 13'0------11-1-0 ->       2'10 5'10100
  transition:       2'00 13'0------1-11-0 ->       2'01 5'01100
  transition:       2'00 13'0-1----1--1-0 ->       2'00 5'00100
  transition:       2'00 13'1------1--1-0 ->       2'00 5'00100
  transition:       2'00 13'------------1 ->       2'00 5'00100
  transition:       2'10 13'------0---000 ->       2'10 5'10001
  transition:       2'10 13'------1-----0 ->       2'00 5'00001
  transition:       2'10 13'-------0---10 ->       2'10 5'10001
  transition:       2'10 13'-0-000-1---10 -> INVALID_STATE(2'xx) 5'xx001  <ignored invalid transition!>
  transition:       2'10 13'-0-1---1---10 ->       2'10 5'10001
  transition:       2'10 13'-0--1--1---10 ->       2'01 5'01001
  transition:       2'10 13'-0---1-1---10 ->       2'00 5'00001
  transition:       2'10 13'-1-----1---10 ->       2'10 5'10001
  transition:       2'10 13'-------0--1-0 ->       2'10 5'10001
  transition:       2'10 13'0-0----1001-0 -> INVALID_STATE(2'xx) 5'xx001  <ignored invalid transition!>
  transition:       2'10 13'0------11-1-0 ->       2'10 5'10001
  transition:       2'10 13'0------1-11-0 ->       2'01 5'01001
  transition:       2'10 13'0-1----1--1-0 ->       2'00 5'00001
  transition:       2'10 13'1------1--1-0 ->       2'10 5'10001
  transition:       2'10 13'------------1 ->       2'10 5'10001
  transition:       2'01 13'------0---000 ->       2'01 5'01010
  transition:       2'01 13'------1-----0 ->       2'00 5'00010
  transition:       2'01 13'-------0---10 ->       2'01 5'01010
  transition:       2'01 13'-0-000-1---10 -> INVALID_STATE(2'xx) 5'xx010  <ignored invalid transition!>
  transition:       2'01 13'-0-1---1---10 ->       2'10 5'10010
  transition:       2'01 13'-0--1--1---10 ->       2'01 5'01010
  transition:       2'01 13'-0---1-1---10 ->       2'00 5'00010
  transition:       2'01 13'-1-----1---10 ->       2'01 5'01010
  transition:       2'01 13'-------0--1-0 ->       2'01 5'01010
  transition:       2'01 13'0-0----1001-0 -> INVALID_STATE(2'xx) 5'xx010  <ignored invalid transition!>
  transition:       2'01 13'0------11-1-0 ->       2'10 5'10010
  transition:       2'01 13'0------1-11-0 ->       2'01 5'01010
  transition:       2'01 13'0-1----1--1-0 ->       2'00 5'00010
  transition:       2'01 13'1------1--1-0 ->       2'01 5'01010
  transition:       2'01 13'------------1 ->       2'01 5'01010
Extracting FSM `\soc.cpu.state' from module `\mgmt_core'.
  found $dff cell for state register: $flatten\soc.\cpu.$procdff$16375
  root of input selection tree: $flatten\soc.\cpu.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \soc.cpu.wb_rst_i
  found ctrl input: $flatten\soc.\cpu.$procmux$13802_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$13806_CMP
  found state code: 2'00
  found ctrl input: \soc.cpu.wbm_ack_i
  found state code: 2'10
  found ctrl input: \soc.cpu.picorv32_core.mem_valid
  found state code: 2'01
  found ctrl output: $flatten\soc.\cpu.$procmux$13802_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$13806_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$13893_CMP
  ctrl inputs: { \soc.cpu.picorv32_core.mem_valid \soc.cpu.wbm_ack_i \soc.cpu.wb_rst_i }
  ctrl outputs: { $flatten\soc.\cpu.$procmux$13893_CMP $flatten\soc.\cpu.$procmux$13806_CMP $flatten\soc.\cpu.$procmux$13802_CMP $flatten\soc.\cpu.$0\state[1:0] }
  transition:       2'00 3'0-0 ->       2'00 5'01000
  transition:       2'00 3'1-0 ->       2'01 5'01001
  transition:       2'00 3'--1 ->       2'00 5'01000
  transition:       2'10 3'--0 ->       2'00 5'10000
  transition:       2'10 3'--1 ->       2'00 5'10000
  transition:       2'01 3'-00 ->       2'01 5'00101
  transition:       2'01 3'-10 ->       2'10 5'00110
  transition:       2'01 3'--1 ->       2'00 5'00100
Extracting FSM `\soc.simple_spi_master_inst.spi_master.state' from module `\mgmt_core'.
  found $adff cell for state register: $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16405
  root of input selection tree: $flatten\soc.\simple_spi_master_inst.\spi_master.$0\state[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:310$1460_Y
  found ctrl input: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1443_Y
  found ctrl input: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1444_Y
  found ctrl input: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:328$1467_Y
  found ctrl input: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:323$1466_Y
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl input: \soc.simple_spi_master_inst.spi_master.w_latched
  found ctrl output: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:328$1467_Y
  found ctrl output: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:310$1460_Y
  found ctrl output: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1444_Y
  found ctrl output: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1443_Y
  ctrl inputs: { \soc.simple_spi_master_inst.spi_master.w_latched $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:323$1466_Y }
  ctrl outputs: { $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1443_Y $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1444_Y $flatten\soc.\simple_spi_master_inst.\spi_master.$0\state[1:0] $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:310$1460_Y $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:328$1467_Y }
  transition:       2'00 2'0- ->       2'00 6'000010
  transition:       2'00 2'1- ->       2'01 6'000110
  transition:       2'10 2'-0 ->       2'01 6'010100
  transition:       2'10 2'-1 ->       2'11 6'011100
  transition:       2'01 2'-- ->       2'10 6'101000
  transition:       2'11 2'-- ->       2'00 6'000001
Extracting FSM `\soc.spimemio.spimemio.state' from module `\mgmt_core'.
  found $dff cell for state register: $flatten\soc.\spimemio.\spimemio.$procdff$16449
  root of input selection tree: $flatten\soc.\spimemio.\spimemio.$0\state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:383$1290_Y
  found ctrl input: \soc.spimemio.spimemio.jump
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15199_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15202_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15205_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15208_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15211_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15214_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15217_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15222_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15169_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15149_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15228_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15152_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$procmux$15231_CMP
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:522$1308_Y
  found ctrl input: \soc.spimemio.spimemio.xfer.din_ready
  found state code: 4'1001
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:482$1304_Y
  found state code: 4'1000
  found state code: 4'0111
  found ctrl input: $flatten\soc.\spimemio.\spimemio.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1211_Y
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: \soc.spimemio.spimemio.dout_valid
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found ctrl input: \soc.spimemio.spimemio.config_cont
  found state code: 4'0000
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15231_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15228_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15222_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15217_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15214_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15211_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15208_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15205_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15202_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15199_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15169_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15152_CMP
  found ctrl output: $flatten\soc.\spimemio.\spimemio.$procmux$15149_CMP
  ctrl inputs: { \soc.spimemio.spimemio.dout_valid \soc.spimemio.spimemio.jump \soc.spimemio.spimemio.config_cont $flatten\soc.\spimemio.\spimemio.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1211_Y $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:383$1290_Y $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:482$1304_Y $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:522$1308_Y \soc.spimemio.spimemio.xfer.din_ready }
  ctrl outputs: { $flatten\soc.\spimemio.\spimemio.$0\state[3:0] $flatten\soc.\spimemio.\spimemio.$procmux$15149_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15152_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15169_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15199_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15202_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15205_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15208_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15211_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15214_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15217_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15222_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15228_CMP $flatten\soc.\spimemio.\spimemio.$procmux$15231_CMP }
  transition:     4'0000 8'-0--0--0 ->     4'0000 17'00000000000000001
  transition:     4'0000 8'-0--0--1 ->     4'0001 17'00010000000000001
  transition:     4'0000 8'-10-0--- ->     4'0100 17'01000000000000001
  transition:     4'0000 8'-11-0--- ->     4'0101 17'01010000000000001
  transition:     4'0000 8'----1--- ->     4'0000 17'00000000000000001
  transition:     4'1000 8'-0--0--0 ->     4'1000 17'10000000000100000
  transition:     4'1000 8'-0--0--1 ->     4'1001 17'10010000000100000
  transition:     4'1000 8'-10-0--- ->     4'0100 17'01000000000100000
  transition:     4'1000 8'-11-0--- ->     4'0101 17'01010000000100000
  transition:     4'1000 8'----1--- ->     4'0000 17'00000000000100000
  transition:     4'0100 8'-0--0--0 ->     4'0100 17'01000010000000000
  transition:     4'0100 8'-0--0--1 ->     4'0101 17'01010010000000000
  transition:     4'0100 8'-10-0--- ->     4'0100 17'01000010000000000
  transition:     4'0100 8'-11-0--- ->     4'0101 17'01010010000000000
  transition:     4'0100 8'----1--- ->     4'0000 17'00000010000000000
  transition:     4'1100 8'-0--0-0- ->     4'1100 17'11000001000000000
  transition:     4'1100 8'-0--0-10 ->     4'1100 17'11000001000000000
  transition:     4'1100 8'-0--0-11 ->     4'1001 17'10010001000000000
  transition:     4'1100 8'-10-0--- ->     4'0100 17'01000001000000000
  transition:     4'1100 8'-11-0--- ->     4'0101 17'01010001000000000
  transition:     4'1100 8'----1--- ->     4'0000 17'00000001000000000
  transition:     4'0010 8'-0--0--0 ->     4'0010 17'00100000000000010
  transition:     4'0010 8'-0--0--1 ->     4'0011 17'00110000000000010
  transition:     4'0010 8'-10-0--- ->     4'0100 17'01000000000000010
  transition:     4'0010 8'-11-0--- ->     4'0101 17'01010000000000010
  transition:     4'0010 8'----1--- ->     4'0000 17'00000000000000010
  transition:     4'1010 8'-0--0--0 ->     4'1010 17'10100000010000000
  transition:     4'1010 8'-0--0--1 ->     4'1011 17'10110000010000000
  transition:     4'1010 8'-10-0--- ->     4'0100 17'01000000010000000
  transition:     4'1010 8'-11-0--- ->     4'0101 17'01010000010000000
  transition:     4'1010 8'----1--- ->     4'0000 17'00000000010000000
  transition:     4'0110 8'-0--0--0 ->     4'0110 17'01100000000001000
  transition:     4'0110 8'-0--0--1 ->     4'0111 17'01110000000001000
  transition:     4'0110 8'-10-0--- ->     4'0100 17'01000000000001000
  transition:     4'0110 8'-11-0--- ->     4'0101 17'01010000000001000
  transition:     4'0110 8'----1--- ->     4'0000 17'00000000000001000
  transition:     4'0001 8'00--0--- ->     4'0001 17'00010100000000000
  transition:     4'0001 8'10--0--- ->     4'0010 17'00100100000000000
  transition:     4'0001 8'-10-0--- ->     4'0100 17'01000100000000000
  transition:     4'0001 8'-11-0--- ->     4'0101 17'01010100000000000
  transition:     4'0001 8'----1--- ->     4'0000 17'00000100000000000
  transition:     4'1001 8'-0--0--0 ->     4'1001 17'10010000001000000
  transition:     4'1001 8'-0--0--1 ->     4'1010 17'10100000001000000
  transition:     4'1001 8'-10-0--- ->     4'0100 17'01000000001000000
  transition:     4'1001 8'-11-0--- ->     4'0101 17'01010000001000000
  transition:     4'1001 8'----1--- ->     4'0000 17'00000000001000000
  transition:     4'0101 8'-0-00--- ->     4'0101 17'01010000000000100
  transition:     4'0101 8'-0-10--0 ->     4'0101 17'01010000000000100
  transition:     4'0101 8'-0-10--1 ->     4'0110 17'01100000000000100
  transition:     4'0101 8'-10-0--- ->     4'0100 17'01000000000000100
  transition:     4'0101 8'-11-0--- ->     4'0101 17'01010000000000100
  transition:     4'0101 8'----1--- ->     4'0000 17'00000000000000100
  transition:     4'0011 8'00--0--- ->     4'0011 17'00111000000000000
  transition:     4'0011 8'10--0--- ->     4'0100 17'01001000000000000
  transition:     4'0011 8'-10-0--- ->     4'0100 17'01001000000000000
  transition:     4'0011 8'-11-0--- ->     4'0101 17'01011000000000000
  transition:     4'0011 8'----1--- ->     4'0000 17'00001000000000000
  transition:     4'1011 8'-0--0--0 ->     4'1011 17'10110000100000000
  transition:     4'1011 8'-0--0--1 ->     4'1100 17'11000000100000000
  transition:     4'1011 8'-10-0--- ->     4'0100 17'01000000100000000
  transition:     4'1011 8'-11-0--- ->     4'0101 17'01010000100000000
  transition:     4'1011 8'----1--- ->     4'0000 17'00000000100000000
  transition:     4'0111 8'-0--0--0 ->     4'0111 17'01110000000010000
  transition:     4'0111 8'-0--00-1 ->     4'1001 17'10010000000010000
  transition:     4'0111 8'-0--01-1 ->     4'1000 17'10000000000010000
  transition:     4'0111 8'-10-0--- ->     4'0100 17'01000000000010000
  transition:     4'0111 8'-11-0--- ->     4'0101 17'01010000000010000
  transition:     4'0111 8'----1--- ->     4'0000 17'00000000000010000

14.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc.spimemio.spimemio.state$16705' from module `\mgmt_core'.
Optimizing FSM `$fsm$\soc.simple_spi_master_inst.spi_master.state$16699' from module `\mgmt_core'.
Optimizing FSM `$fsm$\soc.cpu.state$16694' from module `\mgmt_core'.
  Merging pattern 3'--0 and 3'--1 from group (1 0 5'10000).
  Merging pattern 3'--1 and 3'--0 from group (1 0 5'10000).
Optimizing FSM `$fsm$\soc.cpu.picorv32_core.mem_wordsize$16689' from module `\mgmt_core'.
Optimizing FSM `$fsm$\soc.cpu.picorv32_core.cpu_state$16679' from module `\mgmt_core'.
  Merging pattern 24'-----------------111000- and 24'-----------------111010- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------101100- and 24'-----------------101110- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------111100- and 24'-----------------111110- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------111010- and 24'-----------------111000- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------101110- and 24'-----------------101100- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------111110- and 24'-----------------111100- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------1110-0- and 24'-----------------1111-0- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------1111-0- and 24'-----------------1110-0- from group (0 0 16'0100000000000001).
  Merging pattern 24'-----------------111001- and 24'-----------------111011- from group (0 1 16'0010000000000001).
  Merging pattern 24'-----------------101101- and 24'-----------------101111- from group (0 1 16'0010000000000001).
  Merging pattern 24'-----------------111101- and 24'-----------------111111- from group (0 1 16'0010000000000001).
  Merging pattern 24'-----------------111011- and 24'-----------------111001- from group (0 1 16'0010000000000001).
  Merging pattern 24'-----------------101111- and 24'-----------------101101- from group (0 1 16'0010000000000001).
  Merging pattern 24'-----------------111111- and 24'-----------------111101- from group (0 1 16'0010000000000001).
  Merging pattern 24'-----------------1110-1- and 24'-----------------1111-1- from group (0 1 16'0010000000000001).
  Merging pattern 24'-----------------1111-1- and 24'-----------------1110-1- from group (0 1 16'0010000000000001).
  Merging pattern 24'------0--00------111000- and 24'------0--00------111010- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------111000- and 24'----1-1--00------111010- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------111000- and 24'---------01------111010- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------111000- and 24'---------1-------111010- from group (1 1 16'1010000000000000).
  Merging pattern 24'------0--00------101100- and 24'------0--00------101110- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------101100- and 24'----1-1--00------101110- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------101100- and 24'---------01------101110- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------101100- and 24'---------1-------101110- from group (1 1 16'1010000000000000).
  Merging pattern 24'------0--00------111100- and 24'------0--00------111110- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------111100- and 24'----1-1--00------111110- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------111100- and 24'---------01------111110- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------111100- and 24'---------1-------111110- from group (1 1 16'1010000000000000).
  Merging pattern 24'------0--00------111010- and 24'------0--00------111000- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------111010- and 24'----1-1--00------111000- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------111010- and 24'---------01------111000- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------111010- and 24'---------1-------111000- from group (1 1 16'1010000000000000).
  Merging pattern 24'------0--00------101110- and 24'------0--00------101100- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------101110- and 24'----1-1--00------101100- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------101110- and 24'---------01------101100- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------101110- and 24'---------1-------101100- from group (1 1 16'1010000000000000).
  Merging pattern 24'------0--00------111110- and 24'------0--00------111100- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------111110- and 24'----1-1--00------111100- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------111110- and 24'---------01------111100- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------111110- and 24'---------1-------111100- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------111001- and 24'-----------------111011- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------101101- and 24'-----------------101111- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------111101- and 24'-----------------111111- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------111011- and 24'-----------------111001- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------101111- and 24'-----------------101101- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------111111- and 24'-----------------111101- from group (1 1 16'1010000000000000).
  Merging pattern 24'------0--00------1110-0- and 24'------0--00------1111-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------1110-0- and 24'----1-1--00------1111-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------1110-0- and 24'---------01------1111-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------1110-0- and 24'---------1-------1111-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'------0--00------1111-0- and 24'------0--00------1110-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'----1-1--00------1111-0- and 24'----1-1--00------1110-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------01------1111-0- and 24'---------01------1110-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'---------1-------1111-0- and 24'---------1-------1110-0- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------1110-1- and 24'-----------------1111-1- from group (1 1 16'1010000000000000).
  Merging pattern 24'-----------------1111-1- and 24'-----------------1110-1- from group (1 1 16'1010000000000000).
  Merging pattern 24'----0-1--00------111000- and 24'----0-1--00------111010- from group (1 2 16'1001000000000000).
  Merging pattern 24'----0-1--00------101100- and 24'----0-1--00------101110- from group (1 2 16'1001000000000000).
  Merging pattern 24'----0-1--00------111100- and 24'----0-1--00------111110- from group (1 2 16'1001000000000000).
  Merging pattern 24'----0-1--00------111010- and 24'----0-1--00------111000- from group (1 2 16'1001000000000000).
  Merging pattern 24'----0-1--00------101110- and 24'----0-1--00------101100- from group (1 2 16'1001000000000000).
  Merging pattern 24'----0-1--00------111110- and 24'----0-1--00------111100- from group (1 2 16'1001000000000000).
  Merging pattern 24'----0-1--00------1110-0- and 24'----0-1--00------1111-0- from group (1 2 16'1001000000000000).
  Merging pattern 24'----0-1--00------1111-0- and 24'----0-1--00------1110-0- from group (1 2 16'1001000000000000).
  Merging pattern 24'--0--1-----10----111000- and 24'--0--1-----10----111010- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----10----101100- and 24'--0--1-----10----101110- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----10----111100- and 24'--0--1-----10----111110- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----10----111010- and 24'--0--1-----10----111000- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----10----101110- and 24'--0--1-----10----101100- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----10----111110- and 24'--0--1-----10----111100- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----10----1110-0- and 24'--0--1-----10----1111-0- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----10----1111-0- and 24'--0--1-----10----1110-0- from group (2 0 16'0100000000000010).
  Merging pattern 24'--0--1-----11----111000- and 24'--0--1-----11----111010- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------111000- and 24'--1--1-----------111010- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------111000- and 24'-1---------------111010- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----11----101100- and 24'--0--1-----11----101110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------101100- and 24'--1--1-----------101110- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------101100- and 24'-1---------------101110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----11----111100- and 24'--0--1-----11----111110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------111100- and 24'--1--1-----------111110- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------111100- and 24'-1---------------111110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----11----111010- and 24'--0--1-----11----111000- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------111010- and 24'--1--1-----------111000- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------111010- and 24'-1---------------111000- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----11----101110- and 24'--0--1-----11----101100- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------101110- and 24'--1--1-----------101100- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------101110- and 24'-1---------------101100- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----11----111110- and 24'--0--1-----11----111100- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------111110- and 24'--1--1-----------111100- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------111110- and 24'-1---------------111100- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------111001- and 24'-----------------111011- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------101101- and 24'-----------------101111- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------111101- and 24'-----------------111111- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------111011- and 24'-----------------111001- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------101111- and 24'-----------------101101- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------111111- and 24'-----------------111101- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----11----1110-0- and 24'--0--1-----11----1111-0- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------1110-0- and 24'--1--1-----------1111-0- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------1110-0- and 24'-1---------------1111-0- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----11----1111-0- and 24'--0--1-----11----1110-0- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1--1-----------1111-0- and 24'--1--1-----------1110-0- from group (2 1 16'0010000000000010).
  Merging pattern 24'-1---------------1111-0- and 24'-1---------------1110-0- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------1110-1- and 24'-----------------1111-1- from group (2 1 16'0010000000000010).
  Merging pattern 24'-----------------1111-1- and 24'-----------------1110-1- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0--1-----0-----111000- and 24'--0--1-----0-----111010- from group (2 2 16'0001000000000010).
  Merging pattern 24'--0--1-----0-----101100- and 24'--0--1-----0-----101110- from group (2 2 16'0001000000000010).
  Merging pattern 24'--0--1-----0-----111100- and 24'--0--1-----0-----111110- from group (2 2 16'0001000000000010).
  Merging pattern 24'--0--1-----0-----111010- and 24'--0--1-----0-----111000- from group (2 2 16'0001000000000010).
  Merging pattern 24'--0--1-----0-----101110- and 24'--0--1-----0-----101100- from group (2 2 16'0001000000000010).
  Merging pattern 24'--0--1-----0-----111110- and 24'--0--1-----0-----111100- from group (2 2 16'0001000000000010).
  Merging pattern 24'--0--1-----0-----1110-0- and 24'--0--1-----0-----1111-0- from group (2 2 16'0001000000000010).
  Merging pattern 24'--0--1-----0-----1111-0- and 24'--0--1-----0-----1110-0- from group (2 2 16'0001000000000010).
  Merging pattern 24'00---0-0-----0---111000- and 24'00---0-0-----0---111010- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------111000- and 24'1----------------111010- from group (2 3 16'0000010000000010).
  Merging pattern 24'00---0-0-----0---101100- and 24'00---0-0-----0---101110- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------101100- and 24'1----------------101110- from group (2 3 16'0000010000000010).
  Merging pattern 24'00---0-0-----0---111100- and 24'00---0-0-----0---111110- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------111100- and 24'1----------------111110- from group (2 3 16'0000010000000010).
  Merging pattern 24'00---0-0-----0---111010- and 24'00---0-0-----0---111000- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------111010- and 24'1----------------111000- from group (2 3 16'0000010000000010).
  Merging pattern 24'00---0-0-----0---101110- and 24'00---0-0-----0---101100- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------101110- and 24'1----------------101100- from group (2 3 16'0000010000000010).
  Merging pattern 24'00---0-0-----0---111110- and 24'00---0-0-----0---111100- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------111110- and 24'1----------------111100- from group (2 3 16'0000010000000010).
  Merging pattern 24'00---0-0-----0---1110-0- and 24'00---0-0-----0---1111-0- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------1110-0- and 24'1----------------1111-0- from group (2 3 16'0000010000000010).
  Merging pattern 24'00---0-0-----0---1111-0- and 24'00---0-0-----0---1110-0- from group (2 3 16'0000010000000010).
  Merging pattern 24'1----------------1111-0- and 24'1----------------1110-0- from group (2 3 16'0000010000000010).
  Merging pattern 24'00-----1-----0---111000- and 24'00-----1-----0---111010- from group (2 4 16'0000000100000010).
  Merging pattern 24'00-----1-----0---101100- and 24'00-----1-----0---101110- from group (2 4 16'0000000100000010).
  Merging pattern 24'00-----1-----0---111100- and 24'00-----1-----0---111110- from group (2 4 16'0000000100000010).
  Merging pattern 24'00-----1-----0---111010- and 24'00-----1-----0---111000- from group (2 4 16'0000000100000010).
  Merging pattern 24'00-----1-----0---101110- and 24'00-----1-----0---101100- from group (2 4 16'0000000100000010).
  Merging pattern 24'00-----1-----0---111110- and 24'00-----1-----0---111100- from group (2 4 16'0000000100000010).
  Merging pattern 24'00-----1-----0---1110-0- and 24'00-----1-----0---1111-0- from group (2 4 16'0000000100000010).
  Merging pattern 24'00-----1-----0---1111-0- and 24'00-----1-----0---1110-0- from group (2 4 16'0000000100000010).
  Merging pattern 24'-------------1---111000- and 24'-------------1---111010- from group (2 5 16'0000000010000010).
  Merging pattern 24'-------------1---101100- and 24'-------------1---101110- from group (2 5 16'0000000010000010).
  Merging pattern 24'-------------1---111100- and 24'-------------1---111110- from group (2 5 16'0000000010000010).
  Merging pattern 24'-------------1---111010- and 24'-------------1---111000- from group (2 5 16'0000000010000010).
  Merging pattern 24'-------------1---101110- and 24'-------------1---101100- from group (2 5 16'0000000010000010).
  Merging pattern 24'-------------1---111110- and 24'-------------1---111100- from group (2 5 16'0000000010000010).
  Merging pattern 24'-------------1---1110-0- and 24'-------------1---1111-0- from group (2 5 16'0000000010000010).
  Merging pattern 24'-------------1---1111-0- and 24'-------------1---1110-0- from group (2 5 16'0000000010000010).
  Merging pattern 24'--------0--------111000- and 24'--------0--------111010- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------111000- and 24'---1----1--------111010- from group (3 1 16'0010000000001000).
  Merging pattern 24'--------0--------101100- and 24'--------0--------101110- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------101100- and 24'---1----1--------101110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--------0--------111100- and 24'--------0--------111110- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------111100- and 24'---1----1--------111110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--------0--------111010- and 24'--------0--------111000- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------111010- and 24'---1----1--------111000- from group (3 1 16'0010000000001000).
  Merging pattern 24'--------0--------101110- and 24'--------0--------101100- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------101110- and 24'---1----1--------101100- from group (3 1 16'0010000000001000).
  Merging pattern 24'--------0--------111110- and 24'--------0--------111100- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------111110- and 24'---1----1--------111100- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------111001- and 24'-----------------111011- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------101101- and 24'-----------------101111- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------111101- and 24'-----------------111111- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------111011- and 24'-----------------111001- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------101111- and 24'-----------------101101- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------111111- and 24'-----------------111101- from group (3 1 16'0010000000001000).
  Merging pattern 24'--------0--------1110-0- and 24'--------0--------1111-0- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------1110-0- and 24'---1----1--------1111-0- from group (3 1 16'0010000000001000).
  Merging pattern 24'--------0--------1111-0- and 24'--------0--------1110-0- from group (3 1 16'0010000000001000).
  Merging pattern 24'---1----1--------1111-0- and 24'---1----1--------1110-0- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------1110-1- and 24'-----------------1111-1- from group (3 1 16'0010000000001000).
  Merging pattern 24'-----------------1111-1- and 24'-----------------1110-1- from group (3 1 16'0010000000001000).
  Merging pattern 24'---0----1--------111000- and 24'---0----1--------111010- from group (3 3 16'0000010000001000).
  Merging pattern 24'---0----1--------101100- and 24'---0----1--------101110- from group (3 3 16'0000010000001000).
  Merging pattern 24'---0----1--------111100- and 24'---0----1--------111110- from group (3 3 16'0000010000001000).
  Merging pattern 24'---0----1--------111010- and 24'---0----1--------111000- from group (3 3 16'0000010000001000).
  Merging pattern 24'---0----1--------101110- and 24'---0----1--------101100- from group (3 3 16'0000010000001000).
  Merging pattern 24'---0----1--------111110- and 24'---0----1--------111100- from group (3 3 16'0000010000001000).
  Merging pattern 24'---0----1--------1110-0- and 24'---0----1--------1111-0- from group (3 3 16'0000010000001000).
  Merging pattern 24'---0----1--------1111-0- and 24'---0----1--------1110-0- from group (3 3 16'0000010000001000).
  Merging pattern 24'---------------11111000- and 24'---------------11111010- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------11101100- and 24'---------------11101110- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------11111100- and 24'---------------11111110- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------11111010- and 24'---------------11111000- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------11101110- and 24'---------------11101100- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------11111110- and 24'---------------11111100- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------111001- and 24'-----------------111011- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------101101- and 24'-----------------101111- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------111101- and 24'-----------------111111- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------111011- and 24'-----------------111001- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------101111- and 24'-----------------101101- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------111111- and 24'-----------------111101- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------111110-0- and 24'---------------111111-0- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------111111-0- and 24'---------------111110-0- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------1110-1- and 24'-----------------1111-1- from group (4 1 16'0010000000100000).
  Merging pattern 24'-----------------1111-1- and 24'-----------------1110-1- from group (4 1 16'0010000000100000).
  Merging pattern 24'---------------10111000- and 24'---------------10111010- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-111000- and 24'---------------0-111010- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------10101100- and 24'---------------10101110- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-101100- and 24'---------------0-101110- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------10111100- and 24'---------------10111110- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-111100- and 24'---------------0-111110- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------10111010- and 24'---------------10111000- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-111010- and 24'---------------0-111000- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------10101110- and 24'---------------10101100- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-101110- and 24'---------------0-101100- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------10111110- and 24'---------------10111100- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-111110- and 24'---------------0-111100- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------101110-0- and 24'---------------101111-0- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-1110-0- and 24'---------------0-1111-0- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------101111-0- and 24'---------------101110-0- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------0-1111-0- and 24'---------------0-1110-0- from group (4 4 16'0000000100100000).
  Merging pattern 24'---------------11111000- and 24'---------------11111010- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------11101100- and 24'---------------11101110- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------11111100- and 24'---------------11111110- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------11111010- and 24'---------------11111000- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------11101110- and 24'---------------11101100- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------11111110- and 24'---------------11111100- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------111001- and 24'-----------------111011- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------101101- and 24'-----------------101111- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------111101- and 24'-----------------111111- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------111011- and 24'-----------------111001- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------101111- and 24'-----------------101101- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------111111- and 24'-----------------111101- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------111110-0- and 24'---------------111111-0- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------111111-0- and 24'---------------111110-0- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------1110-1- and 24'-----------------1111-1- from group (5 1 16'0010000001000000).
  Merging pattern 24'-----------------1111-1- and 24'-----------------1110-1- from group (5 1 16'0010000001000000).
  Merging pattern 24'---------------10111000- and 24'---------------10111010- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-111000- and 24'---------------0-111010- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------10101100- and 24'---------------10101110- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-101100- and 24'---------------0-101110- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------10111100- and 24'---------------10111110- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-111100- and 24'---------------0-111110- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------10111010- and 24'---------------10111000- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-111010- and 24'---------------0-111000- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------10101110- and 24'---------------10101100- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-101110- and 24'---------------0-101100- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------10111110- and 24'---------------10111100- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-111110- and 24'---------------0-111100- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------101110-0- and 24'---------------101111-0- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-1110-0- and 24'---------------0-1111-0- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------101111-0- and 24'---------------101110-0- from group (5 5 16'0000000011000000).
  Merging pattern 24'---------------0-1111-0- and 24'---------------0-1110-0- from group (5 5 16'0000000011000000).
  Removing unused input signal $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1828$7502_Y.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$16659.
Optimizing FSM `$fsm$\housekeeping.U1.state$16672' from module `\mgmt_core'.

14.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 117 unused cells and 117 unused wires.
<suppressed ~118 debug messages>

14.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\housekeeping.U1.state$16672' from module `\mgmt_core'.
  Removing unused output signal $flatten\housekeeping.\U1.$0\state[2:0] [0].
  Removing unused output signal $flatten\housekeeping.\U1.$0\state[2:0] [1].
  Removing unused output signal $flatten\housekeeping.\U1.$0\state[2:0] [2].
Optimizing FSM `$fsm$\soc.cpu.picorv32_core.cpu_state$16679' from module `\mgmt_core'.
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\soc.cpu.picorv32_core.mem_wordsize$16689' from module `\mgmt_core'.
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\soc.\cpu.\picorv32_core.$0\mem_wordsize[1:0] [1].
Optimizing FSM `$fsm$\soc.cpu.state$16694' from module `\mgmt_core'.
  Removing unused output signal $flatten\soc.\cpu.$0\state[1:0] [0].
  Removing unused output signal $flatten\soc.\cpu.$0\state[1:0] [1].
Optimizing FSM `$fsm$\soc.simple_spi_master_inst.spi_master.state$16699' from module `\mgmt_core'.
  Removing unused output signal $flatten\soc.\simple_spi_master_inst.\spi_master.$0\state[1:0] [0].
  Removing unused output signal $flatten\soc.\simple_spi_master_inst.\spi_master.$0\state[1:0] [1].
Optimizing FSM `$fsm$\soc.spimemio.spimemio.state$16705' from module `\mgmt_core'.
  Removing unused output signal $flatten\soc.\spimemio.\spimemio.$0\state[3:0] [0].
  Removing unused output signal $flatten\soc.\spimemio.\spimemio.$0\state[3:0] [1].
  Removing unused output signal $flatten\soc.\spimemio.\spimemio.$0\state[3:0] [2].
  Removing unused output signal $flatten\soc.\spimemio.\spimemio.$0\state[3:0] [3].

14.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\housekeeping.U1.state$16672' from module `\mgmt_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  101 -> 1----
Recoding FSM `$fsm$\soc.cpu.picorv32_core.cpu_state$16679' from module `\mgmt_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> -----1
  01000000 -> ----1-
  00100000 -> ---1--
  00001000 -> --1---
  00000010 -> -1----
  00000001 -> 1-----
Recoding FSM `$fsm$\soc.cpu.picorv32_core.mem_wordsize$16689' from module `\mgmt_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\soc.cpu.state$16694' from module `\mgmt_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\soc.simple_spi_master_inst.spi_master.state$16699' from module `\mgmt_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\soc.spimemio.spimemio.state$16705' from module `\mgmt_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1
  1000 -> -----------1-
  0100 -> ----------1--
  1100 -> ---------1---
  0010 -> --------1----
  1010 -> -------1-----
  0110 -> ------1------
  0001 -> -----1-------
  1001 -> ----1--------
  0101 -> ---1---------
  0011 -> --1----------
  1011 -> -1-----------
  0111 -> 1------------

14.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\housekeeping.U1.state$16672' from module `mgmt_core':
-------------------------------------

  Information on FSM $fsm$\housekeeping.U1.state$16672 (\housekeeping.U1.state):

  Number of input signals:    9
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:450$3076_Y
    1: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:448$3075_Y
    2: $flatten\housekeeping.\U1.$lt$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:446$3074_Y
    3: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:444$3073_Y
    4: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:403$3063_Y
    5: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:390$3062_Y
    6: \housekeeping.U1.pre_pass_thru_user
    7: \housekeeping.U1.pre_pass_thru_mgmt
    8: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:480$3087_Y

  Output signals:
    0: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:439$3070_Y
    1: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:410$3066_Y
    2: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:410$3065_Y
    3: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:387$3060_Y
    4: $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:370$3053_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'---000000   ->     0 5'00001
      1:     0 9'---0-0001   ->     0 5'00001
      2:     0 9'---0-001-   ->     0 5'00001
      3:     0 9'---0-01--   ->     0 5'00001
      4:     0 9'---0-1---   ->     0 5'00001
      5:     0 9'---1-----   ->     0 5'00001
      6:     0 9'-01010000   ->     1 5'00001
      7:     0 9'-00010000   ->     3 5'00001
      8:     0 9'-1-010000   ->     4 5'00001
      9:     1 9'---------   ->     1 5'00010
     10:     2 9'1---1----   ->     0 5'01000
     11:     2 9'----0----   ->     2 5'01000
     12:     2 9'0---1----   ->     2 5'01000
     13:     3 9'----1----   ->     2 5'10000
     14:     3 9'----0----   ->     3 5'10000
     15:     4 9'---------   ->     4 5'00100

-------------------------------------

FSM `$fsm$\soc.cpu.picorv32_core.cpu_state$16679' from module `mgmt_core':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.picorv32_core.cpu_state$16679 (\soc.cpu.picorv32_core.cpu_state):

  Number of input signals:   22
  Number of output signals:   8
  Number of state bits:       6

  Input signals:
    0: \soc.cpu.wb_rst_i
    1: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1935$7556_Y
    2: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1927$7549_Y
    3: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1922$7546_Y
    4: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1920$7542_Y
    5: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1919$7539_Y
    6: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1869$7524_Y
    7: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1854$7520_Y
    8: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y
    9: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1605$7460_Y
   10: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1602$7456_Y
   11: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1545$7443_Y
   12: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1535$7435_Y
   13: \soc.cpu.picorv32_core.is_beq_bne_blt_bge_bltu_bgeu
   14: \soc.cpu.picorv32_core.is_sb_sh_sw
   15: \soc.cpu.picorv32_core.decoder_trigger
   16: \soc.cpu.picorv32_core.instr_trap
   17: \soc.cpu.picorv32_core.instr_jal
   18: \soc.cpu.picorv32_core.mem_done
   19: \soc.cpu.picorv32_core.pcpi_int_ready
   20: $auto$opt_reduce.cc:134:opt_mux$16597
   21: $auto$opt_reduce.cc:134:opt_mux$16599

  Output signals:
    0: $flatten\soc.\cpu.\picorv32_core.$procmux$7711_CMP
    1: $flatten\soc.\cpu.\picorv32_core.$procmux$7709_CMP
    2: $flatten\soc.\cpu.\picorv32_core.$procmux$7708_CMP
    3: $flatten\soc.\cpu.\picorv32_core.$procmux$7707_CMP
    4: $flatten\soc.\cpu.\picorv32_core.$procmux$7706_CMP
    5: $flatten\soc.\cpu.\picorv32_core.$procmux$7705_CMP
    6: $flatten\soc.\cpu.\picorv32_core.$procmux$7704_CMP
    7: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y

  State encoding:
    0:   6'-----1
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 22'----------------10-000   ->     0 8'00000001
      1:     0 22'----------------0---00   ->     0 8'00000001
      2:     0 22'----------------101010   ->     0 8'00000001
      3:     0 22'----------------0-1-10   ->     0 8'00000001
      4:     0 22'----------------1011-0   ->     0 8'00000001
      5:     0 22'----------------111--0   ->     0 8'00000001
      6:     0 22'----------------11000-   ->     0 8'00000001
      7:     0 22'----------------1-010-   ->     0 8'00000001
      8:     0 22'------------------0-1-   ->     0 8'00000001
      9:     0 22'----------------10-001   ->     1 8'00000001
     10:     0 22'----------------0---01   ->     1 8'00000001
     11:     0 22'----------------101011   ->     1 8'00000001
     12:     0 22'----------------0-1-11   ->     1 8'00000001
     13:     0 22'----------------1011-1   ->     1 8'00000001
     14:     0 22'----------------111--1   ->     1 8'00000001
     15:     1 22'----------------11000-   ->     0 8'10000000
     16:     1 22'----------------1-010-   ->     0 8'10000000
     17:     1 22'------------------0-1-   ->     0 8'10000000
     18:     1 22'------0--00-----10-000   ->     1 8'10000000
     19:     1 22'----1-1--00-----10-000   ->     1 8'10000000
     20:     1 22'---------01-----10-000   ->     1 8'10000000
     21:     1 22'---------1------10-000   ->     1 8'10000000
     22:     1 22'------0--00-----0---00   ->     1 8'10000000
     23:     1 22'----1-1--00-----0---00   ->     1 8'10000000
     24:     1 22'---------01-----0---00   ->     1 8'10000000
     25:     1 22'---------1------0---00   ->     1 8'10000000
     26:     1 22'------0--00-----101010   ->     1 8'10000000
     27:     1 22'----1-1--00-----101010   ->     1 8'10000000
     28:     1 22'---------01-----101010   ->     1 8'10000000
     29:     1 22'---------1------101010   ->     1 8'10000000
     30:     1 22'------0--00-----0-1-10   ->     1 8'10000000
     31:     1 22'----1-1--00-----0-1-10   ->     1 8'10000000
     32:     1 22'---------01-----0-1-10   ->     1 8'10000000
     33:     1 22'---------1------0-1-10   ->     1 8'10000000
     34:     1 22'------0--00-----1011-0   ->     1 8'10000000
     35:     1 22'----1-1--00-----1011-0   ->     1 8'10000000
     36:     1 22'---------01-----1011-0   ->     1 8'10000000
     37:     1 22'---------1------1011-0   ->     1 8'10000000
     38:     1 22'------0--00-----111--0   ->     1 8'10000000
     39:     1 22'----1-1--00-----111--0   ->     1 8'10000000
     40:     1 22'---------01-----111--0   ->     1 8'10000000
     41:     1 22'---------1------111--0   ->     1 8'10000000
     42:     1 22'----------------10-001   ->     1 8'10000000
     43:     1 22'----------------0---01   ->     1 8'10000000
     44:     1 22'----------------101011   ->     1 8'10000000
     45:     1 22'----------------0-1-11   ->     1 8'10000000
     46:     1 22'----------------1011-1   ->     1 8'10000000
     47:     1 22'----------------111--1   ->     1 8'10000000
     48:     1 22'----0-1--00-----10-000   ->     2 8'10000000
     49:     1 22'----0-1--00-----0---00   ->     2 8'10000000
     50:     1 22'----0-1--00-----101010   ->     2 8'10000000
     51:     1 22'----0-1--00-----0-1-10   ->     2 8'10000000
     52:     1 22'----0-1--00-----1011-0   ->     2 8'10000000
     53:     1 22'----0-1--00-----111--0   ->     2 8'10000000
     54:     2 22'--0--1-----10---10-000   ->     0 8'00000010
     55:     2 22'--0--1-----10---0---00   ->     0 8'00000010
     56:     2 22'--0--1-----10---101010   ->     0 8'00000010
     57:     2 22'--0--1-----10---0-1-10   ->     0 8'00000010
     58:     2 22'--0--1-----10---1011-0   ->     0 8'00000010
     59:     2 22'--0--1-----10---111--0   ->     0 8'00000010
     60:     2 22'----------------11000-   ->     0 8'00000010
     61:     2 22'----------------1-010-   ->     0 8'00000010
     62:     2 22'------------------0-1-   ->     0 8'00000010
     63:     2 22'--0--1-----11---10-000   ->     1 8'00000010
     64:     2 22'--1--1----------10-000   ->     1 8'00000010
     65:     2 22'-1--------------10-000   ->     1 8'00000010
     66:     2 22'--0--1-----11---0---00   ->     1 8'00000010
     67:     2 22'--1--1----------0---00   ->     1 8'00000010
     68:     2 22'-1--------------0---00   ->     1 8'00000010
     69:     2 22'--0--1-----11---101010   ->     1 8'00000010
     70:     2 22'--1--1----------101010   ->     1 8'00000010
     71:     2 22'-1--------------101010   ->     1 8'00000010
     72:     2 22'--0--1-----11---0-1-10   ->     1 8'00000010
     73:     2 22'--1--1----------0-1-10   ->     1 8'00000010
     74:     2 22'-1--------------0-1-10   ->     1 8'00000010
     75:     2 22'--0--1-----11---1011-0   ->     1 8'00000010
     76:     2 22'--1--1----------1011-0   ->     1 8'00000010
     77:     2 22'-1--------------1011-0   ->     1 8'00000010
     78:     2 22'--0--1-----11---111--0   ->     1 8'00000010
     79:     2 22'--1--1----------111--0   ->     1 8'00000010
     80:     2 22'-1--------------111--0   ->     1 8'00000010
     81:     2 22'----------------10-001   ->     1 8'00000010
     82:     2 22'----------------0---01   ->     1 8'00000010
     83:     2 22'----------------101011   ->     1 8'00000010
     84:     2 22'----------------0-1-11   ->     1 8'00000010
     85:     2 22'----------------1011-1   ->     1 8'00000010
     86:     2 22'----------------111--1   ->     1 8'00000010
     87:     2 22'--0--1-----0----10-000   ->     2 8'00000010
     88:     2 22'--0--1-----0----0---00   ->     2 8'00000010
     89:     2 22'--0--1-----0----101010   ->     2 8'00000010
     90:     2 22'--0--1-----0----0-1-10   ->     2 8'00000010
     91:     2 22'--0--1-----0----1011-0   ->     2 8'00000010
     92:     2 22'--0--1-----0----111--0   ->     2 8'00000010
     93:     2 22'00---0-0-----0--10-000   ->     3 8'00000010
     94:     2 22'1---------------10-000   ->     3 8'00000010
     95:     2 22'00---0-0-----0--0---00   ->     3 8'00000010
     96:     2 22'1---------------0---00   ->     3 8'00000010
     97:     2 22'00---0-0-----0--101010   ->     3 8'00000010
     98:     2 22'1---------------101010   ->     3 8'00000010
     99:     2 22'00---0-0-----0--0-1-10   ->     3 8'00000010
    100:     2 22'1---------------0-1-10   ->     3 8'00000010
    101:     2 22'00---0-0-----0--1011-0   ->     3 8'00000010
    102:     2 22'1---------------1011-0   ->     3 8'00000010
    103:     2 22'00---0-0-----0--111--0   ->     3 8'00000010
    104:     2 22'1---------------111--0   ->     3 8'00000010
    105:     2 22'00-----1-----0--10-000   ->     4 8'00000010
    106:     2 22'00-----1-----0--0---00   ->     4 8'00000010
    107:     2 22'00-----1-----0--101010   ->     4 8'00000010
    108:     2 22'00-----1-----0--0-1-10   ->     4 8'00000010
    109:     2 22'00-----1-----0--1011-0   ->     4 8'00000010
    110:     2 22'00-----1-----0--111--0   ->     4 8'00000010
    111:     2 22'-------------1--10-000   ->     5 8'00000010
    112:     2 22'-------------1--0---00   ->     5 8'00000010
    113:     2 22'-------------1--101010   ->     5 8'00000010
    114:     2 22'-------------1--0-1-10   ->     5 8'00000010
    115:     2 22'-------------1--1011-0   ->     5 8'00000010
    116:     2 22'-------------1--111--0   ->     5 8'00000010
    117:     3 22'----------------11000-   ->     0 8'00001000
    118:     3 22'----------------1-010-   ->     0 8'00001000
    119:     3 22'------------------0-1-   ->     0 8'00001000
    120:     3 22'--------0-------10-000   ->     1 8'00001000
    121:     3 22'---1----1-------10-000   ->     1 8'00001000
    122:     3 22'--------0-------0---00   ->     1 8'00001000
    123:     3 22'---1----1-------0---00   ->     1 8'00001000
    124:     3 22'--------0-------101010   ->     1 8'00001000
    125:     3 22'---1----1-------101010   ->     1 8'00001000
    126:     3 22'--------0-------0-1-10   ->     1 8'00001000
    127:     3 22'---1----1-------0-1-10   ->     1 8'00001000
    128:     3 22'--------0-------1011-0   ->     1 8'00001000
    129:     3 22'---1----1-------1011-0   ->     1 8'00001000
    130:     3 22'--------0-------111--0   ->     1 8'00001000
    131:     3 22'---1----1-------111--0   ->     1 8'00001000
    132:     3 22'----------------10-001   ->     1 8'00001000
    133:     3 22'----------------0---01   ->     1 8'00001000
    134:     3 22'----------------101011   ->     1 8'00001000
    135:     3 22'----------------0-1-11   ->     1 8'00001000
    136:     3 22'----------------1011-1   ->     1 8'00001000
    137:     3 22'----------------111--1   ->     1 8'00001000
    138:     3 22'---0----1-------10-000   ->     3 8'00001000
    139:     3 22'---0----1-------0---00   ->     3 8'00001000
    140:     3 22'---0----1-------101010   ->     3 8'00001000
    141:     3 22'---0----1-------0-1-10   ->     3 8'00001000
    142:     3 22'---0----1-------1011-0   ->     3 8'00001000
    143:     3 22'---0----1-------111--0   ->     3 8'00001000
    144:     4 22'----------------11000-   ->     0 8'00100000
    145:     4 22'----------------1-010-   ->     0 8'00100000
    146:     4 22'------------------0-1-   ->     0 8'00100000
    147:     4 22'--------------1110-000   ->     1 8'00100000
    148:     4 22'--------------110---00   ->     1 8'00100000
    149:     4 22'--------------11101010   ->     1 8'00100000
    150:     4 22'--------------110-1-10   ->     1 8'00100000
    151:     4 22'--------------111011-0   ->     1 8'00100000
    152:     4 22'--------------11111--0   ->     1 8'00100000
    153:     4 22'----------------10-001   ->     1 8'00100000
    154:     4 22'----------------0---01   ->     1 8'00100000
    155:     4 22'----------------101011   ->     1 8'00100000
    156:     4 22'----------------0-1-11   ->     1 8'00100000
    157:     4 22'----------------1011-1   ->     1 8'00100000
    158:     4 22'----------------111--1   ->     1 8'00100000
    159:     4 22'--------------1010-000   ->     4 8'00100000
    160:     4 22'--------------0-10-000   ->     4 8'00100000
    161:     4 22'--------------100---00   ->     4 8'00100000
    162:     4 22'--------------0-0---00   ->     4 8'00100000
    163:     4 22'--------------10101010   ->     4 8'00100000
    164:     4 22'--------------0-101010   ->     4 8'00100000
    165:     4 22'--------------100-1-10   ->     4 8'00100000
    166:     4 22'--------------0-0-1-10   ->     4 8'00100000
    167:     4 22'--------------101011-0   ->     4 8'00100000
    168:     4 22'--------------0-1011-0   ->     4 8'00100000
    169:     4 22'--------------10111--0   ->     4 8'00100000
    170:     4 22'--------------0-111--0   ->     4 8'00100000
    171:     5 22'----------------11000-   ->     0 8'01000000
    172:     5 22'----------------1-010-   ->     0 8'01000000
    173:     5 22'------------------0-1-   ->     0 8'01000000
    174:     5 22'--------------1110-000   ->     1 8'01000000
    175:     5 22'--------------110---00   ->     1 8'01000000
    176:     5 22'--------------11101010   ->     1 8'01000000
    177:     5 22'--------------110-1-10   ->     1 8'01000000
    178:     5 22'--------------111011-0   ->     1 8'01000000
    179:     5 22'--------------11111--0   ->     1 8'01000000
    180:     5 22'----------------10-001   ->     1 8'01000000
    181:     5 22'----------------0---01   ->     1 8'01000000
    182:     5 22'----------------101011   ->     1 8'01000000
    183:     5 22'----------------0-1-11   ->     1 8'01000000
    184:     5 22'----------------1011-1   ->     1 8'01000000
    185:     5 22'----------------111--1   ->     1 8'01000000
    186:     5 22'--------------1010-000   ->     5 8'01000000
    187:     5 22'--------------0-10-000   ->     5 8'01000000
    188:     5 22'--------------100---00   ->     5 8'01000000
    189:     5 22'--------------0-0---00   ->     5 8'01000000
    190:     5 22'--------------10101010   ->     5 8'01000000
    191:     5 22'--------------0-101010   ->     5 8'01000000
    192:     5 22'--------------100-1-10   ->     5 8'01000000
    193:     5 22'--------------0-0-1-10   ->     5 8'01000000
    194:     5 22'--------------101011-0   ->     5 8'01000000
    195:     5 22'--------------0-1011-0   ->     5 8'01000000
    196:     5 22'--------------10111--0   ->     5 8'01000000
    197:     5 22'--------------0-111--0   ->     5 8'01000000

-------------------------------------

FSM `$fsm$\soc.cpu.picorv32_core.mem_wordsize$16689' from module `mgmt_core':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.picorv32_core.mem_wordsize$16689 (\soc.cpu.picorv32_core.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \soc.cpu.wb_rst_i
    1: $flatten\soc.\cpu.\picorv32_core.$procmux$7705_CMP
    2: $flatten\soc.\cpu.\picorv32_core.$procmux$7704_CMP
    3: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1884$7529_Y
    4: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1883$7528_Y
    5: $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1854$7520_Y
    6: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1310$7361_Y
    7: \soc.cpu.picorv32_core.instr_sw
    8: \soc.cpu.picorv32_core.instr_sh
    9: \soc.cpu.picorv32_core.instr_sb
   10: \soc.cpu.picorv32_core.instr_lw
   11: \soc.cpu.picorv32_core.mem_do_wdata
   12: \soc.cpu.picorv32_core.mem_do_rdata

  Output signals:
    0: $flatten\soc.\cpu.\picorv32_core.$procmux$10450_CMP
    1: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1927$7547_Y
    2: $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1920$7540_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------0---000   ->     0 3'100
      1:     0 13'-------0---10   ->     0 3'100
      2:     0 13'-0---1-1---10   ->     0 3'100
      3:     0 13'-1-----1---10   ->     0 3'100
      4:     0 13'-------0--1-0   ->     0 3'100
      5:     0 13'0-1----1--1-0   ->     0 3'100
      6:     0 13'1------1--1-0   ->     0 3'100
      7:     0 13'------1-----0   ->     0 3'100
      8:     0 13'------------1   ->     0 3'100
      9:     0 13'-0-1---1---10   ->     1 3'100
     10:     0 13'0------11-1-0   ->     1 3'100
     11:     0 13'-0--1--1---10   ->     2 3'100
     12:     0 13'0------1-11-0   ->     2 3'100
     13:     1 13'-0---1-1---10   ->     0 3'001
     14:     1 13'0-1----1--1-0   ->     0 3'001
     15:     1 13'------1-----0   ->     0 3'001
     16:     1 13'------0---000   ->     1 3'001
     17:     1 13'-------0---10   ->     1 3'001
     18:     1 13'-0-1---1---10   ->     1 3'001
     19:     1 13'-1-----1---10   ->     1 3'001
     20:     1 13'0------11-1-0   ->     1 3'001
     21:     1 13'-------0--1-0   ->     1 3'001
     22:     1 13'1------1--1-0   ->     1 3'001
     23:     1 13'------------1   ->     1 3'001
     24:     1 13'-0--1--1---10   ->     2 3'001
     25:     1 13'0------1-11-0   ->     2 3'001
     26:     2 13'-0---1-1---10   ->     0 3'010
     27:     2 13'0-1----1--1-0   ->     0 3'010
     28:     2 13'------1-----0   ->     0 3'010
     29:     2 13'-0-1---1---10   ->     1 3'010
     30:     2 13'0------11-1-0   ->     1 3'010
     31:     2 13'------0---000   ->     2 3'010
     32:     2 13'-------0---10   ->     2 3'010
     33:     2 13'-0--1--1---10   ->     2 3'010
     34:     2 13'-1-----1---10   ->     2 3'010
     35:     2 13'0------1-11-0   ->     2 3'010
     36:     2 13'-------0--1-0   ->     2 3'010
     37:     2 13'1------1--1-0   ->     2 3'010
     38:     2 13'------------1   ->     2 3'010

-------------------------------------

FSM `$fsm$\soc.cpu.state$16694' from module `mgmt_core':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.state$16694 (\soc.cpu.state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \soc.cpu.wb_rst_i
    1: \soc.cpu.wbm_ack_i
    2: \soc.cpu.picorv32_core.mem_valid

  Output signals:
    0: $flatten\soc.\cpu.$procmux$13802_CMP
    1: $flatten\soc.\cpu.$procmux$13806_CMP
    2: $flatten\soc.\cpu.$procmux$13893_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 3'010
      1:     0 3'--1   ->     0 3'010
      2:     0 3'1-0   ->     2 3'010
      3:     1 3'---   ->     0 3'100
      4:     2 3'--1   ->     0 3'001
      5:     2 3'-10   ->     1 3'001
      6:     2 3'-00   ->     2 3'001

-------------------------------------

FSM `$fsm$\soc.simple_spi_master_inst.spi_master.state$16699' from module `mgmt_core':
-------------------------------------

  Information on FSM $fsm$\soc.simple_spi_master_inst.spi_master.state$16699 (\soc.simple_spi_master_inst.spi_master.state):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:323$1466_Y
    1: \soc.simple_spi_master_inst.spi_master.w_latched

  Output signals:
    0: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:328$1467_Y
    1: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:310$1460_Y
    2: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1444_Y
    3: $flatten\soc.\simple_spi_master_inst.\spi_master.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:267$1443_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0010
      1:     0 2'1-   ->     2 4'0010
      2:     1 2'-0   ->     2 4'0100
      3:     1 2'-1   ->     3 4'0100
      4:     2 2'--   ->     1 4'1000
      5:     3 2'--   ->     0 4'0001

-------------------------------------

FSM `$fsm$\soc.spimemio.spimemio.state$16705' from module `mgmt_core':
-------------------------------------

  Information on FSM $fsm$\soc.spimemio.spimemio.state$16705 (\soc.spimemio.spimemio.state):

  Number of input signals:    8
  Number of output signals:  13
  Number of state bits:      13

  Input signals:
    0: \soc.spimemio.spimemio.xfer.din_ready
    1: $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:522$1308_Y
    2: $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:482$1304_Y
    3: $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:383$1290_Y
    4: $flatten\soc.\spimemio.\spimemio.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1211_Y
    5: \soc.spimemio.spimemio.config_cont
    6: \soc.spimemio.spimemio.jump
    7: \soc.spimemio.spimemio.dout_valid

  Output signals:
    0: $flatten\soc.\spimemio.\spimemio.$procmux$15231_CMP
    1: $flatten\soc.\spimemio.\spimemio.$procmux$15228_CMP
    2: $flatten\soc.\spimemio.\spimemio.$procmux$15222_CMP
    3: $flatten\soc.\spimemio.\spimemio.$procmux$15217_CMP
    4: $flatten\soc.\spimemio.\spimemio.$procmux$15214_CMP
    5: $flatten\soc.\spimemio.\spimemio.$procmux$15211_CMP
    6: $flatten\soc.\spimemio.\spimemio.$procmux$15208_CMP
    7: $flatten\soc.\spimemio.\spimemio.$procmux$15205_CMP
    8: $flatten\soc.\spimemio.\spimemio.$procmux$15202_CMP
    9: $flatten\soc.\spimemio.\spimemio.$procmux$15199_CMP
   10: $flatten\soc.\spimemio.\spimemio.$procmux$15169_CMP
   11: $flatten\soc.\spimemio.\spimemio.$procmux$15152_CMP
   12: $flatten\soc.\spimemio.\spimemio.$procmux$15149_CMP

  State encoding:
    0: 13'------------1  <RESET STATE>
    1: 13'-----------1-
    2: 13'----------1--
    3: 13'---------1---
    4: 13'--------1----
    5: 13'-------1-----
    6: 13'------1------
    7: 13'-----1-------
    8: 13'----1--------
    9: 13'---1---------
   10: 13'--1----------
   11: 13'-1-----------
   12: 13'1------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'-0--0--0   ->     0 13'0000000000001
      1:     0 8'----1---   ->     0 13'0000000000001
      2:     0 8'-10-0---   ->     2 13'0000000000001
      3:     0 8'-0--0--1   ->     7 13'0000000000001
      4:     0 8'-11-0---   ->     9 13'0000000000001
      5:     1 8'----1---   ->     0 13'0000000100000
      6:     1 8'-0--0--0   ->     1 13'0000000100000
      7:     1 8'-10-0---   ->     2 13'0000000100000
      8:     1 8'-0--0--1   ->     8 13'0000000100000
      9:     1 8'-11-0---   ->     9 13'0000000100000
     10:     2 8'----1---   ->     0 13'0010000000000
     11:     2 8'-0--0--0   ->     2 13'0010000000000
     12:     2 8'-10-0---   ->     2 13'0010000000000
     13:     2 8'-0--0--1   ->     9 13'0010000000000
     14:     2 8'-11-0---   ->     9 13'0010000000000
     15:     3 8'----1---   ->     0 13'0001000000000
     16:     3 8'-10-0---   ->     2 13'0001000000000
     17:     3 8'-0--0-10   ->     3 13'0001000000000
     18:     3 8'-0--0-0-   ->     3 13'0001000000000
     19:     3 8'-0--0-11   ->     8 13'0001000000000
     20:     3 8'-11-0---   ->     9 13'0001000000000
     21:     4 8'----1---   ->     0 13'0000000000010
     22:     4 8'-10-0---   ->     2 13'0000000000010
     23:     4 8'-0--0--0   ->     4 13'0000000000010
     24:     4 8'-11-0---   ->     9 13'0000000000010
     25:     4 8'-0--0--1   ->    10 13'0000000000010
     26:     5 8'----1---   ->     0 13'0000010000000
     27:     5 8'-10-0---   ->     2 13'0000010000000
     28:     5 8'-0--0--0   ->     5 13'0000010000000
     29:     5 8'-11-0---   ->     9 13'0000010000000
     30:     5 8'-0--0--1   ->    11 13'0000010000000
     31:     6 8'----1---   ->     0 13'0000000001000
     32:     6 8'-10-0---   ->     2 13'0000000001000
     33:     6 8'-0--0--0   ->     6 13'0000000001000
     34:     6 8'-11-0---   ->     9 13'0000000001000
     35:     6 8'-0--0--1   ->    12 13'0000000001000
     36:     7 8'----1---   ->     0 13'0100000000000
     37:     7 8'-10-0---   ->     2 13'0100000000000
     38:     7 8'10--0---   ->     4 13'0100000000000
     39:     7 8'00--0---   ->     7 13'0100000000000
     40:     7 8'-11-0---   ->     9 13'0100000000000
     41:     8 8'----1---   ->     0 13'0000001000000
     42:     8 8'-10-0---   ->     2 13'0000001000000
     43:     8 8'-0--0--1   ->     5 13'0000001000000
     44:     8 8'-0--0--0   ->     8 13'0000001000000
     45:     8 8'-11-0---   ->     9 13'0000001000000
     46:     9 8'----1---   ->     0 13'0000000000100
     47:     9 8'-10-0---   ->     2 13'0000000000100
     48:     9 8'-0-10--1   ->     6 13'0000000000100
     49:     9 8'-0-10--0   ->     9 13'0000000000100
     50:     9 8'-0-00---   ->     9 13'0000000000100
     51:     9 8'-11-0---   ->     9 13'0000000000100
     52:    10 8'----1---   ->     0 13'1000000000000
     53:    10 8'-10-0---   ->     2 13'1000000000000
     54:    10 8'10--0---   ->     2 13'1000000000000
     55:    10 8'-11-0---   ->     9 13'1000000000000
     56:    10 8'00--0---   ->    10 13'1000000000000
     57:    11 8'----1---   ->     0 13'0000100000000
     58:    11 8'-10-0---   ->     2 13'0000100000000
     59:    11 8'-0--0--1   ->     3 13'0000100000000
     60:    11 8'-11-0---   ->     9 13'0000100000000
     61:    11 8'-0--0--0   ->    11 13'0000100000000
     62:    12 8'----1---   ->     0 13'0000000010000
     63:    12 8'-0--01-1   ->     1 13'0000000010000
     64:    12 8'-10-0---   ->     2 13'0000000010000
     65:    12 8'-0--00-1   ->     8 13'0000000010000
     66:    12 8'-11-0---   ->     9 13'0000000010000
     67:    12 8'-0--0--0   ->    12 13'0000000010000

-------------------------------------

14.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\housekeeping.U1.state$16672' from module `\mgmt_core'.
Mapping FSM `$fsm$\soc.cpu.picorv32_core.cpu_state$16679' from module `\mgmt_core'.
Mapping FSM `$fsm$\soc.cpu.picorv32_core.mem_wordsize$16689' from module `\mgmt_core'.
Mapping FSM `$fsm$\soc.cpu.state$16694' from module `\mgmt_core'.
Mapping FSM `$fsm$\soc.simple_spi_master_inst.spi_master.state$16699' from module `\mgmt_core'.
Mapping FSM `$fsm$\soc.spimemio.spimemio.state$16705' from module `\mgmt_core'.

14.9. Executing OPT pass (performing simple optimizations).

14.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~40 debug messages>

14.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

14.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/7 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8362.
    dead port 4/7 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8362.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8365.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8365.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8375.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8375.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8416.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8416.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8419.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8419.
    dead port 1/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8421.
    dead port 2/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8421.
    dead port 3/6 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8609.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8625.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8625.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8891.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$8891.
    dead port 1/5 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8893.
    dead port 2/5 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8893.
    dead port 1/3 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8903.
    dead port 2/3 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8903.
    dead port 3/3 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$8903.
    dead port 1/3 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9100.
    dead port 3/5 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9125.
    dead port 1/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9134.
    dead port 2/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9134.
    dead port 3/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9134.
    dead port 4/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9134.
    dead port 1/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9139.
    dead port 2/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9139.
    dead port 3/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9139.
    dead port 4/4 on $pmux $flatten\soc.\cpu.\picorv32_core.$procmux$9139.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$9143.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$9143.
    dead port 1/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$9146.
    dead port 2/2 on $mux $flatten\soc.\cpu.\picorv32_core.$procmux$9146.
Removed 36 multiplexer ports.
<suppressed ~568 debug messages>

14.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16590: { \soc.cpu.picorv32_core.cpu_state [5:4] \soc.cpu.picorv32_core.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16588: \soc.cpu.picorv32_core.cpu_state [4:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16586: { \soc.cpu.picorv32_core.cpu_state [5] \soc.cpu.picorv32_core.cpu_state [3:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16582: { \soc.cpu.picorv32_core.cpu_state [5:3] \soc.cpu.picorv32_core.cpu_state [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16580: { \soc.cpu.picorv32_core.cpu_state [5:2] \soc.cpu.picorv32_core.cpu_state [0] }
  Optimizing cells in module \mgmt_core.
Performed a total of 5 changes.

14.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\soc.\wb_bridge.$procdff$16479 ($dff) from module mgmt_core (D = $flatten\soc.\wb_bridge.$and$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:75$4571_Y, Q = \soc.wb_bridge.wb_ack_read, rval = 2'00).
Adding SRST signal on $flatten\soc.\wb_bridge.$procdff$16478 ($dff) from module mgmt_core (D = $flatten\soc.\wb_bridge.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:74$4567_Y, Q = \soc.wb_bridge.wb_ack_o, rval = 2'00).
Adding SRST signal on $flatten\soc.\sysctrl.\sysctrl.$procdff$16303 ($dff) from module mgmt_core (D = $flatten\soc.\sysctrl.\sysctrl.$procmux$12309_Y, Q = \soc.sysctrl.sysctrl.irq_8_inputsrc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17657 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [1], Q = \soc.sysctrl.sysctrl.irq_8_inputsrc).
Adding SRST signal on $flatten\soc.\sysctrl.\sysctrl.$procdff$16302 ($dff) from module mgmt_core (D = $flatten\soc.\sysctrl.\sysctrl.$procmux$12327_Y, Q = \soc.sysctrl.sysctrl.irq_7_inputsrc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17667 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.sysctrl.sysctrl.irq_7_inputsrc).
Adding SRST signal on $flatten\soc.\sysctrl.\sysctrl.$procdff$16301 ($dff) from module mgmt_core (D = $flatten\soc.\sysctrl.\sysctrl.$procmux$12343_Y, Q = \soc.sysctrl.sysctrl.trap_output_dest, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17677 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.sysctrl.sysctrl.trap_output_dest).
Adding SRST signal on $flatten\soc.\sysctrl.\sysctrl.$procdff$16300 ($dff) from module mgmt_core (D = $flatten\soc.\sysctrl.\sysctrl.$procmux$12356_Y, Q = \soc.sysctrl.sysctrl.clk2_output_dest, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17685 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [1], Q = \soc.sysctrl.sysctrl.clk2_output_dest).
Adding SRST signal on $flatten\soc.\sysctrl.\sysctrl.$procdff$16299 ($dff) from module mgmt_core (D = $flatten\soc.\sysctrl.\sysctrl.$procmux$12369_Y, Q = \soc.sysctrl.sysctrl.clk1_output_dest, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17691 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.sysctrl.sysctrl.clk1_output_dest).
Adding EN signal on $flatten\soc.\sysctrl.\sysctrl.$procdff$16298 ($dff) from module mgmt_core (D = $flatten\soc.\sysctrl.\sysctrl.$procmux$12374_Y, Q = \soc.sysctrl.sysctrl.iomem_ready).
Adding EN signal on $flatten\soc.\sysctrl.\sysctrl.$procdff$16297 ($dff) from module mgmt_core (D = $flatten\soc.\sysctrl.\sysctrl.$procmux$12388_Y, Q = \soc.sysctrl.sysctrl.iomem_rdata).
Adding SRST signal on $auto$opt_dff.cc:764:run$17704 ($dffe) from module mgmt_core (D = 28'xxxxxxxxxxxxxxxxxxxxxxxxxxxx, Q = \soc.sysctrl.sysctrl.iomem_rdata [31:4], rval = 28'0000000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$17707 ($sdffce) from module mgmt_core.
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16446 ($dff) from module mgmt_core (D = \soc.spimemio.spimemio.xfer.fetch, Q = \soc.spimemio.spimemio.xfer.last_fetch, rval = 1'1).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16445 ($dff) from module mgmt_core (D = \soc.spimemio.spimemio.xfer.next_fetch, Q = \soc.spimemio.spimemio.xfer.fetch, rval = 1'1).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16444 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14785_Y, Q = \soc.spimemio.spimemio.xfer.xfer_tag, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17714 ($sdff) from module mgmt_core (D = \soc.spimemio.spimemio.din_tag, Q = \soc.spimemio.spimemio.xfer.xfer_tag).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16443 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14790_Y, Q = \soc.spimemio.spimemio.xfer.xfer_rd, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17716 ($sdff) from module mgmt_core (D = \soc.spimemio.spimemio.din_rd, Q = \soc.spimemio.spimemio.xfer.xfer_rd).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16442 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14795_Y, Q = \soc.spimemio.spimemio.xfer.xfer_qspi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17718 ($sdff) from module mgmt_core (D = \soc.spimemio.spimemio.din_qspi, Q = \soc.spimemio.spimemio.xfer.xfer_qspi).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16440 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y, Q = \soc.spimemio.spimemio.xfer.dummy_count, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17720 ($sdff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y, Q = \soc.spimemio.spimemio.xfer.dummy_count).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16439 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14818_Y [3], Q = \soc.spimemio.spimemio.xfer.count [3], rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16439 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14816_Y [2:0], Q = \soc.spimemio.spimemio.xfer.count [2:0], rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17727 ($sdff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$2\next_count[3:0] [2:0], Q = \soc.spimemio.spimemio.xfer.count [2:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$17724 ($sdff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14818_Y [3], Q = \soc.spimemio.spimemio.xfer.count [3]).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16438 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$2\next_ibuffer[7:0], Q = \soc.spimemio.spimemio.xfer.ibuffer).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16437 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y, Q = \soc.spimemio.spimemio.xfer.obuffer).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16436 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14841_Y, Q = \soc.spimemio.spimemio.xfer.xfer_ddr, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17780 ($sdff) from module mgmt_core (D = \soc.spimemio.spimemio.xfer.din_ddr, Q = \soc.spimemio.spimemio.xfer.xfer_ddr).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16435 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14846_Y, Q = \soc.spimemio.spimemio.xfer.xfer_dspi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17782 ($sdff) from module mgmt_core (D = \soc.spimemio.spimemio.xfer.din_dspi, Q = \soc.spimemio.spimemio.xfer.xfer_dspi).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16434 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14854_Y, Q = \soc.spimemio.spimemio.xfer.flash_clk, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17786 ($sdff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14854_Y, Q = \soc.spimemio.spimemio.xfer.flash_clk).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16433 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14861_Y, Q = \soc.spimemio.spimemio.xfer.flash_csb, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$17790 ($sdff) from module mgmt_core (D = 1'0, Q = \soc.spimemio.spimemio.xfer.flash_csb).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16477 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15393_Y, Q = \soc.spimemio.spimemio.config_do, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17792 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [3:0], Q = \soc.spimemio.spimemio.config_do).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16476 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15398_Y, Q = \soc.spimemio.spimemio.config_clk, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17794 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [4], Q = \soc.spimemio.spimemio.config_clk).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16475 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15403_Y, Q = \soc.spimemio.spimemio.config_csb, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17796 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [5], Q = \soc.spimemio.spimemio.config_csb).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16474 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15408_Y, Q = \soc.spimemio.spimemio.config_oe, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17798 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [11:8], Q = \soc.spimemio.spimemio.config_oe).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16473 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15413_Y, Q = \soc.spimemio.spimemio.config_dummy, rval = 4'1000).
Adding EN signal on $auto$opt_dff.cc:702:run$17800 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [19:16], Q = \soc.spimemio.spimemio.config_dummy).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16472 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15418_Y, Q = \soc.spimemio.spimemio.config_cont, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17802 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [20], Q = \soc.spimemio.spimemio.config_cont).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16471 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15423_Y, Q = \soc.spimemio.spimemio.config_qspi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17804 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [21], Q = \soc.spimemio.spimemio.config_qspi).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16470 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15428_Y, Q = \soc.spimemio.spimemio.config_ddr, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17806 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [22], Q = \soc.spimemio.spimemio.config_ddr).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16469 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15433_Y, Q = \soc.spimemio.spimemio.config_en, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$17808 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31], Q = \soc.spimemio.spimemio.config_en).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16468 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:252$1222_Y, Q = \soc.spimemio.spimemio.softreset, rval = 1'1).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16463 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15170_Y, Q = \soc.spimemio.spimemio.rd_inc).
Adding SRST signal on $auto$opt_dff.cc:764:run$17817 ($dffe) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15158_Y, Q = \soc.spimemio.spimemio.rd_inc, rval = 1'0).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16462 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15177_Y, Q = \soc.spimemio.spimemio.rd_wait).
Adding SRST signal on $auto$opt_dff.cc:764:run$17827 ($dffe) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15175_Y, Q = \soc.spimemio.spimemio.rd_wait, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16461 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15182_Y, Q = \soc.spimemio.spimemio.rd_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17831 ($sdff) from module mgmt_core (D = 1'1, Q = \soc.spimemio.spimemio.rd_valid).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16460 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:398$1301_Y [23:0], Q = \soc.spimemio.spimemio.rd_addr).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16459 ($dff) from module mgmt_core (D = \soc.spimemio.spimemio.xfer.ibuffer, Q = \soc.spimemio.spimemio.buffer [23:16]).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16459 ($dff) from module mgmt_core (D = \soc.spimemio.spimemio.xfer.ibuffer, Q = \soc.spimemio.spimemio.buffer [15:8]).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16459 ($dff) from module mgmt_core (D = \soc.spimemio.spimemio.xfer.ibuffer, Q = \soc.spimemio.spimemio.buffer [7:0]).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16458 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15241_Y, Q = \soc.spimemio.spimemio.din_rd, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17855 ($sdff) from module mgmt_core (D = 1'1, Q = \soc.spimemio.spimemio.din_rd).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16457 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15262_Y, Q = \soc.spimemio.spimemio.din_ddr, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16456 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15281_Y, Q = \soc.spimemio.spimemio.din_qspi, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16454 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15291_Y, Q = \soc.spimemio.spimemio.din_tag, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17861 ($sdff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15291_Y, Q = \soc.spimemio.spimemio.din_tag).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16453 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310_Y, Q = \soc.spimemio.spimemio.din_data).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16452 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15198_Y, Q = \soc.spimemio.spimemio.din_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.\spimemio.$procdff$16451 ($dff) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15148_Y, Q = \soc.spimemio.spimemio.xfer_resetn, rval = 1'0).
Adding EN signal on $flatten\soc.\spimemio.\spimemio.$procdff$16450 ($dff) from module mgmt_core (D = { \soc.spimemio.spimemio.xfer.ibuffer \soc.spimemio.spimemio.buffer }, Q = \soc.spimemio.spimemio.rdata).
Adding SRST signal on $flatten\soc.\soc_mem.$procdff$16377 ($dff) from module mgmt_core (D = $flatten\soc.\soc_mem.$and$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:64$2236_Y, Q = \soc.soc_mem.wb_ack_read, rval = 1'0).
Adding SRST signal on $flatten\soc.\soc_mem.$procdff$16376 ($dff) from module mgmt_core (D = $flatten\soc.\soc_mem.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:63$2232_Y, Q = \soc.soc_mem.wb_ack_o, rval = 1'0).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16432 ($dff) from module mgmt_core (D = { $flatten\soc.\simpleuart.\simpleuart.$procmux$14754_Y $flatten\soc.\simpleuart.\simpleuart.$procmux$14759_Y $flatten\soc.\simpleuart.\simpleuart.$procmux$14764_Y $flatten\soc.\simpleuart.\simpleuart.$procmux$14769_Y }, Q = \soc.simpleuart.simpleuart.cfg_divider, rval = 1).
Adding EN signal on $auto$opt_dff.cc:702:run$17891 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.simpleuart.simpleuart.cfg_divider [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$17891 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.simpleuart.simpleuart.cfg_divider [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$17891 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.simpleuart.simpleuart.cfg_divider [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$17891 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.simpleuart.simpleuart.cfg_divider [31:24]).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16431 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14774_Y, Q = \soc.simpleuart.simpleuart.enabled, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17896 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.simpleuart.simpleuart.enabled).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16430 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14715_Y, Q = \soc.simpleuart.simpleuart.recv_buf_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16429 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14723_Y, Q = \soc.simpleuart.simpleuart.recv_buf_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17899 ($sdff) from module mgmt_core (D = \soc.simpleuart.simpleuart.recv_pattern, Q = \soc.simpleuart.simpleuart.recv_buf_data).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16428 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14731_Y, Q = \soc.simpleuart.simpleuart.recv_pattern, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17903 ($sdff) from module mgmt_core (D = { \mgmt_in_data [5] \soc.simpleuart.simpleuart.recv_pattern [7:1] }, Q = \soc.simpleuart.simpleuart.recv_pattern).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16427 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14701_Y, Q = \soc.simpleuart.simpleuart.recv_divcnt, rval = 0).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16426 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14743_Y, Q = \soc.simpleuart.simpleuart.recv_state, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17910 ($sdff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14743_Y, Q = \soc.simpleuart.simpleuart.recv_state).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16425 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14671_Y, Q = \soc.simpleuart.simpleuart.send_dummy, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$17922 ($sdff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14671_Y, Q = \soc.simpleuart.simpleuart.send_dummy).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16424 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:197$1402_Y, Q = \soc.simpleuart.simpleuart.send_divcnt, rval = 0).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16423 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14682_Y, Q = \soc.simpleuart.simpleuart.send_bitcnt, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17929 ($sdff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14682_Y, Q = \soc.simpleuart.simpleuart.send_bitcnt).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16422 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14687_Y [9], Q = \soc.simpleuart.simpleuart.send_pattern [9], rval = 1'1).
Adding SRST signal on $flatten\soc.\simpleuart.\simpleuart.$procdff$16422 ($dff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14690_Y [8:0], Q = \soc.simpleuart.simpleuart.send_pattern [8:0], rval = 9'111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$17938 ($sdff) from module mgmt_core (D = $flatten\soc.\simpleuart.\simpleuart.$procmux$14690_Y [8:0], Q = \soc.simpleuart.simpleuart.send_pattern [8:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$17935 ($sdff) from module mgmt_core (D = 1'1, Q = \soc.simpleuart.simpleuart.send_pattern [9]).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$17942 ($sdffe) from module mgmt_core.
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16421 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15], Q = \soc.simple_spi_master_inst.spi_master.hkconn).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16420 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [11], Q = \soc.simple_spi_master_inst.spi_master.mode).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16419 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12], Q = \soc.simple_spi_master_inst.spi_master.stream).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16418 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [14], Q = \soc.simple_spi_master_inst.spi_master.irqena).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16417 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [8], Q = \soc.simple_spi_master_inst.spi_master.mlb).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16416 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [9], Q = \soc.simple_spi_master_inst.spi_master.invcsb).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16415 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [10], Q = \soc.simple_spi_master_inst.spi_master.invsck).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16414 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.simple_spi_master_inst.spi_master.prescaler).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16413 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [13], Q = \soc.simple_spi_master_inst.spi_master.enable).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16411 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$0\w_latched[0:0], Q = \soc.simple_spi_master_inst.spi_master.w_latched).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16410 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.simple_spi_master_inst.spi_master.d_latched).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16408 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$0\nbit[2:0], Q = \soc.simple_spi_master_inst.spi_master.nbit).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16407 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$0\icsb[0:0], Q = \soc.simple_spi_master_inst.spi_master.icsb).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16406 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$0\done[0:0], Q = \soc.simple_spi_master_inst.spi_master.done).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16404 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$not$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:349$1474_Y, Q = \soc.simple_spi_master_inst.spi_master.hsck).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16401 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y, Q = \soc.simple_spi_master_inst.spi_master.rreg).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16400 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0], Q = \soc.simple_spi_master_inst.spi_master.treg).
Adding EN signal on $flatten\soc.\simple_spi_master_inst.\spi_master.$procdff$16399 ($adff) from module mgmt_core (D = $flatten\soc.\simple_spi_master_inst.\spi_master.$0\isdo[0:0], Q = \soc.simple_spi_master_inst.spi_master.isdo).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16366 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13125_Y, Q = \soc.mprj_ctrl.mprj_ctrl.iomem_ready, rval = 1'0).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16365 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13132_Y, Q = \soc.mprj_ctrl.mprj_ctrl.iomem_rdata, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18008 ($sdff) from module mgmt_core (D = \soc.mprj_ctrl.mprj_ctrl.iomem_rdata_pre, Q = \soc.mprj_ctrl.mprj_ctrl.iomem_rdata).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16364 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13088_Y, Q = \soc.mprj_ctrl.mprj_ctrl.xfer_ctrl, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$18016 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.mprj_ctrl.mprj_ctrl.xfer_ctrl).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16363 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13106_Y, Q = \soc.mprj_ctrl.mprj_ctrl.user_irq_ena, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$18020 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [2:0], Q = \soc.mprj_ctrl.mprj_ctrl.user_irq_ena).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16362 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13120_Y, Q = \soc.mprj_ctrl.mprj_ctrl.pwr_ctrl_out, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$18028 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [3:0], Q = \soc.mprj_ctrl.mprj_ctrl.pwr_ctrl_out).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16357 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y, Q = \soc.mprj_ctrl.mprj_ctrl.serial_data_staging_2).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16356 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y, Q = \soc.mprj_ctrl.mprj_ctrl.serial_data_staging_1).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16355 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$0\xfer_state[1:0], Q = \soc.mprj_ctrl.mprj_ctrl.xfer_state).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16354 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$0\pad_count_2[5:0], Q = \soc.mprj_ctrl.mprj_ctrl.pad_count_2).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16353 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$0\pad_count_1[4:0], Q = \soc.mprj_ctrl.mprj_ctrl.pad_count_1).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16352 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13035_Y, Q = \soc.mprj_ctrl.mprj_ctrl.xfer_count).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16351 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$0\serial_resetn[0:0], Q = \soc.mprj_ctrl.mprj_ctrl.serial_resetn).
Adding EN signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16350 ($adff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$0\serial_clock[0:0], Q = \soc.mprj_ctrl.mprj_ctrl.serial_clock).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16349 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12828_Y, Q = \soc.mprj_ctrl.mprj_ctrl.mgmt_gpio_out [31:0], rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18102 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o, Q = \soc.mprj_ctrl.mprj_ctrl.mgmt_gpio_out [31:0]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16348 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12819_Y, Q = \soc.mprj_ctrl.mprj_ctrl.mgmt_gpio_out [37:32], rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$18106 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [5:0], Q = \soc.mprj_ctrl.mprj_ctrl.mgmt_gpio_out [37:32]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16347 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12810_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[0], rval = 13'1100000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18110 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[0]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16346 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12801_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[1], rval = 13'1100000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18114 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[1]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16345 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12792_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[2], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18118 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[2]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16344 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12783_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[3], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18122 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[3]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16343 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12774_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[4], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18126 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[4]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16342 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12765_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[5], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18130 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[5]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16341 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12756_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[6], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18134 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[6]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16340 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12747_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[7], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18138 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[7]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16339 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12738_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[8], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18142 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[8]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16338 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12729_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[9], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18146 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[9]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16337 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12720_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[10], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18150 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[10]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16336 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12711_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[11], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18154 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[11]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16335 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12702_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[12], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18158 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[12]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16334 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12693_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[13], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18162 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[13]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16333 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12684_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[14], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18166 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[14]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16332 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12675_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[15], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18170 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[15]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16331 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12666_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[16], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18174 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[16]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16330 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12657_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[17], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18178 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[17]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16329 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12648_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[18], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18182 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[18]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16328 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12639_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[19], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18186 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[19]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16327 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12630_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[20], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18190 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[20]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16326 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12621_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[21], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18194 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[21]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16325 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12612_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[22], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18198 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[22]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16324 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12603_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[23], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18202 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[23]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16323 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12594_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[24], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18206 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[24]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16322 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12585_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[25], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18210 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[25]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16321 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12576_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[26], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18214 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[26]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16320 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12567_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[27], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18218 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[27]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16319 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12558_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[28], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18222 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[28]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16318 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12549_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[29], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18226 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[29]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16317 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12540_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[30], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18230 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[30]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16316 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12531_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[31], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18234 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[31]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16315 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12522_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[32], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18238 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[32]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16314 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12513_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[33], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18242 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[33]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16313 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12504_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[34], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18246 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[34]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16312 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12495_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[35], rval = 13'0010000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18250 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[35]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16311 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12486_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[36], rval = 13'1100000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18254 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[36]).
Adding SRST signal on $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procdff$16310 ($dff) from module mgmt_core (D = $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12477_Y, Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[37], rval = 13'1100000000011).
Adding EN signal on $auto$opt_dff.cc:702:run$18258 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [12:0], Q = \soc.mprj_ctrl.mprj_ctrl.io_ctrl[37]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16296 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11848_Y $flatten\soc.\la.\la_ctrl.$procmux$10573_Y $flatten\soc.\la.\la_ctrl.$procmux$10616_Y $flatten\soc.\la.\la_ctrl.$procmux$10659_Y }, Q = \soc.la.la_ctrl.la_iena_3, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18262 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_iena_3 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18262 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_iena_3 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18262 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_iena_3 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18262 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_iena_3 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16295 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$12245_Y $flatten\soc.\la.\la_ctrl.$procmux$10699_Y $flatten\soc.\la.\la_ctrl.$procmux$10739_Y $flatten\soc.\la.\la_ctrl.$procmux$10779_Y }, Q = \soc.la.la_ctrl.la_iena_2, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18363 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_iena_2 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18363 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_iena_2 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18363 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_iena_2 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18363 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_iena_2 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16294 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11885_Y $flatten\soc.\la.\la_ctrl.$procmux$10816_Y $flatten\soc.\la.\la_ctrl.$procmux$10853_Y $flatten\soc.\la.\la_ctrl.$procmux$10890_Y }, Q = \soc.la.la_ctrl.la_iena_1, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18456 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_iena_1 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18456 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_iena_1 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18456 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_iena_1 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18456 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_iena_1 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16293 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11919_Y $flatten\soc.\la.\la_ctrl.$procmux$10924_Y $flatten\soc.\la.\la_ctrl.$procmux$10958_Y $flatten\soc.\la.\la_ctrl.$procmux$10992_Y }, Q = \soc.la.la_ctrl.la_iena_0, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18541 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_iena_0 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18541 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_iena_0 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18541 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_iena_0 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18541 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_iena_0 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16292 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11950_Y $flatten\soc.\la.\la_ctrl.$procmux$11023_Y $flatten\soc.\la.\la_ctrl.$procmux$11054_Y $flatten\soc.\la.\la_ctrl.$procmux$11085_Y }, Q = \soc.la.la_ctrl.la_oenb_3, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$18618 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_oenb_3 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18618 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_oenb_3 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18618 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_oenb_3 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18618 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_oenb_3 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16291 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11978_Y $flatten\soc.\la.\la_ctrl.$procmux$11113_Y $flatten\soc.\la.\la_ctrl.$procmux$11141_Y $flatten\soc.\la.\la_ctrl.$procmux$11169_Y }, Q = \soc.la.la_ctrl.la_oenb_2, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$18687 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_oenb_2 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18687 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_oenb_2 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18687 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_oenb_2 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18687 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_oenb_2 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16290 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$12003_Y $flatten\soc.\la.\la_ctrl.$procmux$11194_Y $flatten\soc.\la.\la_ctrl.$procmux$11219_Y $flatten\soc.\la.\la_ctrl.$procmux$11244_Y }, Q = \soc.la.la_ctrl.la_oenb_1, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$18748 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_oenb_1 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18748 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_oenb_1 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18748 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_oenb_1 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18748 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_oenb_1 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16289 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$12025_Y $flatten\soc.\la.\la_ctrl.$procmux$11266_Y $flatten\soc.\la.\la_ctrl.$procmux$11288_Y $flatten\soc.\la.\la_ctrl.$procmux$11310_Y }, Q = \soc.la.la_ctrl.la_oenb_0, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$18801 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.la.la_ctrl.la_oenb_0 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18801 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.la.la_ctrl.la_oenb_0 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18801 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.la.la_ctrl.la_oenb_0 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18801 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.la.la_ctrl.la_oenb_0 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16288 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$10530_Y $flatten\soc.\la.\la_ctrl.$procmux$12070_Y $flatten\soc.\la.\la_ctrl.$procmux$11355_Y $flatten\soc.\la.\la_ctrl.$procmux$11400_Y }, Q = \soc.la.la_ctrl.la_data_3, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18846 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11389_Y, Q = \soc.la.la_ctrl.la_data_3 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18846 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11344_Y, Q = \soc.la.la_ctrl.la_data_3 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18846 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$12059_Y, Q = \soc.la.la_ctrl.la_data_3 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18846 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$10519_Y, Q = \soc.la.la_ctrl.la_data_3 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16287 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11445_Y $flatten\soc.\la.\la_ctrl.$procmux$12115_Y $flatten\soc.\la.\la_ctrl.$procmux$11490_Y $flatten\soc.\la.\la_ctrl.$procmux$11535_Y }, Q = \soc.la.la_ctrl.la_data_2, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$18963 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11527_Y, Q = \soc.la.la_ctrl.la_data_2 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$18963 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11482_Y, Q = \soc.la.la_ctrl.la_data_2 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$18963 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$12107_Y, Q = \soc.la.la_ctrl.la_data_2 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$18963 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11437_Y, Q = \soc.la.la_ctrl.la_data_2 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16286 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11580_Y $flatten\soc.\la.\la_ctrl.$procmux$12160_Y $flatten\soc.\la.\la_ctrl.$procmux$11625_Y $flatten\soc.\la.\la_ctrl.$procmux$11670_Y }, Q = \soc.la.la_ctrl.la_data_1, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$19080 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11665_Y, Q = \soc.la.la_ctrl.la_data_1 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$19080 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11620_Y, Q = \soc.la.la_ctrl.la_data_1 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$19080 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$12155_Y, Q = \soc.la.la_ctrl.la_data_1 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$19080 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11575_Y, Q = \soc.la.la_ctrl.la_data_1 [31:24]).
Adding SRST signal on $flatten\soc.\la.\la_ctrl.$procdff$16285 ($dff) from module mgmt_core (D = { $flatten\soc.\la.\la_ctrl.$procmux$11715_Y $flatten\soc.\la.\la_ctrl.$procmux$12205_Y $flatten\soc.\la.\la_ctrl.$procmux$11760_Y $flatten\soc.\la.\la_ctrl.$procmux$11805_Y }, Q = \soc.la.la_ctrl.la_data_0, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$19197 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11803_Y, Q = \soc.la.la_ctrl.la_data_0 [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$19197 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11758_Y, Q = \soc.la.la_ctrl.la_data_0 [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$19197 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$12203_Y, Q = \soc.la.la_ctrl.la_data_0 [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$19197 ($sdff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$11713_Y, Q = \soc.la.la_ctrl.la_data_0 [31:24]).
Adding EN signal on $flatten\soc.\la.\la_ctrl.$procdff$16284 ($dff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$12250_Y, Q = \soc.la.la_ctrl.iomem_ready).
Adding EN signal on $flatten\soc.\la.\la_ctrl.$procdff$16283 ($dff) from module mgmt_core (D = $flatten\soc.\la.\la_ctrl.$procmux$12289_Y, Q = \soc.la.la_ctrl.iomem_rdata).
Adding EN signal on $flatten\soc.\gpio_wb.\gpio_ctrl.$procdff$16309 ($dff) from module mgmt_core (D = $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12395_Y, Q = \soc.gpio_wb.gpio_ctrl.iomem_ready).
Adding EN signal on $flatten\soc.\gpio_wb.\gpio_ctrl.$procdff$16308 ($dff) from module mgmt_core (D = $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12409_Y, Q = \soc.gpio_wb.gpio_ctrl.iomem_rdata).
Adding SRST signal on $auto$opt_dff.cc:764:run$19329 ($dffe) from module mgmt_core (D = 30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Q = \soc.gpio_wb.gpio_ctrl.iomem_rdata [31:2], rval = 30'000000000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:702:run$19332 ($sdffce) from module mgmt_core.
Adding SRST signal on $flatten\soc.\gpio_wb.\gpio_ctrl.$procdff$16307 ($dff) from module mgmt_core (D = $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12429_Y, Q = \soc.gpio_wb.gpio_ctrl.gpio_pd, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19333 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.gpio_wb.gpio_ctrl.gpio_pd).
Adding SRST signal on $flatten\soc.\gpio_wb.\gpio_ctrl.$procdff$16306 ($dff) from module mgmt_core (D = $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12445_Y, Q = \soc.gpio_wb.gpio_ctrl.gpio_pu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19343 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.gpio_wb.gpio_ctrl.gpio_pu).
Adding SRST signal on $flatten\soc.\gpio_wb.\gpio_ctrl.$procdff$16305 ($dff) from module mgmt_core (D = $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12458_Y, Q = \soc.gpio_wb.gpio_ctrl.gpio_oeb, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$19351 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.gpio_wb.gpio_ctrl.gpio_oeb).
Adding SRST signal on $flatten\soc.\gpio_wb.\gpio_ctrl.$procdff$16304 ($dff) from module mgmt_core (D = $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12468_Y, Q = \soc.gpio_wb.gpio_ctrl.gpio, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19357 ($sdff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.gpio_wb.gpio_ctrl.gpio).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16511 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15609_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.instr_mulhu, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16510 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15614_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.instr_mulhsu, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16509 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15620_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.instr_mulh, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16508 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15627_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.instr_mul, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16506 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15563_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.mul_finish, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16505 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15574_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.mul_waiting, rval = 1'1).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16504 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15558_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.mul_counter, rval = 7'0000000).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16503 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15580_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.rdx).
Adding SRST signal on $auto$opt_dff.cc:764:run$19370 ($dffe) from module mgmt_core (D = { \soc.cpu.picorv32_core.pcpi_mul.next_rdx [60] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [56] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [52] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [48] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [44] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [40] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [36] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [32] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [28] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [24] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [20] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [16] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [12] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [8] \soc.cpu.picorv32_core.pcpi_mul.next_rdx [4] }, Q = { \soc.cpu.picorv32_core.pcpi_mul.rdx [60] \soc.cpu.picorv32_core.pcpi_mul.rdx [56] \soc.cpu.picorv32_core.pcpi_mul.rdx [52] \soc.cpu.picorv32_core.pcpi_mul.rdx [48] \soc.cpu.picorv32_core.pcpi_mul.rdx [44] \soc.cpu.picorv32_core.pcpi_mul.rdx [40] \soc.cpu.picorv32_core.pcpi_mul.rdx [36] \soc.cpu.picorv32_core.pcpi_mul.rdx [32] \soc.cpu.picorv32_core.pcpi_mul.rdx [28] \soc.cpu.picorv32_core.pcpi_mul.rdx [24] \soc.cpu.picorv32_core.pcpi_mul.rdx [20] \soc.cpu.picorv32_core.pcpi_mul.rdx [16] \soc.cpu.picorv32_core.pcpi_mul.rdx [12] \soc.cpu.picorv32_core.pcpi_mul.rdx [8] \soc.cpu.picorv32_core.pcpi_mul.rdx [4] }, rval = 15'000000000000000).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16502 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15586_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.rd).
Adding SRST signal on $auto$opt_dff.cc:764:run$19372 ($dffe) from module mgmt_core (D = \soc.cpu.picorv32_core.pcpi_mul.next_rd, Q = \soc.cpu.picorv32_core.pcpi_mul.rd, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16501 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.rs2).
Adding SRST signal on $auto$opt_dff.cc:764:run$19374 ($dffe) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [0], Q = \soc.cpu.picorv32_core.pcpi_mul.rs2 [0], rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16500 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15604_Y, Q = \soc.cpu.picorv32_core.pcpi_mul.rs1).
Adding SRST signal on $auto$opt_dff.cc:764:run$19376 ($dffe) from module mgmt_core (D = \soc.cpu.picorv32_core.reg_op1 [31], Q = \soc.cpu.picorv32_core.pcpi_mul.rs1 [63], rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procdff$16498 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2311$1105_Y [31:0], Q = \soc.cpu.picorv32_core.pcpi_mul.pcpi_rd).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16494 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15529_Y, Q = \soc.cpu.picorv32_core.pcpi_div.instr_remu, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16493 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15534_Y, Q = \soc.cpu.picorv32_core.pcpi_div.instr_rem, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16492 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15540_Y, Q = \soc.cpu.picorv32_core.pcpi_div.instr_divu, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16491 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15547_Y, Q = \soc.cpu.picorv32_core.pcpi_div.instr_div, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16488 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2474$1158_Y, Q = \soc.cpu.picorv32_core.pcpi_div.outsign).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16487 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15484_Y, Q = \soc.cpu.picorv32_core.pcpi_div.running, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19390 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15484_Y, Q = \soc.cpu.picorv32_core.pcpi_div.running).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16486 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15493_Y, Q = \soc.cpu.picorv32_core.pcpi_div.quotient_msk).
Adding SRST signal on $auto$opt_dff.cc:764:run$19400 ($dffe) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15490_Y, Q = \soc.cpu.picorv32_core.pcpi_div.quotient_msk, rval = 32'10000000000000000000000000000000).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16485 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15504_Y, Q = \soc.cpu.picorv32_core.pcpi_div.quotient).
Adding SRST signal on $auto$opt_dff.cc:764:run$19410 ($dffe) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15501_Y, Q = \soc.cpu.picorv32_core.pcpi_div.quotient, rval = 0).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16484 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y, Q = \soc.cpu.picorv32_core.pcpi_div.divisor).
Adding SRST signal on $auto$opt_dff.cc:764:run$19418 ($dffe) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15510_Y [30:0], Q = \soc.cpu.picorv32_core.pcpi_div.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16483 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y, Q = \soc.cpu.picorv32_core.pcpi_div.dividend).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procdff$16480 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15457_Y, Q = \soc.cpu.picorv32_core.pcpi_div.pcpi_wr, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16282 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:399$6987_Y, Q = \soc.cpu.picorv32_core.last_mem_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16281 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10476_Y, Q = \soc.cpu.picorv32_core.mem_la_firstword_reg, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16280 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.mem_rdata_latched [6:0], Q = \soc.cpu.picorv32_core.mem_rdata_q [6:0]).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16278 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10108_Y, Q = \soc.cpu.picorv32_core.mem_16bit_buffer).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16277 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10129_Y, Q = \soc.cpu.picorv32_core.prefetched_high_word, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19448 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10120_Y, Q = \soc.cpu.picorv32_core.prefetched_high_word).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16276 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10143_Y, Q = \soc.cpu.picorv32_core.mem_la_secondword, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19456 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10139_Y, Q = \soc.cpu.picorv32_core.mem_la_secondword).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16275 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$0\mem_state[1:0], Q = \soc.cpu.picorv32_core.mem_state).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16274 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y, Q = \soc.cpu.picorv32_core.mem_wstrb).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16273 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.mem_la_wdata, Q = \soc.cpu.picorv32_core.mem_wdata).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16272 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.mem_la_addr, Q = \soc.cpu.picorv32_core.mem_addr).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16270 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$0\mem_valid[0:0], Q = \soc.cpu.picorv32_core.mem_valid).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16254 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$reduce_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:864$7066_Y, Q = \soc.cpu.picorv32_core.is_compare, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16253 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9511_Y, Q = \soc.cpu.picorv32_core.is_alu_reg_reg).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16252 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9547_Y, Q = \soc.cpu.picorv32_core.is_alu_reg_imm).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16250 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9559_Y, Q = \soc.cpu.picorv32_core.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19506 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9557_Y, Q = \soc.cpu.picorv32_core.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16247 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$reduce_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:860$7062_Y, Q = \soc.cpu.picorv32_core.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16245 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9572_Y, Q = \soc.cpu.picorv32_core.is_sb_sh_sw).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16244 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1100$7304_Y, Q = \soc.cpu.picorv32_core.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16243 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1094$7295_Y, Q = \soc.cpu.picorv32_core.is_slli_srli_srai).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16242 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9592_Y, Q = \soc.cpu.picorv32_core.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16240 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9596_Y, Q = \soc.cpu.picorv32_core.compressed_instr).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16239 ($dff) from module mgmt_core (D = { $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9437_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9405_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9425_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9409_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9413_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9421_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9433_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9417_Y 1'0 }, Q = \soc.cpu.picorv32_core.decoded_imm_j).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$19514 ($dffe) from module mgmt_core.
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16238 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605_Y, Q = \soc.cpu.picorv32_core.decoded_imm).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16237 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y, Q = \soc.cpu.picorv32_core.decoded_rs2).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16236 ($dff) from module mgmt_core (D = { $flatten\soc.\cpu.\picorv32_core.$procmux$9401_Y $flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y }, Q = \soc.cpu.picorv32_core.decoded_rs1).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16235 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y, Q = \soc.cpu.picorv32_core.decoded_rd).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16234 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1092$7282_Y, Q = \soc.cpu.picorv32_core.instr_timer).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16233 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:872$7080_Y, Q = \soc.cpu.picorv32_core.instr_waitirq).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16232 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1091$7278_Y, Q = \soc.cpu.picorv32_core.instr_maskirq).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16231 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:871$7076_Y, Q = \soc.cpu.picorv32_core.instr_retirq).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16230 ($dff) from module mgmt_core (D = 1'0, Q = \soc.cpu.picorv32_core.instr_setq).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$19523 ($dffe) from module mgmt_core.
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16229 ($dff) from module mgmt_core (D = 1'0, Q = \soc.cpu.picorv32_core.instr_getq).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$19524 ($dffe) from module mgmt_core.
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16228 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1086$7265_Y, Q = \soc.cpu.picorv32_core.instr_ecall_ebreak).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16227 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1084$7255_Y, Q = \soc.cpu.picorv32_core.instr_rdinstrh).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16226 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1083$7251_Y, Q = \soc.cpu.picorv32_core.instr_rdinstr).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16225 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1081$7247_Y, Q = \soc.cpu.picorv32_core.instr_rdcycleh).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16224 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1079$7239_Y, Q = \soc.cpu.picorv32_core.instr_rdcycle).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16223 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9715_Y, Q = \soc.cpu.picorv32_core.instr_and, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19530 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1077$7231_Y, Q = \soc.cpu.picorv32_core.instr_and).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16222 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9719_Y, Q = \soc.cpu.picorv32_core.instr_or, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19532 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1076$7227_Y, Q = \soc.cpu.picorv32_core.instr_or).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16221 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9723_Y, Q = \soc.cpu.picorv32_core.instr_sra, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19534 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1075$7223_Y, Q = \soc.cpu.picorv32_core.instr_sra).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16220 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9727_Y, Q = \soc.cpu.picorv32_core.instr_srl, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19536 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1074$7219_Y, Q = \soc.cpu.picorv32_core.instr_srl).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16219 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9731_Y, Q = \soc.cpu.picorv32_core.instr_xor, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19538 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1073$7215_Y, Q = \soc.cpu.picorv32_core.instr_xor).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16218 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9735_Y, Q = \soc.cpu.picorv32_core.instr_sltu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19540 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1072$7211_Y, Q = \soc.cpu.picorv32_core.instr_sltu).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16217 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9739_Y, Q = \soc.cpu.picorv32_core.instr_slt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19542 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1071$7207_Y, Q = \soc.cpu.picorv32_core.instr_slt).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16216 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9743_Y, Q = \soc.cpu.picorv32_core.instr_sll, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19544 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1070$7203_Y, Q = \soc.cpu.picorv32_core.instr_sll).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16215 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9747_Y, Q = \soc.cpu.picorv32_core.instr_sub, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19546 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1069$7199_Y, Q = \soc.cpu.picorv32_core.instr_sub).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16214 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9751_Y, Q = \soc.cpu.picorv32_core.instr_add, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19548 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1068$7195_Y, Q = \soc.cpu.picorv32_core.instr_add).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16213 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1066$7191_Y, Q = \soc.cpu.picorv32_core.instr_srai).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16212 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1065$7187_Y, Q = \soc.cpu.picorv32_core.instr_srli).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16211 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1064$7183_Y, Q = \soc.cpu.picorv32_core.instr_slli).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16210 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9761_Y, Q = \soc.cpu.picorv32_core.instr_andi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19553 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1062$7179_Y, Q = \soc.cpu.picorv32_core.instr_andi).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16209 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9765_Y, Q = \soc.cpu.picorv32_core.instr_ori, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19555 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1061$7177_Y, Q = \soc.cpu.picorv32_core.instr_ori).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16208 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9769_Y, Q = \soc.cpu.picorv32_core.instr_xori, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19557 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1060$7175_Y, Q = \soc.cpu.picorv32_core.instr_xori).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16207 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9773_Y, Q = \soc.cpu.picorv32_core.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19559 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1059$7173_Y, Q = \soc.cpu.picorv32_core.instr_sltiu).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16206 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9777_Y, Q = \soc.cpu.picorv32_core.instr_slti, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19561 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1058$7171_Y, Q = \soc.cpu.picorv32_core.instr_slti).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16205 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9781_Y, Q = \soc.cpu.picorv32_core.instr_addi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19563 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1057$7169_Y, Q = \soc.cpu.picorv32_core.instr_addi).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16204 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1055$7167_Y, Q = \soc.cpu.picorv32_core.instr_sw).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16203 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1054$7165_Y, Q = \soc.cpu.picorv32_core.instr_sh).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16202 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1053$7163_Y, Q = \soc.cpu.picorv32_core.instr_sb).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16201 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1051$7161_Y, Q = \soc.cpu.picorv32_core.instr_lhu).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16200 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1050$7159_Y, Q = \soc.cpu.picorv32_core.instr_lbu).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16199 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1049$7157_Y, Q = \soc.cpu.picorv32_core.instr_lw).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16198 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1048$7155_Y, Q = \soc.cpu.picorv32_core.instr_lh).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16197 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1047$7153_Y, Q = \soc.cpu.picorv32_core.instr_lb).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16196 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9801_Y, Q = \soc.cpu.picorv32_core.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19573 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1045$7151_Y, Q = \soc.cpu.picorv32_core.instr_bgeu).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16195 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9805_Y, Q = \soc.cpu.picorv32_core.instr_bltu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19575 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1044$7149_Y, Q = \soc.cpu.picorv32_core.instr_bltu).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16194 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9809_Y, Q = \soc.cpu.picorv32_core.instr_bge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19577 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1043$7147_Y, Q = \soc.cpu.picorv32_core.instr_bge).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16193 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9813_Y, Q = \soc.cpu.picorv32_core.instr_blt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19579 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1042$7145_Y, Q = \soc.cpu.picorv32_core.instr_blt).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16192 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9817_Y, Q = \soc.cpu.picorv32_core.instr_bne, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19581 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1041$7143_Y, Q = \soc.cpu.picorv32_core.instr_bne).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16191 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9821_Y, Q = \soc.cpu.picorv32_core.instr_beq, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19583 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1040$7141_Y, Q = \soc.cpu.picorv32_core.instr_beq).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16190 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9834_Y, Q = \soc.cpu.picorv32_core.instr_jalr).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16189 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9846_Y, Q = \soc.cpu.picorv32_core.instr_jal).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16188 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:868$7069_Y, Q = \soc.cpu.picorv32_core.instr_auipc).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16187 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9866_Y, Q = \soc.cpu.picorv32_core.instr_lui).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16186 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.mem_rdata_q, Q = \soc.cpu.picorv32_core.pcpi_insn).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16180 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8215_Y, Q = \soc.cpu.picorv32_core.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16178 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_not$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1426$7394_Y, Q = \soc.cpu.picorv32_core.pcpi_timeout, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16177 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8454_Y, Q = \soc.cpu.picorv32_core.pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$opt_dff.cc:702:run$19598 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1423$7393_Y [3:0], Q = \soc.cpu.picorv32_core.pcpi_timeout_counter).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16175 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8469_Y, Q = \soc.cpu.picorv32_core.latched_rd, rval = 5'00010).
Adding EN signal on $auto$opt_dff.cc:702:run$19600 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8469_Y, Q = \soc.cpu.picorv32_core.latched_rd).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16174 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8495_Y, Q = \soc.cpu.picorv32_core.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19608 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8495_Y, Q = \soc.cpu.picorv32_core.latched_is_lb).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16173 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8508_Y, Q = \soc.cpu.picorv32_core.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19618 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8508_Y, Q = \soc.cpu.picorv32_core.latched_is_lh).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16172 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8521_Y, Q = \soc.cpu.picorv32_core.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19628 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8521_Y, Q = \soc.cpu.picorv32_core.latched_is_lu).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16170 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.compressed_instr, Q = \soc.cpu.picorv32_core.latched_compr).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16169 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8566_Y, Q = \soc.cpu.picorv32_core.latched_branch, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19645 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8566_Y, Q = \soc.cpu.picorv32_core.latched_branch).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16168 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8602_Y, Q = \soc.cpu.picorv32_core.latched_stalu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19653 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8602_Y, Q = \soc.cpu.picorv32_core.latched_stalu).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16167 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8609_Y, Q = \soc.cpu.picorv32_core.latched_store, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$19661 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8609_Y, Q = \soc.cpu.picorv32_core.latched_store).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16163 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8667_Y, Q = \soc.cpu.picorv32_core.irq_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$19671 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1537$7439_Y, Q = \soc.cpu.picorv32_core.irq_state).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16156 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8229_Y, Q = \soc.cpu.picorv32_core.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16153 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8879_Y, Q = \soc.cpu.picorv32_core.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$19682 ($sdff) from module mgmt_core (D = 1'0, Q = \soc.cpu.picorv32_core.mem_do_wdata).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16152 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8883_Y, Q = \soc.cpu.picorv32_core.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$19684 ($sdff) from module mgmt_core (D = 1'0, Q = \soc.cpu.picorv32_core.mem_do_rdata).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16151 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8957_Y, Q = \soc.cpu.picorv32_core.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$19686 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8957_Y, Q = \soc.cpu.picorv32_core.mem_do_rinst).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16150 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8982_Y, Q = \soc.cpu.picorv32_core.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19698 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1570$7453_Y, Q = \soc.cpu.picorv32_core.mem_do_prefetch).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16148 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y, Q = \soc.cpu.picorv32_core.timer, rval = 0).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16146 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9046_Y, Q = \soc.cpu.picorv32_core.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$19711 ($sdff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs_rs1, Q = \soc.cpu.picorv32_core.irq_mask).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16145 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9065_Y, Q = \soc.cpu.picorv32_core.irq_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19715 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9065_Y, Q = \soc.cpu.picorv32_core.irq_active).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16144 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9090_Y, Q = \soc.cpu.picorv32_core.irq_delay, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19725 ($sdff) from module mgmt_core (D = \soc.cpu.picorv32_core.irq_active, Q = \soc.cpu.picorv32_core.irq_delay).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16142 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8362_Y, Q = \soc.cpu.picorv32_core.reg_out, rval = 1024).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16141 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9103_Y, Q = \soc.cpu.picorv32_core.reg_op2).
Adding EN signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16140 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y, Q = \soc.cpu.picorv32_core.reg_op1).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16139 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9186_Y, Q = \soc.cpu.picorv32_core.reg_next_pc, rval = 268435456).
Adding EN signal on $auto$opt_dff.cc:702:run$19754 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y, Q = \soc.cpu.picorv32_core.reg_next_pc).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16138 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9198_Y, Q = \soc.cpu.picorv32_core.reg_pc, rval = 268435456).
Adding EN signal on $auto$opt_dff.cc:702:run$19756 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$3\current_pc[31:0], Q = \soc.cpu.picorv32_core.reg_pc).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16137 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9218_Y, Q = \soc.cpu.picorv32_core.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$19758 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1561$7449_Y, Q = \soc.cpu.picorv32_core.count_instr).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16136 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1430$7395_Y, Q = \soc.cpu.picorv32_core.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16132 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9262_Y, Q = \soc.cpu.picorv32_core.pcpi_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19767 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9258_Y, Q = \soc.cpu.picorv32_core.pcpi_valid).
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16131 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8448_Y, Q = \soc.cpu.picorv32_core.trap, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$16374 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13814_Y, Q = \soc.cpu.wbm_cyc_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19772 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13814_Y, Q = \soc.cpu.wbm_cyc_o).
Adding SRST signal on $flatten\soc.\cpu.$procdff$16373 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13827_Y, Q = \soc.cpu.wbm_stb_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19780 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13827_Y, Q = \soc.cpu.wbm_stb_o).
Adding SRST signal on $flatten\soc.\cpu.$procdff$16372 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13842_Y, Q = \soc.cpu.wbm_sel_o, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$19788 ($sdff) from module mgmt_core (D = \soc.cpu.picorv32_core.mem_wstrb, Q = \soc.cpu.wbm_sel_o).
Adding SRST signal on $flatten\soc.\cpu.$procdff$16371 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13851_Y, Q = \soc.cpu.wbm_we_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$19792 ($sdff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13851_Y, Q = \soc.cpu.wbm_we_o).
Adding SRST signal on $flatten\soc.\cpu.$procdff$16370 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13866_Y, Q = \soc.cpu.wbm_dat_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$19800 ($sdff) from module mgmt_core (D = \soc.cpu.picorv32_core.mem_wdata, Q = \soc.cpu.wbm_dat_o).
Adding SRST signal on $flatten\soc.\cpu.$procdff$16369 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13877_Y, Q = \soc.cpu.wbm_adr_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$19804 ($sdff) from module mgmt_core (D = \soc.cpu.picorv32_core.mem_addr, Q = \soc.cpu.wbm_adr_o).
Adding EN signal on $flatten\soc.\cpu.$procdff$16368 ($dff) from module mgmt_core (D = \soc.cpu.wbm_dat_i, Q = \soc.cpu.mem_rdata).
Adding EN signal on $flatten\soc.\cpu.$procdff$16367 ($dff) from module mgmt_core (D = $flatten\soc.\cpu.$procmux$13892_Y, Q = \soc.cpu.mem_ready).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16398 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [3], Q = \soc.counter_timer_1.counter_timer_high_inst.chain).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16397 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [4], Q = \soc.counter_timer_1.counter_timer_high_inst.irq_ena).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16396 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [2], Q = \soc.counter_timer_1.counter_timer_high_inst.updown).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16395 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [1], Q = \soc.counter_timer_1.counter_timer_high_inst.oneshot).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16394 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.counter_timer_1.counter_timer_high_inst.enable).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16393 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.counter_timer_1.counter_timer_high_inst.value_reset [7:0]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16393 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.counter_timer_1.counter_timer_high_inst.value_reset [15:8]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16393 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.counter_timer_1.counter_timer_high_inst.value_reset [23:16]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16393 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.counter_timer_1.counter_timer_high_inst.value_reset [31:24]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16391 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0] [7:0], Q = \soc.counter_timer_1.counter_timer_high_inst.value_cur [7:0]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16391 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0] [15:8], Q = \soc.counter_timer_1.counter_timer_high_inst.value_cur [15:8]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16391 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0] [23:16], Q = \soc.counter_timer_1.counter_timer_high_inst.value_cur [23:16]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16391 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0] [31:24], Q = \soc.counter_timer_1.counter_timer_high_inst.value_cur [31:24]).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16390 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14463_Y, Q = \soc.counter_timer_1.counter_timer_high_inst.stop_out).
Adding EN signal on $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procdff$16389 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:213$1536_Y, Q = \soc.counter_timer_1.counter_timer_high_inst.irq_out).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16388 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [3], Q = \soc.counter_timer_0.counter_timer_low_inst.chain).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16387 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [4], Q = \soc.counter_timer_0.counter_timer_low_inst.irq_ena).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16386 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [2], Q = \soc.counter_timer_0.counter_timer_low_inst.updown).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16385 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [1], Q = \soc.counter_timer_0.counter_timer_low_inst.oneshot).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16384 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [0], Q = \soc.counter_timer_0.counter_timer_low_inst.enable).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16383 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [7:0], Q = \soc.counter_timer_0.counter_timer_low_inst.value_reset [7:0]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16383 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [15:8], Q = \soc.counter_timer_0.counter_timer_low_inst.value_reset [15:8]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16383 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [23:16], Q = \soc.counter_timer_0.counter_timer_low_inst.value_reset [23:16]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16383 ($adff) from module mgmt_core (D = \soc.cpu.wbm_dat_o [31:24], Q = \soc.counter_timer_0.counter_timer_low_inst.value_reset [31:24]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16381 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0] [7:0], Q = \soc.counter_timer_0.counter_timer_low_inst.value_cur [7:0]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16381 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0] [15:8], Q = \soc.counter_timer_0.counter_timer_low_inst.value_cur [15:8]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16381 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0] [23:16], Q = \soc.counter_timer_0.counter_timer_low_inst.value_cur [23:16]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16381 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0] [31:24], Q = \soc.counter_timer_0.counter_timer_low_inst.value_cur [31:24]).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16380 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14148_Y, Q = \soc.counter_timer_0.counter_timer_low_inst.stop_out).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16379 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14177_Y, Q = \soc.counter_timer_0.counter_timer_low_inst.strobe).
Adding EN signal on $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procdff$16378 ($adff) from module mgmt_core (D = $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:221$1599_Y, Q = \soc.counter_timer_0.counter_timer_low_inst.irq_out).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16529 ($adff) from module mgmt_core (D = $flatten\housekeeping.\U1.$procmux$15892_Y, Q = \housekeeping.U1.ldata).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16528 ($adff) from module mgmt_core (D = $flatten\housekeeping.\U1.$0\wrstb[0:0], Q = \housekeeping.U1.wrstb).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16526 ($adff) from module mgmt_core (D = $flatten\housekeeping.\U1.$procmux$15655_Y, Q = \housekeeping.U1.pre_pass_thru_user).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16525 ($adff) from module mgmt_core (D = $flatten\housekeeping.\U1.$procmux$15681_Y, Q = \housekeeping.U1.pre_pass_thru_mgmt).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16524 ($adff) from module mgmt_core (D = { \housekeeping.U1.predata [5:0] \housekeeping.SDI }, Q = \housekeeping.U1.predata).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16523 ($adff) from module mgmt_core (D = $flatten\housekeeping.\U1.$0\fixed[2:0], Q = \housekeeping.U1.fixed).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16522 ($adff) from module mgmt_core (D = \housekeeping.SDI, Q = \housekeeping.U1.readmode).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16521 ($adff) from module mgmt_core (D = \housekeeping.SDI, Q = \housekeeping.U1.writemode).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16520 ($adff) from module mgmt_core (D = \housekeeping.U1.pre_pass_thru_user, Q = \housekeeping.U1.pass_thru_user_delay).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16519 ($adff) from module mgmt_core (D = \housekeeping.U1.pre_pass_thru_mgmt, Q = \housekeeping.U1.pass_thru_mgmt_delay).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16517 ($adff) from module mgmt_core (D = $flatten\housekeeping.\U1.$0\count[2:0], Q = \housekeeping.U1.count).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16516 ($adff) from module mgmt_core (D = $flatten\housekeeping.\U1.$procmux$15822_Y, Q = \housekeeping.U1.addr).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16514 ($adff) from module mgmt_core (D = 1'1, Q = \housekeeping.U1.pass_thru_user).
Adding EN signal on $flatten\housekeeping.\U1.$procdff$16513 ($adff) from module mgmt_core (D = 1'1, Q = \housekeeping.U1.pass_thru_mgmt).
Adding EN signal on $flatten\housekeeping.$procdff$16538 ($adff) from module mgmt_core (D = \housekeeping.SDI, Q = \housekeeping.reset_reg).
Adding EN signal on $flatten\housekeeping.$procdff$16537 ($adff) from module mgmt_core (D = \housekeeping.SDI, Q = \housekeeping.irq).
Adding EN signal on $flatten\housekeeping.$procdff$16536 ($adff) from module mgmt_core (D = \housekeeping.SDI, Q = \housekeeping.pll_bypass).
Adding EN signal on $flatten\housekeeping.$procdff$16535 ($adff) from module mgmt_core (D = { \housekeeping.U1.predata [0] \housekeeping.SDI }, Q = \housekeeping.pll_trim [25:24]).
Adding EN signal on $flatten\housekeeping.$procdff$16535 ($adff) from module mgmt_core (D = { \housekeeping.U1.predata \housekeeping.SDI }, Q = \housekeeping.pll_trim [23:16]).
Adding EN signal on $flatten\housekeeping.$procdff$16535 ($adff) from module mgmt_core (D = { \housekeeping.U1.predata \housekeeping.SDI }, Q = \housekeeping.pll_trim [15:8]).
Adding EN signal on $flatten\housekeeping.$procdff$16535 ($adff) from module mgmt_core (D = { \housekeeping.U1.predata \housekeeping.SDI }, Q = \housekeeping.pll_trim [7:0]).
Adding EN signal on $flatten\housekeeping.$procdff$16534 ($adff) from module mgmt_core (D = \housekeeping.SDI, Q = \housekeeping.pll_ena).
Adding EN signal on $flatten\housekeeping.$procdff$16533 ($adff) from module mgmt_core (D = { \housekeeping.U1.predata [3:0] \housekeeping.SDI }, Q = \housekeeping.pll_div).
Adding EN signal on $flatten\housekeeping.$procdff$16532 ($adff) from module mgmt_core (D = \housekeeping.U1.predata [4:2], Q = \housekeeping.pll90_sel).
Adding EN signal on $flatten\housekeeping.$procdff$16531 ($adff) from module mgmt_core (D = { \housekeeping.U1.predata [1:0] \housekeeping.SDI }, Q = \housekeeping.pll_sel).
Adding EN signal on $flatten\housekeeping.$procdff$16530 ($adff) from module mgmt_core (D = \housekeeping.U1.predata [0], Q = \housekeeping.pll_dco_ena).
Adding EN signal on $flatten\clocking.\divider2.\odd_0.$procdff$16552 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\odd_0.$0\out_counter[0:0], Q = \clocking.divider2.odd_0.out_counter).
Adding EN signal on $flatten\clocking.\divider2.\odd_0.$procdff$16551 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\odd_0.$0\counter[2:0], Q = \clocking.divider2.odd_0.counter).
Adding EN signal on $flatten\clocking.\divider2.\odd_0.$procdff$16550 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\odd_0.$0\initial_begin[2:0], Q = \clocking.divider2.odd_0.initial_begin).
Adding EN signal on $flatten\clocking.\divider2.\odd_0.$procdff$16549 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\odd_0.$0\out_counter2[0:0], Q = \clocking.divider2.odd_0.out_counter2).
Adding EN signal on $flatten\clocking.\divider2.\odd_0.$procdff$16548 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\odd_0.$0\counter2[2:0], Q = \clocking.divider2.odd_0.counter2).
Adding EN signal on $flatten\clocking.\divider2.\odd_0.$procdff$16547 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\odd_0.$procmux$16022_Y, Q = \clocking.divider2.odd_0.rst_pulse).
Adding EN signal on $flatten\clocking.\divider2.\even_0.$procdff$16545 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\even_0.$not$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:204$254_Y, Q = \clocking.divider2.even_0.out_counter).
Adding EN signal on $flatten\clocking.\divider2.\even_0.$procdff$16544 ($adff) from module mgmt_core (D = $flatten\clocking.\divider2.\even_0.$procmux$16017_Y, Q = \clocking.divider2.even_0.counter).
Adding EN signal on $flatten\clocking.\divider.\odd_0.$procdff$16552 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\odd_0.$0\out_counter[0:0], Q = \clocking.divider.odd_0.out_counter).
Adding EN signal on $flatten\clocking.\divider.\odd_0.$procdff$16551 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\odd_0.$0\counter[2:0], Q = \clocking.divider.odd_0.counter).
Adding EN signal on $flatten\clocking.\divider.\odd_0.$procdff$16550 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\odd_0.$0\initial_begin[2:0], Q = \clocking.divider.odd_0.initial_begin).
Adding EN signal on $flatten\clocking.\divider.\odd_0.$procdff$16549 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\odd_0.$0\out_counter2[0:0], Q = \clocking.divider.odd_0.out_counter2).
Adding EN signal on $flatten\clocking.\divider.\odd_0.$procdff$16548 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\odd_0.$0\counter2[2:0], Q = \clocking.divider.odd_0.counter2).
Adding EN signal on $flatten\clocking.\divider.\odd_0.$procdff$16547 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\odd_0.$procmux$16022_Y, Q = \clocking.divider.odd_0.rst_pulse).
Adding EN signal on $flatten\clocking.\divider.\even_0.$procdff$16545 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\even_0.$not$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:204$254_Y, Q = \clocking.divider.even_0.out_counter).
Adding EN signal on $flatten\clocking.\divider.\even_0.$procdff$16544 ($adff) from module mgmt_core (D = $flatten\clocking.\divider.\even_0.$procmux$16017_Y, Q = \clocking.divider.even_0.counter).

14.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 1124 unused cells and 1184 unused wires.
<suppressed ~1127 debug messages>

14.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~206 debug messages>

14.9.9. Rerunning OPT passes. (Maybe there is more to do..)

14.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~325 debug messages>

14.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

14.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~1650 debug messages>
Removed a total of 550 cells.

14.9.13. Executing OPT_DFF pass (perform DFF optimizations).

14.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 665 unused wires.
<suppressed ~1 debug messages>

14.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.9.16. Rerunning OPT passes. (Maybe there is more to do..)

14.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~330 debug messages>

14.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

14.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.9.20. Executing OPT_DFF pass (perform DFF optimizations).

14.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.9.23. Finished OPT passes. (There is nothing left to do.)

14.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\clocking.\divider2.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255 ($sub).
Removed top 29 bits (of 32) from port Y of cell mgmt_core.$flatten\clocking.\divider2.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255 ($sub).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\clocking.\divider2.\even_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:200$253 ($eq).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16063 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16055 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16053 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16047 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16038 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16036 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16029 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$procmux$16026 ($mux).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:126$239 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$le$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:122$237 ($le).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\clocking.\divider2.\odd_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:95$232 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\clocking.\divider.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255 ($sub).
Removed top 29 bits (of 32) from port Y of cell mgmt_core.$flatten\clocking.\divider.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255 ($sub).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\clocking.\divider.\even_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:200$253 ($eq).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16063 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16055 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16053 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16047 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16038 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16036 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16029 ($mux).
Removed cell mgmt_core.$flatten\clocking.\divider.\odd_0.$procmux$16026 ($mux).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\clocking.\divider.\odd_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:126$239 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\clocking.\divider.\odd_0.$le$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:122$237 ($le).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\clocking.\divider.\odd_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:95$232 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17548 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18080 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18067 ($ne).
Removed top 3 bits (of 5) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18063 ($ne).
Removed top 3 bits (of 5) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18059 ($ne).
Removed top 3 bits (of 6) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18057 ($ne).
Removed top 3 bits (of 7) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18055 ($ne).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18053 ($ne).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18037 ($ne).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17980 ($ne).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17955 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17918 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17916 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17914 ($ne).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17736 ($ne).
Removed top 3 bits (of 9) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17762 ($ne).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17583 ($eq).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17629 ($eq).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17614 ($eq).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17605 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17601 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16977 ($eq).
Removed top 4 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16981 ($eq).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16737 ($eq).
Removed top 1 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16822 ($eq).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16818 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16814 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16830 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16741 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16989 ($eq).
Removed top 2 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16997 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17532 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17223 ($eq).
Removed top 5 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17219 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17211 ($eq).
Removed top 5 bits (of 10) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17207 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17199 ($eq).
Removed top 6 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17195 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17187 ($eq).
Removed top 5 bits (of 11) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17183 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17175 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17163 ($eq).
Removed top 5 bits (of 10) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17159 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17154 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17150 ($eq).
Removed top 1 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17146 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17142 ($eq).
Removed top 3 bits (of 5) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$17747 ($ne).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17458 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17456 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17450 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17446 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17427 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17421 ($eq).
Removed top 1 bits (of 10) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16806 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16798 ($eq).
Removed top 1 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16790 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17400 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17390 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17369 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17357 ($eq).
Removed top 2 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17345 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17333 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17309 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17300 ($eq).
Removed top 2 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17288 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17276 ($eq).
Removed top 2 bits (of 10) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17264 ($eq).
Removed top 2 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17252 ($eq).
Removed top 2 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17240 ($eq).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17103 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17118 ($eq).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17099 ($eq).
Removed top 1 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17114 ($eq).
Removed top 1 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17126 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17122 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17023 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17073 ($eq).
Removed top 3 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17065 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17061 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17039 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17031 ($eq).
Removed top 1 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17019 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17110 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$20153 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$20148 ($ne).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$20119 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$20114 ($ne).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17134 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$20035 ($ne).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17138 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17081 ($eq).
Removed top 1 bits (of 10) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$17130 ($eq).
Removed top 3 bits (of 6) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19987 ($ne).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19985 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19963 ($ne).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16754 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19916 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19909 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19902 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19895 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19862 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19873 ($ne).
Removed top 7 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4469 ($eq).
Removed top 6 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4471 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18985 ($ne).
Removed top 3 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4473 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4475 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4477 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4479 ($eq).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18981 ($ne).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4481 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4483 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18979 ($ne).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4485 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4487 ($eq).
Removed top 2 bits (of 5) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18977 ($ne).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4489 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4491 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18975 ($ne).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\intercon.$eq$/project/openlane/mgmt_core/../../verilog/rtl/wb_intercon.v:58$4493 ($eq).
Removed top 4 bits (of 8) from port Y of cell mgmt_core.$flatten\soc.\wb_bridge.$and$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:64$4562 ($and).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\wb_bridge.$and$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:64$4562 ($and).
Removed top 3 bits (of 24) from port B of cell mgmt_core.$flatten\soc.\wb_bridge.$eq$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:87$4711 ($eq).
Removed top 6 bits (of 9) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18969 ($ne).
Removed top 6 bits (of 10) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18967 ($ne).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13693 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13678 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13663 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13648 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13633 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13618 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13603 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13588 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13573 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13558 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13543 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13528 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13513 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13498 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13483 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13468 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13453 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13438 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13423 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13408 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13393 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13378 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13363 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13348 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13333 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13318 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13303 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13288 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13273 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13258 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13243 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13228 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13213 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13198 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13183 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13168 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13153 ($mux).
Removed top 19 bits (of 32) from mux cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13138 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13073 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13062 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13051 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13040 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13030 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13028 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13023 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13018 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13012 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$13007 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12999 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12997 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12989 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12987 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12984 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12981 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12978 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12970 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12968 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12958 ($mux).
Removed cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12956 ($mux).
Removed top 4 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12911_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12910_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12909_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12908_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12907_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12906_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12905_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12904_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12903_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12902_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12901_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12900_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12899_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12898_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12897_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12872_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12871_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12870_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12869_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12868_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12867_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12866_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12865_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12864_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12863_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12862_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12861_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12860_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12859_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12858_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12857_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12856_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12855_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12854_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12853_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12852_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12851_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12850_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12849_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12848_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12847_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12846_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12845_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12844_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12843_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12842_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6564 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6560 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6556 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6552 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6548 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6544 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6540 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6536 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6532 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6528 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6524 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6520 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6516 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6512 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6508 ($eq).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6504 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6500 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6496 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:208$6492 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:427$6465 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:424$6464 ($eq).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:421$6463 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:404$6459 ($add).
Removed top 28 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:404$6459 ($add).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:389$6451 ($add).
Removed top 26 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:389$6451 ($add).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$sub$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:388$6450 ($sub).
Removed top 27 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$sub$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:388$6450 ($sub).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:384$6445 ($eq).
Removed top 2 bits (of 24) from port B of cell mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:263$6420 ($eq).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12256 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12198 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12195 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12192 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12189 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12186 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12183 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12180 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12177 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12174 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12171 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12168 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12165 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12150 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12147 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12144 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12141 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12138 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12135 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12132 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12129 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12126 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12123 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12120 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12102 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12099 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12096 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12093 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12090 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12087 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12084 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12081 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12078 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12075 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12057 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12054 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12051 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12048 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12045 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12042 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12039 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12036 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12033 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$12030 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11798 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11795 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11792 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11789 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11786 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11783 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11780 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11777 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11774 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11771 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11768 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11765 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11753 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11750 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11747 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11744 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11741 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11738 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11735 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11732 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11729 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11726 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11723 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11720 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11708 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11705 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11702 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11699 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11696 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11693 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11690 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11687 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11684 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11681 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11678 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11675 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11660 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11657 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11654 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11651 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11648 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11645 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11642 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11639 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11636 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11633 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11630 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11615 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11612 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11609 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11606 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11603 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11600 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11597 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11594 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11591 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11588 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11585 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11570 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11567 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11564 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11561 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11558 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11555 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11552 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11549 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11546 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11543 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11540 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11522 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11519 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11516 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11513 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11510 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11507 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11504 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11501 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11498 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11495 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11477 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11474 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11471 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11468 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11465 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11462 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11459 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11456 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11453 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11450 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11432 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11429 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11426 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11423 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11420 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11417 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11414 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11411 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11408 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11405 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11387 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11384 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11381 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11378 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11375 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11372 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11369 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11366 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11363 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11360 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11342 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11339 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11336 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11333 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11330 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11327 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11324 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11321 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11318 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$11315 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10517 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10514 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10511 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10508 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10505 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10502 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10499 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10496 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10493 ($mux).
Removed cell mgmt_core.$flatten\soc.\la.\la_ctrl.$procmux$10490 ($mux).
Removed top 2 bits (of 24) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:200$6890 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:178$6881 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:172$6880 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:173$6879 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:174$6878 ($eq).
Removed top 2 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:175$6877 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:165$6876 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:166$6875 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:167$6874 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\la.\la_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/la_wb.v:168$6873 ($eq).
Removed top 6 bits (of 7) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18973 ($ne).
Removed top 6 bits (of 8) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18971 ($ne).
Removed top 28 bits (of 32) from mux cell mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12388 ($mux).
Removed top 28 bits (of 32) from mux cell mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12385 ($mux).
Removed top 28 bits (of 32) from mux cell mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12382 ($mux).
Removed cell mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12379 ($mux).
Removed top 2 bits (of 24) from port B of cell mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/sysctrl.v:148$5504 ($eq).
Removed top 30 bits (of 32) from mux cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12409 ($mux).
Removed top 30 bits (of 32) from mux cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12406 ($mux).
Removed top 30 bits (of 32) from mux cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12403 ($mux).
Removed cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12400 ($mux).
Removed top 2 bits (of 24) from port B of cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:130$5494 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:120$5489 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:119$5488 ($eq).
Removed top 5 bits (of 8) from port B of cell mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$eq$/project/openlane/mgmt_core/../../verilog/rtl/gpio_wb.v:118$5487 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:54$4726 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:55$4728 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:56$4730 ($eq).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14410 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14407 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14370 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14358 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14355 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14318 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14306 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14303 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14266 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14254 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14251 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14229 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14214 ($mux).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:183$1521 ($sub).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:182$1520 ($add).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:55$4748 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:56$4750 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_0.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:57$4752 ($eq).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14170 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14160 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14094 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14091 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14047 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14044 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14000 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$13997 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$13953 ($mux).
Removed cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$13950 ($mux).
Removed top 30 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:278$1616 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:186$1582 ($sub).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:185$1581 ($add).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simple_spi_master_inst.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:114$4770 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simple_spi_master_inst.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:115$4772 ($eq).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14608 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14605 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14603 ($mux).
Removed top 1 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16947 ($eq).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14568 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14564 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14561 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14558 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14550 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14547 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14544 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14540 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14536 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14533 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14511 ($mux).
Removed cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14500 ($mux).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:347$1472 ($add).
Removed top 24 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:347$1472 ($add).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18864 ($ne).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:322$1465 ($add).
Removed top 29 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:322$1465 ($add).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simpleuart.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:54$4788 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simpleuart.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:55$4790 ($eq).
Removed top 2 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simpleuart.$eq$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:56$4792 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18862 ($ne).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18860 ($ne).
Removed top 5 bits (of 9) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18850 ($ne).
Removed cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14748 ($mux).
Removed cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14745 ($mux).
Removed top 5 bits (of 8) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18852 ($ne).
Removed cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14741 ($mux).
Removed cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14738 ($mux).
Removed top 5 bits (of 7) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18854 ($ne).
Removed top 5 bits (of 6) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18856 ($ne).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14705_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14690 ($mux).
Removed cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14687 ($mux).
Removed cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14676 ($mux).
Removed cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14668 ($mux).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$sub$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:217$1410 ($sub).
Removed top 28 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$sub$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:217$1410 ($sub).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$18858 ($ne).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:197$1402 ($add).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:184$1399 ($add).
Removed top 28 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:184$1399 ($add).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:159$1392 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:643$1321 ($sub).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:663$1328 ($sub).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:696$1340 ($sub).
Removed top 28 bits (of 32) from mux cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:739$1359 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14806 ($mux).
Removed top 1 bits (of 4) from mux cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14813 ($mux).
Removed top 1 bits (of 4) from mux cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14816 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14831 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14834 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14851 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14854 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14871 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14873 ($mux).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14875_CMP0 ($eq).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14877 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14882 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14895 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14912 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14914 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14921 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14932 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14946 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14948 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14956 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14968 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14986 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14996 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15006 ($mux).
Removed top 1 bits (of 4) from mux cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15090 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15096 ($mux).
Removed top 3 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16939 ($eq).
Removed top 1 bits (of 10) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16935 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$procmux$15325_CMP0 ($eq).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$procmux$15319 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$procmux$15299 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$procmux$15289 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$procmux$15175 ($mux).
Removed cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$procmux$15158 ($mux).
Removed top 1 bits (of 8) from mux cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:488$1306 ($mux).
Removed top 8 bits (of 32) from mux cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:398$1301 ($mux).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$eq$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:396$1297 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$eq$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:395$1295 ($eq).
Removed top 2 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$eq$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:394$1293 ($eq).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$eq$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:393$1291 ($eq).
Removed top 29 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$add$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1212 ($add).
Removed top 7 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$add$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1212 ($add).
Removed top 1 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16905 ($eq).
Removed cell mgmt_core.$flatten\soc.\cpu.$procmux$13812 ($mux).
Removed top 1 bits (of 4) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19473 ($ne).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19469 ($ne).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19467 ($ne).
Removed cell mgmt_core.$flatten\soc.\cpu.$procmux$13894 ($mux).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19465 ($ne).
Removed cell mgmt_core.$flatten\soc.\cpu.$procmux$13898 ($mux).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2442$1134 ($eq).
Removed top 6 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2442$1136 ($eq).
Removed top 31 bits (of 63) from port A of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1149 ($neg).
Removed top 31 bits (of 63) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1151 ($mux).
Removed top 31 bits (of 63) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2497$1167 ($sub).
Removed top 31 bits (of 63) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2497$1167 ($sub).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15448 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15451 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15454 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15481 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15490 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15498 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15501 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15510 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15518 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15521 ($mux).
Removed top 1 bits (of 5) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1093 ($add).
Removed top 1 bits (of 5) from port A of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1093 ($add).
Removed top 26 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2289$1099 ($mux).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2297$1101 ($sub).
Removed top 25 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2297$1101 ($sub).
Removed top 32 bits (of 64) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2311$1105 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15580 ($mux).
Removed top 1 bits (of 64) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15604 ($mux).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15610_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15615_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15621_CMP0 ($eq).
Removed cell mgmt_core.$auto$opt_dff.cc:764:run$19370 ($dffe).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\cpuregs.$procmux$16070 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\cpuregs.$procmux$16072 ($mux).
Removed top 31 bits (of 32) from FF cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\cpuregs.$procdff$16555 ($dff).
Removed top 4 bits (of 7) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19211 ($ne).
Removed top 4 bits (of 6) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19213 ($ne).
Removed top 4 bits (of 5) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19215 ($ne).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19219 ($ne).
Removed top 16 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10453 ($pmux).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10447_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10444 ($pmux).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19221 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19223 ($ne).
Removed top 2 bits (of 6) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10428 ($mux).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10260_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10239_CMP0 ($eq).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10222 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10216 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10213 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10206 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10167 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10161 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10158 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10156 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10152 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10148 ($mux).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10113_CMP0 ($eq).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10106 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10103 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$10101 ($mux).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9681_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9457 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9306 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9131 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9129 ($mux).
Removed top 7 bits (of 11) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19084 ($ne).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9123 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9121 ($mux).
Removed top 7 bits (of 10) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19086 ($ne).
Removed top 7 bits (of 9) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19088 ($ne).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9069 ($mux).
Removed top 7 bits (of 8) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19090 ($ne).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9063 ($mux).
Removed top 3 bits (of 7) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19092 ($ne).
Removed top 3 bits (of 6) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19094 ($ne).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16893 ($eq).
Removed top 3 bits (of 5) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19096 ($ne).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8955 ($mux).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19098 ($ne).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19102 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19104 ($ne).
Removed top 1 bits (of 6) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16871 ($eq).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8623 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8597 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8574 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8519 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8517 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8506 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8504 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8493 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8491 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8464 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8406 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8403 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8401 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8373 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8360 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8358 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8100 ($mux).
Removed cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$8097 ($mux).
Removed top 8 bits (of 12) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19201 ($ne).
Removed top 8 bits (of 11) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19203 ($ne).
Removed top 8 bits (of 10) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19205 ($ne).
Removed top 8 bits (of 9) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19207 ($ne).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19209 ($ne).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16863 ($eq).
Removed top 1 bits (of 33) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$sshr$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1242$7578 ($sshr).
Removed top 17 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$or$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1913$7533 ($or).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1561$7449 ($add).
Removed top 29 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7445 ($mux).
Removed top 29 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1543$7440 ($mux).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1538$7437 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1440$7400 ($sub).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1430$7395 ($add).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1423$7393 ($sub).
Removed top 28 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1423$7393 ($sub).
Removed top 29 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1314$7362 ($mux).
Removed top 4 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1092$7281 ($eq).
Removed top 5 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1091$7277 ($eq).
Removed top 3 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1091$7276 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1066$7190 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1059$7172 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19440 ($ne).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1049$7156 ($eq).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1041$7142 ($eq).
Removed top 28 bits (of 32) from port A of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:912$7100 ($add).
Removed top 27 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:912$7100 ($add).
Removed top 28 bits (of 32) from port A of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:908$7099 ($add).
Removed top 27 bits (of 32) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:908$7099 ($add).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:878$7086 ($eq).
Removed top 2 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:877$7085 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:876$7084 ($eq).
Removed top 5 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:875$7083 ($eq).
Removed top 4 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:872$7079 ($eq).
Removed top 5 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:871$7075 ($eq).
Removed top 3 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:871$7074 ($eq).
Removed top 2 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:868$7069 ($eq).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:867$7068 ($eq).
Removed top 30 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:619$7049 ($mux).
Removed top 1 bits (of 7) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:493$7005 ($mux).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:490$7001 ($eq).
Removed top 1 bits (of 3) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:488$6999 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:480$6997 ($eq).
Removed top 3 bits (of 5) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:467$6995 ($eq).
Removed top 3 bits (of 4) from port A of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$shl$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:421$6990 ($shl).
Removed top 16 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:388$6982 ($mux).
Removed top 16 bits (of 32) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:390$6980 ($mux).
Removed top 31 bits (of 32) from mux cell mgmt_core.$flatten\soc.\convert_gpio_bit.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/convert_gpio_sigs.v:40$2968 ($mux).
Removed top 31 bits (of 32) from mux cell mgmt_core.$flatten\soc.\convert_gpio_bit.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/convert_gpio_sigs.v:39$2970 ($mux).
Removed top 31 bits (of 32) from mux cell mgmt_core.$flatten\soc.\convert_gpio_bit.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/convert_gpio_sigs.v:43$2975 ($mux).
Removed top 31 bits (of 32) from mux cell mgmt_core.$flatten\soc.\convert_gpio_bit.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/convert_gpio_sigs.v:42$2976 ($mux).
Removed top 1 bits (of 7) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16955 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19851 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19840 ($ne).
Removed top 2 bits (of 7) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19836 ($ne).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16763 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16772 ($eq).
Removed top 4 bits (of 5) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16729 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$opt_dff.cc:218:make_patterns_logic$19694 ($ne).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16733 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16855 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:441$3071 ($add).
Removed top 29 bits (of 32) from port Y of cell mgmt_core.$flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:441$3071 ($add).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:444$3073 ($eq).
Removed top 2 bits (of 3) from port B of cell mgmt_core.$flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:480$3087 ($eq).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\housekeeping.\U1.$sub$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:483$3089 ($sub).
Removed top 29 bits (of 32) from port Y of cell mgmt_core.$flatten\housekeeping.\U1.$sub$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:483$3089 ($sub).
Removed top 31 bits (of 32) from port B of cell mgmt_core.$flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:484$3090 ($add).
Removed top 24 bits (of 32) from port Y of cell mgmt_core.$flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:484$3090 ($add).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15650 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15652 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15675 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15678 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15706 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15709 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15711 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15713 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15716 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15720 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15723 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15726 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15801 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15804 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15807 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15815 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15817 ($mux).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15819 ($mux).
Removed top 1 bits (of 9) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16851 ($eq).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$auto$fsm_map.cc:77:implement_pattern_cache$16842 ($eq).
Removed cell mgmt_core.$flatten\housekeeping.\U1.$procmux$15902 ($mux).
Removed top 3 bits (of 8) from mux cell mgmt_core.$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:211$3031 ($mux).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:211$3030 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:210$3029 ($eq).
Removed top 3 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:209$3028 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:208$3027 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:207$3026 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:206$3025 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:205$3024 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:204$3023 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:203$3022 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:202$3021 ($eq).
Removed top 4 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:201$3020 ($eq).
Removed top 5 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:199$3019 ($eq).
Removed top 5 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:198$3018 ($eq).
Removed top 5 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:197$3017 ($eq).
Removed top 5 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:196$3016 ($eq).
Removed top 6 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:195$3015 ($eq).
Removed top 6 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:194$3014 ($eq).
Removed top 7 bits (of 8) from port B of cell mgmt_core.$flatten\housekeeping.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:193$3013 ($eq).
Removed top 1 bits (of 2) from port Y of cell mgmt_core.$flatten\soc.\wb_bridge.$and$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:63$4561 ($and).
Removed top 1 bits (of 2) from port B of cell mgmt_core.$flatten\soc.\wb_bridge.$and$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:63$4561 ($and).
Removed top 7 bits (of 32) from port B of cell mgmt_core.$flatten\soc.\spimemio.\spimemio.$ne$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1213 ($ne).
Removed top 31 bits (of 63) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1149 ($neg).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1078 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1080 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1082 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1084 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1086 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1088 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1090 ($add).
Removed top 3 bits (of 4) from port B of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1092 ($add).
Removed top 1 bits (of 5) from port Y of cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1092 ($add).
Removed top 1 bits (of 64) from mux cell mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15602 ($mux).
Removed top 29 bits (of 32) from wire mgmt_core.$flatten\clocking.\divider.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255_Y.
Removed top 29 bits (of 32) from wire mgmt_core.$flatten\clocking.\divider2.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255_Y.
Removed top 3 bits (of 8) from wire mgmt_core.$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:211$3031_Y.
Removed top 31 bits (of 32) from wire mgmt_core.$flatten\soc.\convert_gpio_bit.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/convert_gpio_sigs.v:40$2968_Y.
Removed top 31 bits (of 32) from wire mgmt_core.$flatten\soc.\convert_gpio_bit.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/convert_gpio_sigs.v:43$2975_Y.
Removed top 16 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$2\mem_rdata_word[31:0].
Removed top 24 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$3\mem_rdata_word[31:0].
Removed top 27 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:908$7099_Y.
Removed top 27 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:912$7100_Y.
Removed top 2 bits (of 4) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$procmux$9457_Y.
Removed top 28 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1423$7393_Y.
Removed top 29 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1314$7362_Y.
Removed top 29 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1543$7440_Y.
Removed top 29 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7445_Y.
Removed top 1 bits (of 7) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:493$7005_Y.
Removed top 31 bits (of 63) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1149_Y.
Removed top 1 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15490_Y.
Removed top 1 bits (of 63) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15510_Y.
Removed top 1 bits (of 5) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1092_Y.
Removed top 1 bits (of 64) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15602_Y.
Removed top 1 bits (of 64) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15604_Y.
Removed top 25 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2297$1101_Y.
Removed top 26 bits (of 32) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2289$1099_Y.
Removed top 32 bits (of 64) from wire mgmt_core.$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2311$1105_Y.
Removed top 30 bits (of 32) from wire mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12403_Y.
Removed top 30 bits (of 32) from wire mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12406_Y.
Removed top 30 bits (of 32) from wire mgmt_core.$flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12409_Y.
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$10\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$11\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$12\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$13\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$14\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$15\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$16\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$17\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$18\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$19\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$20\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$21\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$22\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$23\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$24\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$25\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$26\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$27\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$28\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$29\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$30\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$31\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$32\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$33\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$34\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$35\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$36\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$37\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$38\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$39\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$40\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$41\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$42\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$43\iomem_rdata_pre[31:0].
Removed top 19 bits (of 32) from wire mgmt_core.$flatten\soc.\mprj_ctrl.\mprj_ctrl.$44\iomem_rdata_pre[31:0].
Removed top 24 bits (of 32) from wire mgmt_core.$flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:347$1472_Y.
Removed top 2 bits (of 10) from wire mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14687_Y.
Removed top 1 bits (of 10) from wire mgmt_core.$flatten\soc.\simpleuart.\simpleuart.$procmux$14690_Y.
Removed top 7 bits (of 32) from wire mgmt_core.$flatten\soc.\spimemio.\spimemio.$add$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1212_Y.
Removed top 8 bits (of 32) from wire mgmt_core.$flatten\soc.\spimemio.\spimemio.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:398$1301_Y.
Removed top 1 bits (of 8) from wire mgmt_core.$flatten\soc.\spimemio.\spimemio.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:488$1306_Y.
Removed top 3 bits (of 4) from wire mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$reduce_or$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:643$1320_Y.
Removed top 28 bits (of 32) from wire mgmt_core.$flatten\soc.\spimemio.\spimemio.\xfer.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:739$1359_Y.
Removed top 30 bits (of 32) from wire mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12379_Y.
Removed top 28 bits (of 32) from wire mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12382_Y.
Removed top 28 bits (of 32) from wire mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12385_Y.
Removed top 28 bits (of 32) from wire mgmt_core.$flatten\soc.\sysctrl.\sysctrl.$procmux$12388_Y.

14.11. Executing PEEPOPT pass (run peephole optimizers).

14.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 1 unused cells and 437 unused wires.
<suppressed ~2 debug messages>

14.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mgmt_core:
  creating $macc model for $flatten\clocking.\divider.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255 ($sub).
  creating $macc model for $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:130$241 ($sub).
  creating $macc model for $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:133$242 ($sub).
  creating $macc model for $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:99$234 ($sub).
  creating $macc model for $flatten\clocking.\divider2.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255 ($sub).
  creating $macc model for $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:130$241 ($sub).
  creating $macc model for $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:133$242 ($sub).
  creating $macc model for $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:99$234 ($sub).
  creating $macc model for $flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:441$3071 ($add).
  creating $macc model for $flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:484$3090 ($add).
  creating $macc model for $flatten\housekeeping.\U1.$sub$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:483$3089 ($sub).
  creating $macc model for $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:185$1581 ($add).
  creating $macc model for $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:186$1582 ($sub).
  creating $macc model for $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:182$1520 ($add).
  creating $macc model for $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:183$1521 ($sub).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1237$7570 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1314$7363 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1430$7395 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7446 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1561$7449 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1566$7450 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1803$7497 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1866$7522 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:384$6973 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:908$7099 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:912$7100 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1237$7569 ($sub).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1423$7393 ($sub).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1440$7400 ($sub).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2472$1144 ($neg).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1149 ($neg).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2491$1162 ($neg).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2493$1164 ($neg).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2497$1167 ($sub).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1062 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1063 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1064 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1065 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1066 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1067 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1068 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1069 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1070 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1071 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1072 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1073 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1074 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1075 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1076 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1077 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1078 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1079 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1080 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1081 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1082 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1083 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1084 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1085 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1086 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1087 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1088 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1089 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1090 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1091 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1092 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1093 ($add).
  creating $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2297$1101 ($sub).
  creating $macc model for $flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:389$6451 ($add).
  creating $macc model for $flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:404$6459 ($add).
  creating $macc model for $flatten\soc.\mprj_ctrl.\mprj_ctrl.$sub$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:388$6450 ($sub).
  creating $macc model for $flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:322$1465 ($add).
  creating $macc model for $flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:347$1472 ($add).
  creating $macc model for $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:159$1392 ($add).
  creating $macc model for $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:184$1399 ($add).
  creating $macc model for $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:197$1402 ($add).
  creating $macc model for $flatten\soc.\simpleuart.\simpleuart.$sub$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:217$1410 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\spimemio.$add$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1212 ($add).
  creating $macc model for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:643$1321 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:663$1328 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:696$1340 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:726$1352 ($sub).
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1092 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1093.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1090 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1091.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1088 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1089.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1086 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1087.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1084 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1085.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1082 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1083.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1080 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1081.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1078 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1079.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1076 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1077.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1074 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1075.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1072 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1073.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1070 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1071.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1068 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1069.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1066 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1067.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1064 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1065.
  merging $macc model for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1062 into $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1063.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1093.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1091.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2297$1101.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1089.
  creating $alu model for $macc $flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:389$6451.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1087.
  creating $alu model for $macc $flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:404$6459.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1085.
  creating $alu model for $macc $flatten\soc.\mprj_ctrl.\mprj_ctrl.$sub$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:388$6450.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1083.
  creating $alu model for $macc $flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:322$1465.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1081.
  creating $alu model for $macc $flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:347$1472.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1079.
  creating $alu model for $macc $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:159$1392.
  creating $alu model for $macc $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:184$1399.
  creating $alu model for $macc $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:197$1402.
  creating $alu model for $macc $flatten\soc.\simpleuart.\simpleuart.$sub$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:217$1410.
  creating $alu model for $macc $flatten\soc.\spimemio.\spimemio.$add$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1212.
  creating $alu model for $macc $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:643$1321.
  creating $alu model for $macc $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:663$1328.
  creating $alu model for $macc $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:696$1340.
  creating $alu model for $macc $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:726$1352.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2497$1167.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2493$1164.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2491$1162.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1149.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2472$1144.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1440$7400.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1423$7393.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1237$7569.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:912$7100.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:908$7099.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:384$6973.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1866$7522.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1803$7497.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1566$7450.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1561$7449.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7446.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1430$7395.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1314$7363.
  creating $alu model for $macc $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1237$7570.
  creating $alu model for $macc $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:183$1521.
  creating $alu model for $macc $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:182$1520.
  creating $alu model for $macc $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:186$1582.
  creating $alu model for $macc $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:185$1581.
  creating $alu model for $macc $flatten\housekeeping.\U1.$sub$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:483$3089.
  creating $alu model for $macc $flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:484$3090.
  creating $alu model for $macc $flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:441$3071.
  creating $alu model for $macc $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:99$234.
  creating $alu model for $macc $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:133$242.
  creating $alu model for $macc $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:130$241.
  creating $alu model for $macc $flatten\clocking.\divider2.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255.
  creating $alu model for $macc $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:99$234.
  creating $alu model for $macc $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:133$242.
  creating $alu model for $macc $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:130$241.
  creating $alu model for $macc $flatten\clocking.\divider.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255.
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1077: $auto$alumacc.cc:365:replace_macc$20243
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1063: $auto$alumacc.cc:365:replace_macc$20244
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1071: $auto$alumacc.cc:365:replace_macc$20245
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1067: $auto$alumacc.cc:365:replace_macc$20246
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1073: $auto$alumacc.cc:365:replace_macc$20247
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1065: $auto$alumacc.cc:365:replace_macc$20248
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1075: $auto$alumacc.cc:365:replace_macc$20249
  creating $macc cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1069: $auto$alumacc.cc:365:replace_macc$20250
  creating $alu model for $flatten\clocking.\divider.\odd_0.$le$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:122$237 ($le): new $alu
  creating $alu model for $flatten\clocking.\divider2.\odd_0.$le$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:122$237 ($le): new $alu
  creating $alu model for $flatten\housekeeping.\U1.$lt$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:446$3074 ($lt): new $alu
  creating $alu model for $flatten\soc.\cpu.\picorv32_core.$lt$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1239$7573 ($lt): new $alu
  creating $alu model for $flatten\soc.\cpu.\picorv32_core.$lt$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1240$7574 ($lt): new $alu
  creating $alu model for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$le$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2496$1166 ($le): new $alu
  creating $alu model for $flatten\soc.\simpleuart.\simpleuart.$gt$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:169$1396 ($gt): new $alu
  creating $alu model for $flatten\soc.\simpleuart.\simpleuart.$gt$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:175$1397 ($gt): new $alu
  creating $alu model for $flatten\soc.\simpleuart.\simpleuart.$gt$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:215$1408 ($gt): new $alu
  creating $alu model for $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:448$3075 ($eq): merged with $flatten\housekeeping.\U1.$lt$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:446$3074.
  creating $alu model for $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1238$7572 ($eq): merged with $flatten\soc.\cpu.\picorv32_core.$lt$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1240$7574.
  creating $alu cell for $flatten\soc.\simpleuart.\simpleuart.$gt$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:215$1408: $auto$alumacc.cc:485:replace_alu$20260
  creating $alu cell for $flatten\soc.\simpleuart.\simpleuart.$gt$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:175$1397: $auto$alumacc.cc:485:replace_alu$20271
  creating $alu cell for $flatten\soc.\simpleuart.\simpleuart.$gt$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:169$1396: $auto$alumacc.cc:485:replace_alu$20282
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$le$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2496$1166: $auto$alumacc.cc:485:replace_alu$20287
  creating $alu cell for $flatten\housekeeping.\U1.$lt$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:446$3074, $flatten\housekeeping.\U1.$eq$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:448$3075: $auto$alumacc.cc:485:replace_alu$20300
  creating $alu cell for $flatten\clocking.\divider2.\odd_0.$le$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:122$237: $auto$alumacc.cc:485:replace_alu$20307
  creating $alu cell for $flatten\clocking.\divider.\odd_0.$le$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:122$237: $auto$alumacc.cc:485:replace_alu$20320
  creating $alu cell for $flatten\clocking.\divider.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255: $auto$alumacc.cc:485:replace_alu$20333
  creating $alu cell for $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:130$241: $auto$alumacc.cc:485:replace_alu$20336
  creating $alu cell for $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:133$242: $auto$alumacc.cc:485:replace_alu$20339
  creating $alu cell for $flatten\clocking.\divider.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:99$234: $auto$alumacc.cc:485:replace_alu$20342
  creating $alu cell for $flatten\clocking.\divider2.\even_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:207$255: $auto$alumacc.cc:485:replace_alu$20345
  creating $alu cell for $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:130$241: $auto$alumacc.cc:485:replace_alu$20348
  creating $alu cell for $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:133$242: $auto$alumacc.cc:485:replace_alu$20351
  creating $alu cell for $flatten\clocking.\divider2.\odd_0.$sub$/project/openlane/mgmt_core/../../verilog/rtl/clock_div.v:99$234: $auto$alumacc.cc:485:replace_alu$20354
  creating $alu cell for $flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:441$3071: $auto$alumacc.cc:485:replace_alu$20357
  creating $alu cell for $flatten\housekeeping.\U1.$add$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:484$3090: $auto$alumacc.cc:485:replace_alu$20360
  creating $alu cell for $flatten\housekeeping.\U1.$sub$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:483$3089: $auto$alumacc.cc:485:replace_alu$20363
  creating $alu cell for $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:185$1581: $auto$alumacc.cc:485:replace_alu$20366
  creating $alu cell for $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:186$1582: $auto$alumacc.cc:485:replace_alu$20369
  creating $alu cell for $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$add$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:182$1520: $auto$alumacc.cc:485:replace_alu$20372
  creating $alu cell for $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$sub$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_high.v:183$1521: $auto$alumacc.cc:485:replace_alu$20375
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$lt$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1240$7574, $flatten\soc.\cpu.\picorv32_core.$eq$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1238$7572: $auto$alumacc.cc:485:replace_alu$20378
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$lt$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1239$7573: $auto$alumacc.cc:485:replace_alu$20389
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1237$7570: $auto$alumacc.cc:485:replace_alu$20402
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1314$7363: $auto$alumacc.cc:485:replace_alu$20405
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1430$7395: $auto$alumacc.cc:485:replace_alu$20408
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7446: $auto$alumacc.cc:485:replace_alu$20411
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1561$7449: $auto$alumacc.cc:485:replace_alu$20414
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1566$7450: $auto$alumacc.cc:485:replace_alu$20417
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1803$7497: $auto$alumacc.cc:485:replace_alu$20420
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1866$7522: $auto$alumacc.cc:485:replace_alu$20423
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:384$6973: $auto$alumacc.cc:485:replace_alu$20426
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:908$7099: $auto$alumacc.cc:485:replace_alu$20429
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:912$7100: $auto$alumacc.cc:485:replace_alu$20432
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1237$7569: $auto$alumacc.cc:485:replace_alu$20435
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1423$7393: $auto$alumacc.cc:485:replace_alu$20438
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1440$7400: $auto$alumacc.cc:485:replace_alu$20441
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2472$1144: $auto$alumacc.cc:485:replace_alu$20444
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1149: $auto$alumacc.cc:485:replace_alu$20447
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2491$1162: $auto$alumacc.cc:485:replace_alu$20450
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$neg$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2493$1164: $auto$alumacc.cc:485:replace_alu$20453
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2497$1167: $auto$alumacc.cc:485:replace_alu$20456
  creating $alu cell for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:726$1352: $auto$alumacc.cc:485:replace_alu$20459
  creating $alu cell for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:696$1340: $auto$alumacc.cc:485:replace_alu$20462
  creating $alu cell for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:663$1328: $auto$alumacc.cc:485:replace_alu$20465
  creating $alu cell for $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:643$1321: $auto$alumacc.cc:485:replace_alu$20468
  creating $alu cell for $flatten\soc.\spimemio.\spimemio.$add$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:224$1212: $auto$alumacc.cc:485:replace_alu$20471
  creating $alu cell for $flatten\soc.\simpleuart.\simpleuart.$sub$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:217$1410: $auto$alumacc.cc:485:replace_alu$20474
  creating $alu cell for $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:197$1402: $auto$alumacc.cc:485:replace_alu$20477
  creating $alu cell for $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:184$1399: $auto$alumacc.cc:485:replace_alu$20480
  creating $alu cell for $flatten\soc.\simpleuart.\simpleuart.$add$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:159$1392: $auto$alumacc.cc:485:replace_alu$20483
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1079: $auto$alumacc.cc:485:replace_alu$20486
  creating $alu cell for $flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:347$1472: $auto$alumacc.cc:485:replace_alu$20489
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1081: $auto$alumacc.cc:485:replace_alu$20492
  creating $alu cell for $flatten\soc.\simple_spi_master_inst.\spi_master.$add$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:322$1465: $auto$alumacc.cc:485:replace_alu$20495
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1083: $auto$alumacc.cc:485:replace_alu$20498
  creating $alu cell for $flatten\soc.\mprj_ctrl.\mprj_ctrl.$sub$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:388$6450: $auto$alumacc.cc:485:replace_alu$20501
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1085: $auto$alumacc.cc:485:replace_alu$20504
  creating $alu cell for $flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:404$6459: $auto$alumacc.cc:485:replace_alu$20507
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1087: $auto$alumacc.cc:485:replace_alu$20510
  creating $alu cell for $flatten\soc.\mprj_ctrl.\mprj_ctrl.$add$/project/openlane/mgmt_core/../../verilog/rtl/mprj_ctrl.v:389$6451: $auto$alumacc.cc:485:replace_alu$20513
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1089: $auto$alumacc.cc:485:replace_alu$20516
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$sub$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2297$1101: $auto$alumacc.cc:485:replace_alu$20519
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1091: $auto$alumacc.cc:485:replace_alu$20522
  creating $alu cell for $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2262$1093: $auto$alumacc.cc:485:replace_alu$20525
  created 66 $alu and 8 $macc cells.

14.14. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module mgmt_core that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:903$3000 ($memrd):
    Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_mux$16607 \soc.cpu.picorv32_core.is_lui_auipc_jal $flatten\soc.\cpu.\picorv32_core.$reduce_bool$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1388$7377_Y $flatten\soc.\cpu.\picorv32_core.$procmux$8426_CTRL }.
    Found 1 candidates: $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:902$2999
    Analyzing resource sharing with $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:902$2999 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.\picorv32_core.$reduce_bool$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1387$7375_Y.
      Activation pattern for cell $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:903$3000: { $auto$opt_reduce.cc:134:opt_mux$16607 \soc.cpu.picorv32_core.is_lui_auipc_jal $flatten\soc.\cpu.\picorv32_core.$reduce_bool$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1388$7377_Y $flatten\soc.\cpu.\picorv32_core.$procmux$8426_CTRL } = 4'0010
      Activation pattern for cell $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:902$2999: $flatten\soc.\cpu.\picorv32_core.$reduce_bool$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1387$7375_Y = 1'1
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_timer vs. \soc.cpu.picorv32_core.instr_maskirq
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_timer vs. \soc.cpu.picorv32_core.instr_retirq
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_maskirq vs. \soc.cpu.picorv32_core.instr_retirq
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_trap vs. \soc.cpu.picorv32_core.instr_timer
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_trap vs. \soc.cpu.picorv32_core.instr_maskirq
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_trap vs. \soc.cpu.picorv32_core.instr_retirq
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_rdinstrh vs. \soc.cpu.picorv32_core.instr_rdinstr
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_rdinstrh vs. \soc.cpu.picorv32_core.instr_rdcycleh
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_rdinstrh vs. \soc.cpu.picorv32_core.instr_rdcycle
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_rdinstr vs. \soc.cpu.picorv32_core.instr_rdcycleh
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_rdinstr vs. \soc.cpu.picorv32_core.instr_rdcycle
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_rdcycleh vs. \soc.cpu.picorv32_core.instr_rdcycle
      Adding exclusive control bits: $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1693$7474_Y vs. \soc.cpu.picorv32_core.instr_trap
      Adding exclusive control bits: $flatten\soc.\cpu.\picorv32_core.$procmux$8426_CTRL vs. $auto$opt_reduce.cc:134:opt_mux$16607
      Adding exclusive control bits: $flatten\soc.\cpu.\picorv32_core.$procmux$8426_CTRL vs. \soc.cpu.picorv32_core.is_lui_auipc_jal
      Adding exclusive control bits: \soc.cpu.picorv32_core.is_lui_auipc_jal vs. $auto$opt_reduce.cc:134:opt_mux$16607
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_bgeu vs. \soc.cpu.picorv32_core.instr_bge
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_bgeu vs. \soc.cpu.picorv32_core.instr_bne
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_bgeu vs. \soc.cpu.picorv32_core.instr_beq
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_bge vs. \soc.cpu.picorv32_core.instr_bne
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_bge vs. \soc.cpu.picorv32_core.instr_beq
      Adding exclusive control bits: \soc.cpu.picorv32_core.instr_bne vs. \soc.cpu.picorv32_core.instr_beq
      Size of SAT problem: 7 cells, 133 variables, 287 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_mux$16607 \soc.cpu.picorv32_core.is_lui_auipc_jal $flatten\soc.\cpu.\picorv32_core.$reduce_bool$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1387$7375_Y $flatten\soc.\cpu.\picorv32_core.$reduce_bool$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1388$7377_Y $flatten\soc.\cpu.\picorv32_core.$procmux$8426_CTRL } = 5'00110
  Analyzing resource sharing options for $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:902$2999 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.\picorv32_core.$reduce_bool$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1387$7375_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc.\cpu.\picorv32_core.$sshr$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1242$7578 ($sshr):
    Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1279$7353_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc.\cpu.\picorv32_core.$shl$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1241$7575 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.\picorv32_core.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1277$7349_Y.
    No candidates found.

14.15. Executing OPT pass (performing simple optimizations).

14.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~10 debug messages>

14.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

14.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

14.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$13892: { \soc.cpu.state [2] $auto$opt_reduce.cc:134:opt_mux$20529 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10150: { $flatten\soc.\cpu.\picorv32_core.$logic_not$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:381$6953_Y $flatten\soc.\cpu.\picorv32_core.$procmux$10113_CMP $auto$opt_reduce.cc:134:opt_mux$20531 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8632: $auto$opt_reduce.cc:134:opt_mux$20533
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8919: { $auto$opt_reduce.cc:134:opt_mux$16597 $auto$opt_reduce.cc:134:opt_mux$20535 $auto$opt_reduce.cc:134:opt_mux$16599 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9125: { \soc.cpu.picorv32_core.cpu_state [2] $auto$opt_reduce.cc:134:opt_mux$20537 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.$procmux$15291: { $auto$opt_reduce.cc:134:opt_mux$20539 \soc.spimemio.spimemio.state [8] \soc.spimemio.spimemio.state [5] \soc.spimemio.spimemio.state [11] \soc.spimemio.spimemio.state [3] }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998: { $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$20541 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15008: { $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$20543 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$20532: { \soc.cpu.picorv32_core.instr_rdcycle \soc.cpu.picorv32_core.instr_rdcycleh \soc.cpu.picorv32_core.instr_rdinstr \soc.cpu.picorv32_core.instr_rdinstrh \soc.cpu.picorv32_core.instr_retirq \soc.cpu.picorv32_core.instr_maskirq \soc.cpu.picorv32_core.instr_timer \soc.cpu.picorv32_core.instr_trap }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$20538: { \soc.spimemio.spimemio.state [12] \soc.spimemio.spimemio.state [9] \soc.spimemio.spimemio.state [6] \soc.spimemio.spimemio.state [4] \soc.spimemio.spimemio.state [2:0] }
  Optimizing cells in module \mgmt_core.
Performed a total of 10 changes.

14.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

14.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$19500 ($dffe) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10208_Y, Q = \soc.cpu.picorv32_core.mem_valid, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$19476 ($dffe) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$10150_Y, Q = \soc.cpu.picorv32_core.mem_state, rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$19418 ($dffe) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.\pcpi_div.$shl$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1152_Y [62], Q = \soc.cpu.picorv32_core.pcpi_div.divisor [62], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$19369 ($sdff) from module mgmt_core (D = $auto$wreduce.cc:454:run$20190 [6], Q = \soc.cpu.picorv32_core.pcpi_mul.mul_counter [6], rval = 1'0).

14.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 17 unused cells and 39 unused wires.
<suppressed ~19 debug messages>

14.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.15.9. Rerunning OPT passes. (Maybe there is more to do..)

14.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~314 debug messages>

14.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

14.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

14.15.13. Executing OPT_DFF pass (perform DFF optimizations).

14.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

14.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.15.16. Rerunning OPT passes. (Maybe there is more to do..)

14.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~314 debug messages>

14.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

14.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.15.20. Executing OPT_DFF pass (perform DFF optimizations).

14.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.15.23. Finished OPT passes. (There is nothing left to do.)

14.16. Executing MEMORY pass.

14.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

14.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\soc.\cpu.\picorv32_core.\cpuregs.$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:0$3001' in module `\mgmt_core': merged $dff to cell.
Checking cell `$flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:902$2999' in module `\mgmt_core': merged address $dff to cell.
Checking cell `$flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:903$3000' in module `\mgmt_core': merged address $dff to cell.

14.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

14.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

14.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\soc.cpu.picorv32_core.cpuregs.regs' in module `\mgmt_core':
  $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memwr$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:0$3001 ($memwr)
  $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:903$3000 ($memrd)
  $flatten\soc.\cpu.\picorv32_core.\cpuregs.$memrd$\regs$/project/openlane/mgmt_core/../../verilog/rtl/mgmt_soc.v:902$2999 ($memrd)

14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.18. Executing OPT pass (performing simple optimizations).

14.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~300 debug messages>

14.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

14.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$17837 ($dffe) from module mgmt_core (D = $auto$wreduce.cc:454:run$20235 [1:0], Q = \soc.spimemio.spimemio.rd_addr [1:0]).

14.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 20 unused cells and 100 unused wires.
<suppressed ~24 debug messages>

14.18.5. Rerunning OPT passes. (Removed registers in this run.)

14.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~1 debug messages>

14.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.18.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 4 on $flatten\soc.\cpu.\picorv32_core.$procdff$16147 ($dff) from module mgmt_core.
Adding SRST signal on $flatten\soc.\cpu.\picorv32_core.$procdff$16147 ($dff) from module mgmt_core (D = { $flatten\soc.\cpu.\picorv32_core.$2\next_irq_pending[31:0] [31:15] $flatten\soc.\cpu.\picorv32_core.$2\next_irq_pending[31:0] [5] $flatten\soc.\cpu.\picorv32_core.$2\next_irq_pending[31:0] [3] $flatten\soc.\cpu.\picorv32_core.$2\next_irq_pending[31:0] [1] }, Q = { \soc.cpu.picorv32_core.irq_pending [31:15] \soc.cpu.picorv32_core.irq_pending [5] \soc.cpu.picorv32_core.irq_pending [3] \soc.cpu.picorv32_core.irq_pending [1] }, rval = 20'00000000000000000000).

14.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.18.10. Rerunning OPT passes. (Removed registers in this run.)

14.18.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~21 debug messages>

14.18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.18.13. Executing OPT_DFF pass (perform DFF optimizations).

14.18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

14.18.15. Finished fast OPT passes.

14.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \soc.cpu.picorv32_core.cpuregs.regs in module \mgmt_core:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 2 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

14.20. Executing OPT pass (performing simple optimizations).

14.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~11 debug messages>

14.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~297 debug messages>

14.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$20612: { $flatten\soc.\spimemio.\spimemio.$logic_and$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:396$1298_Y $auto$rtlil.cc:2121:Not$17814 $auto$opt_dff.cc:217:make_patterns_logic$20609 }
    Consolidated identical input bits for $mux cell $flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:210$3032:
      Old ports: A={ 3'000 $auto$wreduce.cc:454:run$20171 [4:0] }, B={ 2'00 \housekeeping.pll90_sel \housekeeping.pll_sel }, Y=$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:210$3032_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$20171 [4:0] }, B={ \housekeeping.pll90_sel \housekeeping.pll_sel }, Y=$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:210$3032_Y [5:0]
      New connections: $flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:210$3032_Y [7:6] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10302:
      Old ports: A={ \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] }, B={ \soc.cpu.picorv32_core.mem_rdata_latched [6] 4'0000 }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$10302_Y
      New ports: A={ \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] }, B={ \soc.cpu.picorv32_core.mem_rdata_latched [6] 1'0 }, Y={ $flatten\soc.\cpu.\picorv32_core.$procmux$10302_Y [4] $flatten\soc.\cpu.\picorv32_core.$procmux$10302_Y [0] }
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$10302_Y [3:1] = { $flatten\soc.\cpu.\picorv32_core.$procmux$10302_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$10302_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$10302_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$10469:
      Old ports: A=\soc.cpu.picorv32_core.reg_op2, B={ \soc.cpu.picorv32_core.reg_op2 [15:0] \soc.cpu.picorv32_core.reg_op2 [15:0] \soc.cpu.picorv32_core.reg_op2 [7:0] \soc.cpu.picorv32_core.reg_op2 [7:0] \soc.cpu.picorv32_core.reg_op2 [7:0] \soc.cpu.picorv32_core.reg_op2 [7:0] }, Y=\soc.cpu.picorv32_core.mem_la_wdata
      New ports: A=\soc.cpu.picorv32_core.reg_op2 [31:8], B={ \soc.cpu.picorv32_core.reg_op2 [15:0] \soc.cpu.picorv32_core.reg_op2 [15:0] \soc.cpu.picorv32_core.reg_op2 [7:0] \soc.cpu.picorv32_core.reg_op2 [7:0] }, Y=\soc.cpu.picorv32_core.mem_la_wdata [31:8]
      New connections: \soc.cpu.picorv32_core.mem_la_wdata [7:0] = \soc.cpu.picorv32_core.reg_op2 [7:0]
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8354:
      Old ports: A=\soc.cpu.picorv32_core.mem_rdata_word, B={ \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15:0] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7:0] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$8354_Y
      New ports: A=\soc.cpu.picorv32_core.mem_rdata_word [31:8], B={ \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15] \soc.cpu.picorv32_core.mem_rdata_word [15:7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] \soc.cpu.picorv32_core.mem_rdata_word [7] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$8354_Y [31:8]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$8354_Y [7:0] = \soc.cpu.picorv32_core.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$8609: { \soc.cpu.picorv32_core.cpu_state [3] $auto$opt_reduce.cc:134:opt_mux$21123 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9377: { $flatten\soc.\cpu.\picorv32_core.$procmux$10260_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10242_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9379: { $flatten\soc.\cpu.\picorv32_core.$procmux$10240_CMP $flatten\soc.\cpu.\picorv32_core.$procmux$10257_CMP }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9429:
      Old ports: A={ \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] \soc.cpu.picorv32_core.mem_rdata_latched [31] }, B={ \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y
      New ports: A=\soc.cpu.picorv32_core.mem_rdata_latched [31], B=\soc.cpu.picorv32_core.mem_rdata_latched [12], Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [11:1] = { $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] $flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9457:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$20178 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$20178 [1]
      New connections: $auto$wreduce.cc:454:run$20178 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9635:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.picorv32_core.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9635_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.picorv32_core.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9635_Y [3:0]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9635_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9642:
      Old ports: A=\soc.cpu.picorv32_core.mem_rdata_latched [19:12], B={ \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y
      New ports: A=\soc.cpu.picorv32_core.mem_rdata_latched [19:13], B={ \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] \soc.cpu.picorv32_core.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y [7:1]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y [0] = \soc.cpu.picorv32_core.mem_rdata_latched [12]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9667:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.picorv32_core.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9667_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.picorv32_core.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9667_Y [3:0]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9667_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9685:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.picorv32_core.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9685_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.picorv32_core.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9685_Y [3:0]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9685_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1314$7362:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$20180 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$20180 [2:1]
      New connections: $auto$wreduce.cc:454:run$20180 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1538$7438:
      Old ports: A=2'00, B=2'10, Y=$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1538$7438_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1538$7438_Y [1]
      New connections: $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1538$7438_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1543$7440:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$20181 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$20181 [2] $auto$wreduce.cc:454:run$20181 [0] }
      New connections: $auto$wreduce.cc:454:run$20181 [1] = $auto$wreduce.cc:454:run$20181 [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7445:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$20182 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$20182 [2:1]
      New connections: $auto$wreduce.cc:454:run$20182 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:384$6974:
      Old ports: A={ \soc.cpu.picorv32_core.reg_op1 [31:2] 2'00 }, B={ $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:384$6973_Y 2'00 }, Y=\soc.cpu.picorv32_core.mem_la_addr
      New ports: A=\soc.cpu.picorv32_core.reg_op1 [31:2], B=$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:384$6973_Y, Y=\soc.cpu.picorv32_core.mem_la_addr [31:2]
      New connections: \soc.cpu.picorv32_core.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989_Y [2] $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989_Y [0] }
      New connections: { $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989_Y [3] $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989_Y [1] } = { $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989_Y [2] $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:413$6989_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:493$7005:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:454:run$20183 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$20183 [5]
      New connections: $auto$wreduce.cc:454:run$20183 [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:619$7049:
      Old ports: A=2'11, B=2'00, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$10156_Y
      New ports: A=1'1, B=1'0, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$10156_Y [0]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$10156_Y [1] = $flatten\soc.\cpu.\picorv32_core.$procmux$10156_Y [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593:
      Old ports: A={ 32'00000000000000000000000000000000 \soc.cpu.picorv32_core.reg_op2 }, B={ \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 [31] \soc.cpu.picorv32_core.reg_op2 }, Y=$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y
      New ports: A=1'0, B=\soc.cpu.picorv32_core.reg_op2 [31], Y=$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32]
      New connections: { $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [63:33] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [31:0] } = { $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15593_Y [32] \soc.cpu.picorv32_core.reg_op2 }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15602:
      Old ports: A={ 31'0000000000000000000000000000000 \soc.cpu.picorv32_core.reg_op1 }, B={ \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 [31] \soc.cpu.picorv32_core.reg_op1 }, Y=$auto$wreduce.cc:454:run$20188 [62:0]
      New ports: A=1'0, B=\soc.cpu.picorv32_core.reg_op1 [31], Y=$auto$wreduce.cc:454:run$20188 [32]
      New connections: { $auto$wreduce.cc:454:run$20188 [62:33] $auto$wreduce.cc:454:run$20188 [31:0] } = { $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] $auto$wreduce.cc:454:run$20188 [32] \soc.cpu.picorv32_core.reg_op1 }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2289$1099:
      Old ports: A=6'011110, B=6'111110, Y=$auto$wreduce.cc:454:run$20191 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$20191 [5]
      New connections: $auto$wreduce.cc:454:run$20191 [4:0] = 5'11110
    Consolidated identical input bits for $mux cell $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12403:
      Old ports: A={ 1'0 \soc.gpio_wb.gpio_ctrl.gpio_pd }, B={ 1'0 \soc.gpio_wb.gpio_ctrl.gpio_pu }, Y=$auto$wreduce.cc:454:run$20193 [1:0]
      New ports: A=\soc.gpio_wb.gpio_ctrl.gpio_pd, B=\soc.gpio_wb.gpio_ctrl.gpio_pu, Y=$auto$wreduce.cc:454:run$20193 [0]
      New connections: $auto$wreduce.cc:454:run$20193 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12995:
      Old ports: A=2'01, B=2'11, Y=$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12995_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12995_Y [1]
      New connections: $flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12995_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc.\simple_spi_master_inst.\spi_master.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:225$1438:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \soc.simple_spi_master_inst.spi_master.rreg }, Y=\soc.simple_spi_master_inst.simple_spi_master_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \soc.simple_spi_master_inst.spi_master.rreg }, Y=\soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8:0]
      New connections: \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [31:9] = { \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] }
    Consolidated identical input bits for $mux cell $flatten\soc.\simpleuart.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:136$1387:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \soc.simpleuart.simpleuart.recv_buf_data }, Y=\soc.simpleuart.simpleuart_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \soc.simpleuart.simpleuart.recv_buf_data }, Y=\soc.simpleuart.simpleuart_reg_dat_do [8:0]
      New connections: \soc.simpleuart.simpleuart_reg_dat_do [31:9] = { \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] \soc.simpleuart.simpleuart_reg_dat_do [8] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.\spimemio.$procmux$15291:
      Old ports: A=4'0000, B=16'0001001000110100, Y=$flatten\soc.\spimemio.\spimemio.$procmux$15291_Y
      New ports: A=3'000, B=12'001010011100, Y=$flatten\soc.\spimemio.\spimemio.$procmux$15291_Y [2:0]
      New connections: $flatten\soc.\spimemio.\spimemio.$procmux$15291_Y [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.\spimemio.$procmux$15322:
      Old ports: A=8'11101101, B=24'111010111011101100000011, Y=$flatten\soc.\spimemio.\spimemio.$procmux$15322_Y
      New ports: A=5'10110, B=15'101010110100001, Y={ $flatten\soc.\spimemio.\spimemio.$procmux$15322_Y [6] $flatten\soc.\spimemio.\spimemio.$procmux$15322_Y [4:1] }
      New connections: { $flatten\soc.\spimemio.\spimemio.$procmux$15322_Y [7] $flatten\soc.\spimemio.\spimemio.$procmux$15322_Y [5] $flatten\soc.\spimemio.\spimemio.$procmux$15322_Y [0] } = { $flatten\soc.\spimemio.\spimemio.$procmux$15322_Y [3] $flatten\soc.\spimemio.\spimemio.$procmux$15322_Y [3] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\spimemio.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:488$1306:
      Old ports: A=7'1111111, B=7'0100101, Y=$auto$wreduce.cc:454:run$20236 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$20236 [1]
      New connections: { $auto$wreduce.cc:454:run$20236 [6:2] $auto$wreduce.cc:454:run$20236 [0] } = { $auto$wreduce.cc:454:run$20236 [1] 1'1 $auto$wreduce.cc:454:run$20236 [1] $auto$wreduce.cc:454:run$20236 [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14869:
      Old ports: A=\soc.spimemio.spimemio.xfer.count, B={ $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:696$1340_Y [3:1] \soc.spimemio.spimemio.xfer.count [0] }, Y=$flatten\soc.\spimemio.\spimemio.\xfer.$5\next_count[3:0]
      New ports: A=\soc.spimemio.spimemio.xfer.count [3:1], B=$flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:696$1340_Y [3:1], Y=$flatten\soc.\spimemio.\spimemio.\xfer.$5\next_count[3:0] [3:1]
      New connections: $flatten\soc.\spimemio.\spimemio.\xfer.$5\next_count[3:0] [0] = \soc.spimemio.spimemio.xfer.count [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14910:
      Old ports: A=\soc.spimemio.spimemio.xfer.count, B={ $flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:663$1328_Y [3:2] \soc.spimemio.spimemio.xfer.count [1:0] }, Y=$flatten\soc.\spimemio.\spimemio.\xfer.$4\next_count[3:0]
      New ports: A=\soc.spimemio.spimemio.xfer.count [3:2], B=$flatten\soc.\spimemio.\spimemio.\xfer.$sub$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:663$1328_Y [3:2], Y=$flatten\soc.\spimemio.\spimemio.\xfer.$4\next_count[3:0] [3:2]
      New connections: $flatten\soc.\spimemio.\spimemio.\xfer.$4\next_count[3:0] [1:0] = \soc.spimemio.spimemio.xfer.count [1:0]
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$15008:
      Old ports: A={ \soc.spimemio.spimemio.xfer.obuffer [5:0] 2'00 }, B={ \soc.spimemio.spimemio.xfer.obuffer [6:0] 1'0 \soc.spimemio.spimemio.xfer.obuffer [3:0] 4'0000 }, Y=\soc.spimemio.spimemio.xfer.next_obuffer
      New ports: A={ \soc.spimemio.spimemio.xfer.obuffer [5:0] 1'0 }, B={ \soc.spimemio.spimemio.xfer.obuffer [6:0] \soc.spimemio.spimemio.xfer.obuffer [3:0] 3'000 }, Y=\soc.spimemio.spimemio.xfer.next_obuffer [7:1]
      New connections: \soc.spimemio.spimemio.xfer.next_obuffer [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\sysctrl.\sysctrl.$procmux$12382:
      Old ports: A={ 2'00 \soc.sysctrl.sysctrl.irq_8_inputsrc \soc.sysctrl.sysctrl.irq_7_inputsrc }, B={ 3'000 \soc.sysctrl.sysctrl.trap_output_dest }, Y=$auto$wreduce.cc:454:run$20240 [3:0]
      New ports: A={ \soc.sysctrl.sysctrl.irq_8_inputsrc \soc.sysctrl.sysctrl.irq_7_inputsrc }, B={ 1'0 \soc.sysctrl.sysctrl.trap_output_dest }, Y=$auto$wreduce.cc:454:run$20240 [1:0]
      New connections: $auto$wreduce.cc:454:run$20240 [3:2] = 2'00
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:209$3033:
      Old ports: A=$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:210$3032_Y, B={ 6'000000 \housekeeping.pll_trim [25:24] }, Y=$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:209$3033_Y
      New ports: A=$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:210$3032_Y [5:0], B={ 4'0000 \housekeeping.pll_trim [25:24] }, Y=$flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:209$3033_Y [5:0]
      New connections: $flatten\housekeeping.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/housekeeping_spi.v:209$3033_Y [7:6] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9669:
      Old ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9667_Y, B={ 2'01 \soc.cpu.picorv32_core.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9669_Y
      New ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9667_Y [3:0], B={ 1'1 \soc.cpu.picorv32_core.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9669_Y [3:0]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9669_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\gpio_wb.\gpio_ctrl.$procmux$12406:
      Old ports: A=$auto$wreduce.cc:454:run$20193 [1:0], B={ 1'0 \soc.gpio_wb.gpio_ctrl.gpio_oeb }, Y=$auto$wreduce.cc:454:run$20194 [1:0]
      New ports: A=$auto$wreduce.cc:454:run$20193 [0], B=\soc.gpio_wb.gpio_ctrl.gpio_oeb, Y=$auto$wreduce.cc:454:run$20194 [0]
      New connections: $auto$wreduce.cc:454:run$20194 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\simple_spi_master_inst.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simple_spi_master.v:125$4782:
      Old ports: A=\soc.simple_spi_master_inst.simple_spi_master_reg_dat_do, B={ 16'0000000000000000 \soc.simple_spi_master_inst.spi_master.hkconn \soc.simple_spi_master_inst.spi_master.irqena \soc.simple_spi_master_inst.spi_master.enable \soc.simple_spi_master_inst.spi_master.stream \soc.simple_spi_master_inst.spi_master.mode \soc.simple_spi_master_inst.spi_master.invsck \soc.simple_spi_master_inst.spi_master.invcsb \soc.simple_spi_master_inst.spi_master.mlb \soc.simple_spi_master_inst.spi_master.prescaler }, Y=\soc.simple_spi_master_inst.wb_dat_o
      New ports: A={ \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8] \soc.simple_spi_master_inst.simple_spi_master_reg_dat_do [8:0] }, B={ 1'0 \soc.simple_spi_master_inst.spi_master.hkconn \soc.simple_spi_master_inst.spi_master.irqena \soc.simple_spi_master_inst.spi_master.enable \soc.simple_spi_master_inst.spi_master.stream \soc.simple_spi_master_inst.spi_master.mode \soc.simple_spi_master_inst.spi_master.invsck \soc.simple_spi_master_inst.spi_master.invcsb \soc.simple_spi_master_inst.spi_master.mlb \soc.simple_spi_master_inst.spi_master.prescaler }, Y=\soc.simple_spi_master_inst.wb_dat_o [16:0]
      New connections: \soc.simple_spi_master_inst.wb_dat_o [31:17] = { \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] \soc.simple_spi_master_inst.wb_dat_o [16] }
    Consolidated identical input bits for $mux cell $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804:
      Old ports: A=\soc.simpleuart.simpleuart_reg_dat_do, B={ 31'0000000000000000000000000000000 \soc.simpleuart.simpleuart.enabled }, Y=$flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y
      New ports: A=\soc.simpleuart.simpleuart_reg_dat_do [8:0], B={ 8'00000000 \soc.simpleuart.simpleuart.enabled }, Y=$flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8:0]
      New connections: $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [31:9] = { $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] $flatten\soc.\simpleuart.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/simpleuart.v:66$4804_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\spimemio.$procmux$15312:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$20236 [6:0] }, B={ 4'0000 \soc.spimemio.spimemio.config_dummy }, Y=$flatten\soc.\spimemio.\spimemio.$procmux$15312_Y
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$20236 [1] $auto$wreduce.cc:454:run$20236 [1] 1'1 $auto$wreduce.cc:454:run$20236 [1] 1'1 }, B={ 2'00 \soc.spimemio.spimemio.config_dummy }, Y=$flatten\soc.\spimemio.\spimemio.$procmux$15312_Y [5:0]
      New connections: $flatten\soc.\spimemio.\spimemio.$procmux$15312_Y [7:6] = $flatten\soc.\spimemio.\spimemio.$procmux$15312_Y [5:4]
    Consolidated identical input bits for $mux cell $flatten\soc.\sysctrl.\sysctrl.$procmux$12385:
      Old ports: A=$auto$wreduce.cc:454:run$20240 [3:0], B={ 2'00 \soc.sysctrl.sysctrl.clk2_output_dest \soc.sysctrl.sysctrl.clk1_output_dest }, Y=$auto$wreduce.cc:454:run$20241 [3:0]
      New ports: A=$auto$wreduce.cc:454:run$20240 [1:0], B={ \soc.sysctrl.sysctrl.clk2_output_dest \soc.sysctrl.sysctrl.clk1_output_dest }, Y=$auto$wreduce.cc:454:run$20241 [1:0]
      New connections: $auto$wreduce.cc:454:run$20241 [3:2] = 2'00
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9671:
      Old ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9669_Y, B={ 2'01 \soc.cpu.picorv32_core.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9671_Y
      New ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9669_Y [3:0], B={ 1'1 \soc.cpu.picorv32_core.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9671_Y [3:0]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9671_Y [4] = 1'0
  Optimizing cells in module \mgmt_core.
Performed a total of 44 changes.

14.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

14.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14148 in front of them:
        $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14146
        $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14121

    Found cells that share an operand and can be merged by moving the $mux $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14175 in front of them:
        $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14173
        $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$procmux$14163

    Found cells that share an operand and can be merged by moving the $mux $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14461 in front of them:
        $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14459
        $flatten\soc.\counter_timer_1.\counter_timer_high_inst.$procmux$14435

    Found cells that share an operand and can be merged by moving the $mux $flatten\soc.\cpu.\picorv32_core.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1237$7571 in front of them:
        $auto$alumacc.cc:485:replace_alu$20435
        $auto$alumacc.cc:485:replace_alu$20402

    Found cells that share an operand and can be merged by moving the $pmux $flatten\soc.\spimemio.\spimemio.$procmux$15198 in front of them:
        $flatten\soc.\spimemio.\spimemio.$procmux$15196
        $flatten\soc.\spimemio.\spimemio.$procmux$15220

14.20.7. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$19596 ($sdff) from module mgmt_core.
Adding SRST signal on $auto$opt_dff.cc:702:run$19369 ($sdff) from module mgmt_core (D = $auto$wreduce.cc:454:run$20190 [0], Q = \soc.cpu.picorv32_core.pcpi_mul.mul_counter [0], rval = 1'0).

14.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 2 unused cells and 135 unused wires.
<suppressed ~3 debug messages>

14.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~19 debug messages>

14.20.10. Rerunning OPT passes. (Maybe there is more to do..)

14.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

14.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9173:
      Old ports: A=$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7446_Y, B={ $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1566$7450_Y [31:1] $auto$alumacc.cc:501:replace_alu$20418 [0] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9173_Y
      New ports: A=$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7446_Y [31:1], B=$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1566$7450_Y [31:1], Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9173_Y [31:1]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9173_Y [0] = $auto$alumacc.cc:501:replace_alu$20418 [0]
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\spimemio.$procmux$15198: { $auto$opt_reduce.cc:134:opt_mux$16671 $auto$opt_reduce.cc:134:opt_mux$21147 }
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9175:
      Old ports: A={ $flatten\soc.\cpu.\picorv32_core.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$20418 [0] }, B=$flatten\soc.\cpu.\picorv32_core.$procmux$9173_Y, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9175_Y
      New ports: A=$flatten\soc.\cpu.\picorv32_core.$3\current_pc[31:0] [31:1], B=$flatten\soc.\cpu.\picorv32_core.$procmux$9173_Y [31:1], Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9175_Y [31:1]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9175_Y [0] = $auto$alumacc.cc:501:replace_alu$20418 [0]
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9181:
      Old ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9175_Y, B={ $flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7446_Y [31:1] $auto$alumacc.cc:501:replace_alu$20418 [0] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9181_Y
      New ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9175_Y [31:1], B=$flatten\soc.\cpu.\picorv32_core.$add$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:1549$7446_Y [31:1], Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9181_Y [31:1]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9181_Y [0] = $auto$alumacc.cc:501:replace_alu$20418 [0]
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\picorv32_core.$procmux$9184:
      Old ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9181_Y, B={ $flatten\soc.\cpu.\picorv32_core.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$20418 [0] }, Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y
      New ports: A=$flatten\soc.\cpu.\picorv32_core.$procmux$9181_Y [31:1], B=$flatten\soc.\cpu.\picorv32_core.$3\current_pc[31:0] [31:1], Y=$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y [31:1]
      New connections: $flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y [0] = $auto$alumacc.cc:501:replace_alu$20418 [0]
  Optimizing cells in module \mgmt_core.
Performed a total of 5 changes.

14.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

14.20.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$21128 in front of them:
        $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:230$1603
        $flatten\soc.\counter_timer_0.\counter_timer_low_inst.$eq$/project/openlane/mgmt_core/../../verilog/rtl/counter_timer_low.v:278$1616

14.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[9]$20642 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[9]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[8]$20640 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[8]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[7]$20638 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[7]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[6]$20636 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[6]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[5]$20634 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[5]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[4]$20632 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[4]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[3]$20630 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[3]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[31]$20686 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[31]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[30]$20684 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[30]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[2]$20628 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[2]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[29]$20682 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[29]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[28]$20680 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[28]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[27]$20678 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[27]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[26]$20676 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[26]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[25]$20674 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[25]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[24]$20672 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[24]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[23]$20670 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[23]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[22]$20668 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[22]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[21]$20666 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[21]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[20]$20664 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[20]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[1]$20626 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[1]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[19]$20662 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[19]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[18]$20660 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[18]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[17]$20658 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[17]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[16]$20656 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[16]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[15]$20654 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[15]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[14]$20652 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[14]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[13]$20650 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[13]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[12]$20648 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[12]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[11]$20646 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[11]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[10]$20644 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[10]).
Adding EN signal on $memory\soc.cpu.picorv32_core.cpuregs.regs[0]$20624 ($dff) from module mgmt_core (D = \soc.cpu.picorv32_core.cpuregs.wdata, Q = \soc.cpu.picorv32_core.cpuregs.regs[0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$19487 ($dffe) from module mgmt_core.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$19487 ($dffe) from module mgmt_core.
Adding SRST signal on $auto$opt_dff.cc:764:run$19329 ($dffe) from module mgmt_core (D = \soc.gpio_wb.gpio_ctrl.gpio, Q = \soc.gpio_wb.gpio_ctrl.iomem_rdata [1], rval = 1'0).
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$17870 ($sdffe) from module mgmt_core.
Adding SRST signal on $auto$opt_dff.cc:764:run$17779 ($dffe) from module mgmt_core (D = \soc.spimemio.spimemio.din_data [0], Q = \soc.spimemio.spimemio.xfer.obuffer [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$17704 ($dffe) from module mgmt_core (D = { \mprj2_vdd_pwrgood \mprj_vdd_pwrgood }, Q = \soc.sysctrl.sysctrl.iomem_rdata [3:2], rval = 2'00).

14.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 32 unused cells and 47 unused wires.
<suppressed ~33 debug messages>

14.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~1 debug messages>

14.20.18. Rerunning OPT passes. (Maybe there is more to do..)

14.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~264 debug messages>

14.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$21149:
      Old ports: A=2, B=32'11111111111111111111111111111111, Y=$auto$rtlil.cc:2218:Mux$21150
      New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2218:Mux$21150 [0]
      New connections: $auto$rtlil.cc:2218:Mux$21150 [31:1] = { $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] $auto$rtlil.cc:2218:Mux$21150 [0] 1'1 }
  Optimizing cells in module \mgmt_core.
Performed a total of 1 changes.

14.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.20.22. Executing OPT_SHARE pass.

14.20.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$19807 ($sdffe) from module mgmt_core.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$19807 ($sdffe) from module mgmt_core.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$17715 ($sdffe) from module mgmt_core.

14.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

14.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~2 debug messages>

14.20.26. Rerunning OPT passes. (Maybe there is more to do..)

14.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

14.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\spimemio.$procmux$15315:
      Old ports: A={ \soc.cpu.wbm_adr_o [7:2] 2'00 }, B=8'00000000, Y=$flatten\soc.\spimemio.\spimemio.$procmux$15315_Y
      New ports: A=\soc.cpu.wbm_adr_o [7:2], B=6'000000, Y=$flatten\soc.\spimemio.\spimemio.$procmux$15315_Y [7:2]
      New connections: $flatten\soc.\spimemio.\spimemio.$procmux$15315_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\spimemio.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/spimemio.v:398$1301:
      Old ports: A={ \soc.cpu.wbm_adr_o [23:2] 2'00 }, B={ $auto$wreduce.cc:454:run$20234 [23:2] 2'xx }, Y=$auto$wreduce.cc:454:run$20235 [23:0]
      New ports: A={ \soc.cpu.wbm_adr_o [23:2] 1'0 }, B={ $auto$wreduce.cc:454:run$20234 [23:2] 1'x }, Y={ $auto$wreduce.cc:454:run$20235 [23:2] $auto$wreduce.cc:454:run$20235 [0] }
      New connections: $auto$wreduce.cc:454:run$20235 [1] = $auto$wreduce.cc:454:run$20235 [0]
  Optimizing cells in module \mgmt_core.
Performed a total of 2 changes.

14.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.20.30. Executing OPT_SHARE pass.

14.20.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $flatten\soc.\spimemio.\spimemio.\xfer.$procdff$16448 ($dff) from module mgmt_core.

14.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

14.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.20.34. Rerunning OPT passes. (Maybe there is more to do..)

14.20.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

14.20.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

14.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.20.38. Executing OPT_SHARE pass.

14.20.39. Executing OPT_DFF pass (perform DFF optimizations).

14.20.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

14.20.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

14.20.42. Finished OPT passes. (There is nothing left to do.)

14.21. Executing TECHMAP pass (map to technology primitives).

14.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

14.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper maccmap for cells of type $macc.
  add \soc.cpu.picorv32_core.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.rdx [28] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=31 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=37 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=63\Y_WIDTH=63 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=22\Y_WIDTH=23 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
  add \soc.cpu.picorv32_core.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.rdx [16] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc.cpu.picorv32_core.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.rdx [24] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc.cpu.picorv32_core.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.rdx [20] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc.cpu.picorv32_core.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.rdx [8] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc.cpu.picorv32_core.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.rdx [4] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc.cpu.picorv32_core.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.rdx [12] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc.cpu.picorv32_core.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \soc.cpu.picorv32_core.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$9b74a473ccd678a23e1df4cc12019cbbece20051\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=7 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=6 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=64 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=31 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=30 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=23 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=63 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
No more expansions possible.
<suppressed ~13640 debug messages>

14.22. Executing OPT pass (performing simple optimizations).

14.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~10422 debug messages>

14.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~13389 debug messages>
Removed a total of 4463 cells.

14.22.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$43209 ($_DFFE_PP_) from module mgmt_core (D = 1'x, Q = \soc.spimemio.spimemio.rd_addr [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$72209 ($_SDFFCE_PN0P_) from module mgmt_core.

14.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 1040 unused cells and 10087 unused wires.
<suppressed ~1041 debug messages>

14.22.5. Rerunning OPT passes. (Removed registers in this run.)

14.22.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~4 debug messages>

14.22.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

14.22.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$41985 ($_SDFFE_PP0P_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$8094.B_AND_S [32], Q = \soc.cpu.picorv32_core.reg_pc [0]).
Adding EN signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$22417 ($_SDFFE_PP0P_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14988.Y_B [0], Q = \soc.spimemio.spimemio.xfer.count [0]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44200 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [30], Q = \soc.cpu.picorv32_core.irq_pending [31]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44199 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [29], Q = \soc.cpu.picorv32_core.irq_pending [30]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44198 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [28], Q = \soc.cpu.picorv32_core.irq_pending [29]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44197 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [27], Q = \soc.cpu.picorv32_core.irq_pending [28]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44196 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [26], Q = \soc.cpu.picorv32_core.irq_pending [27]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44195 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [25], Q = \soc.cpu.picorv32_core.irq_pending [26]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44194 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [24], Q = \soc.cpu.picorv32_core.irq_pending [25]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44193 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [23], Q = \soc.cpu.picorv32_core.irq_pending [24]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44192 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [22], Q = \soc.cpu.picorv32_core.irq_pending [23]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44191 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [21], Q = \soc.cpu.picorv32_core.irq_pending [22]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44190 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [20], Q = \soc.cpu.picorv32_core.irq_pending [21]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44189 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [19], Q = \soc.cpu.picorv32_core.irq_pending [20]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44188 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [18], Q = \soc.cpu.picorv32_core.irq_pending [19]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44187 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [17], Q = \soc.cpu.picorv32_core.irq_pending [18]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44186 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [16], Q = \soc.cpu.picorv32_core.irq_pending [17]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44185 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [15], Q = \soc.cpu.picorv32_core.irq_pending [16]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44184 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [14], Q = \soc.cpu.picorv32_core.irq_pending [15]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44183 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [4], Q = \soc.cpu.picorv32_core.irq_pending [5]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44182 ($_SDFF_PP0_) from module mgmt_core (D = $auto$opt_expr.cc:205:group_cell_inputs$20621 [3], Q = \soc.cpu.picorv32_core.irq_pending [3]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$44181 ($_SDFF_PP0_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$7725.Y, Q = \soc.cpu.picorv32_core.irq_pending [1]).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$39466 ($_SDFF_PP0_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15198.Y_B, Q = \soc.spimemio.spimemio.din_valid, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41677 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [31], Q = \soc.cpu.picorv32_core.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41676 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [30], Q = \soc.cpu.picorv32_core.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41675 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [29], Q = \soc.cpu.picorv32_core.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41674 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [28], Q = \soc.cpu.picorv32_core.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41673 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [27], Q = \soc.cpu.picorv32_core.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41672 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [26], Q = \soc.cpu.picorv32_core.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41671 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [25], Q = \soc.cpu.picorv32_core.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41670 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [24], Q = \soc.cpu.picorv32_core.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41669 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [23], Q = \soc.cpu.picorv32_core.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41668 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [22], Q = \soc.cpu.picorv32_core.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41667 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [21], Q = \soc.cpu.picorv32_core.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41666 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [20], Q = \soc.cpu.picorv32_core.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41665 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [19], Q = \soc.cpu.picorv32_core.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41664 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [18], Q = \soc.cpu.picorv32_core.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41663 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [17], Q = \soc.cpu.picorv32_core.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41662 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [16], Q = \soc.cpu.picorv32_core.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41661 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [15], Q = \soc.cpu.picorv32_core.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41660 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [14], Q = \soc.cpu.picorv32_core.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41659 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [13], Q = \soc.cpu.picorv32_core.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41658 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [12], Q = \soc.cpu.picorv32_core.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41657 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [11], Q = \soc.cpu.picorv32_core.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41656 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [10], Q = \soc.cpu.picorv32_core.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41655 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [9], Q = \soc.cpu.picorv32_core.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41654 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [8], Q = \soc.cpu.picorv32_core.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41653 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [7], Q = \soc.cpu.picorv32_core.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41652 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [6], Q = \soc.cpu.picorv32_core.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41651 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [5], Q = \soc.cpu.picorv32_core.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41650 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [4], Q = \soc.cpu.picorv32_core.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41649 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [3], Q = \soc.cpu.picorv32_core.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41648 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [2], Q = \soc.cpu.picorv32_core.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$41647 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\cpu.\picorv32_core.$procmux$9605.Y_B [1], Q = \soc.cpu.picorv32_core.decoded_imm [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22222 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [7], Q = \soc.spimemio.spimemio.din_data [7], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22221 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [6], Q = \soc.spimemio.spimemio.din_data [6], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22220 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [5], Q = \soc.spimemio.spimemio.din_data [5], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22219 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [4], Q = \soc.spimemio.spimemio.din_data [4], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22218 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [3], Q = \soc.spimemio.spimemio.din_data [3], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22217 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [2], Q = \soc.spimemio.spimemio.din_data [2], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22216 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [1], Q = \soc.spimemio.spimemio.din_data [1], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$22215 ($_DFFE_PP_) from module mgmt_core (D = $flatten\soc.\spimemio.\spimemio.$procmux$15310.Y_B [0], Q = \soc.spimemio.spimemio.din_data [0], rval = 1'1).

14.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 80 unused cells and 26 unused wires.
<suppressed ~81 debug messages>

14.22.10. Rerunning OPT passes. (Removed registers in this run.)

14.22.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~2 debug messages>

14.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

14.22.13. Executing OPT_DFF pass (perform DFF optimizations).

14.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

14.22.15. Finished fast OPT passes.

14.23. Executing ABC pass (technology mapping using ABC).

14.23.1. Extracting gate netlist of module `\mgmt_core' to `<abc-temp-dir>/input.blif'..
Extracted 21607 gates and 25727 wires to a netlist network with 4117 inputs and 2081 outputs.

14.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      842
ABC RESULTS:            ANDNOT cells:     4876
ABC RESULTS:               MUX cells:     6052
ABC RESULTS:              NAND cells:      896
ABC RESULTS:               NOR cells:      807
ABC RESULTS:               NOT cells:     1142
ABC RESULTS:                OR cells:     4470
ABC RESULTS:             ORNOT cells:      608
ABC RESULTS:              XNOR cells:      245
ABC RESULTS:               XOR cells:     1196
ABC RESULTS:        internal signals:    19529
ABC RESULTS:           input signals:     4117
ABC RESULTS:          output signals:     2081
Removing temp directory.

14.24. Executing OPT pass (performing simple optimizations).

14.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.
<suppressed ~4101 debug messages>

14.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

14.24.3. Executing OPT_DFF pass (perform DFF optimizations).

14.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 26 unused cells and 11900 unused wires.
<suppressed ~247 debug messages>

14.24.5. Finished fast OPT passes.

14.25. Executing HIERARCHY pass (managing design hierarchy).

14.25.1. Analyzing design hierarchy..
Top module:  \mgmt_core

14.25.2. Analyzing design hierarchy..
Top module:  \mgmt_core
Removed 0 unused modules.

14.26. Printing statistics.

=== mgmt_core ===

   Number of wires:              21512
   Number of wire bits:          35480
   Number of public wires:        1191
   Number of public wire bits:   14558
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              25089
     $_ANDNOT_                    4868
     $_AND_                        842
     $_DFFE_NN0P_                   20
     $_DFFE_NN1P_                   36
     $_DFFE_NP0P_                   29
     $_DFFE_PN0N_                   10
     $_DFFE_PN0P_                  212
     $_DFFE_PN1N_                    7
     $_DFFE_PN1P_                   25
     $_DFFE_PN_                      7
     $_DFFE_PP0P_                    9
     $_DFFE_PP_                   1641
     $_DFF_NP0_                      4
     $_DFF_NP1_                      1
     $_DFF_N_                        4
     $_DFF_PN0_                     25
     $_DFF_PN1_                      8
     $_DFF_PP1_                      1
     $_DFF_P_                      156
     $_MUX_                       6046
     $_NAND_                       893
     $_NOR_                        757
     $_NOT_                       1116
     $_ORNOT_                      607
     $_OR_                        4466
     $_SDFFCE_PN0P_                 41
     $_SDFFCE_PN1P_                  8
     $_SDFFCE_PP0P_                175
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                1043
     $_SDFFE_PN1N_                   4
     $_SDFFE_PN1P_                 287
     $_SDFFE_PP0P_                  20
     $_SDFFE_PP1N_                   2
     $_SDFFE_PP1P_                  11
     $_SDFF_PN0_                   186
     $_SDFF_PN1_                     3
     $_SDFF_PP0_                    40
     $_SDFF_PP1_                     2
     $_TBUF_                        34
     $_XNOR_                       244
     $_XOR_                       1195
     DFFRAM                          1
     digital_pll                     1

14.27. Executing CHECK pass (checking for obvious problems).
checking module mgmt_core..
found and reported 0 problems.

15. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/mgmt_core/runs/mgmt_core/tmp/synthesis/post_techmap.dot'.
Dumping module mgmt_core to page 1.

16. Executing SHARE pass (SAT-based resource sharing).

17. Executing OPT pass (performing simple optimizations).

17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mgmt_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mgmt_core.
Performed a total of 0 changes.

17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mgmt_core'.
Removed a total of 0 cells.

17.6. Executing OPT_DFF pass (perform DFF optimizations).

17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..

17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mgmt_core.

17.9. Finished OPT passes. (There is nothing left to do.)

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 0 unused cells and 684 unused wires.
<suppressed ~684 debug messages>

19. Printing statistics.

=== mgmt_core ===

   Number of wires:              20828
   Number of wire bits:          26528
   Number of public wires:         507
   Number of public wire bits:    5606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              25089
     $_ANDNOT_                    4868
     $_AND_                        842
     $_DFFE_NN0P_                   20
     $_DFFE_NN1P_                   36
     $_DFFE_NP0P_                   29
     $_DFFE_PN0N_                   10
     $_DFFE_PN0P_                  212
     $_DFFE_PN1N_                    7
     $_DFFE_PN1P_                   25
     $_DFFE_PN_                      7
     $_DFFE_PP0P_                    9
     $_DFFE_PP_                   1641
     $_DFF_NP0_                      4
     $_DFF_NP1_                      1
     $_DFF_N_                        4
     $_DFF_PN0_                     25
     $_DFF_PN1_                      8
     $_DFF_PP1_                      1
     $_DFF_P_                      156
     $_MUX_                       6046
     $_NAND_                       893
     $_NOR_                        757
     $_NOT_                       1116
     $_ORNOT_                      607
     $_OR_                        4466
     $_SDFFCE_PN0P_                 41
     $_SDFFCE_PN1P_                  8
     $_SDFFCE_PP0P_                175
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                1043
     $_SDFFE_PN1N_                   4
     $_SDFFE_PN1P_                 287
     $_SDFFE_PP0P_                  20
     $_SDFFE_PP1N_                   2
     $_SDFFE_PP1P_                  11
     $_SDFF_PN0_                   186
     $_SDFF_PN1_                     3
     $_SDFF_PP0_                    40
     $_SDFF_PP1_                     2
     $_TBUF_                        34
     $_XNOR_                       244
     $_XOR_                       1195
     DFFRAM                          1
     digital_pll                     1

mapping tbuf

20. Executing TECHMAP pass (map to technology primitives).

20.1. Executing Verilog-2005 frontend: /home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

20.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~37 debug messages>

21. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21305.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21304.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21303.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21302.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21301.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21300.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21299.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21298.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21297.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21296.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21295.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21294.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21293.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21292.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21291.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21290.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21289.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21288.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21287.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21286.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21285.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21284.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21283.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21282.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21281.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21280.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21279.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21278.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21277.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21276.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21275.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21269.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21268.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).
Mapping mgmt_core.$techmap$auto$simplemap.cc:293:simplemap_tribuf$21267.$not$/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$93544 ($not).

22. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module mgmt_core..
  Treeifying 6046 MUXes:
    Found tree with 1 MUXes at root $abc$72409$new_n20917_.
    Found tree with 1 MUXes at root $abc$72409$new_n17768_.
    Found tree with 1 MUXes at root $abc$72409$new_n20914_.
    Found tree with 1 MUXes at root $abc$72409$new_n20912_.
    Found tree with 1 MUXes at root $abc$72409$new_n17695_.
    Found tree with 1 MUXes at root $abc$72409$new_n20993_.
    Found tree with 1 MUXes at root $abc$72409$new_n20990_.
    Found tree with 2 MUXes at root $abc$72409$new_n20902_.
    Found tree with 1 MUXes at root $abc$72409$new_n20988_.
    Found tree with 1 MUXes at root $abc$72409$new_n20899_.
    Found tree with 2 MUXes at root $abc$72409$new_n20978_.
    Found tree with 1 MUXes at root $abc$72409$new_n20974_.
    Found tree with 1 MUXes at root $abc$72409$new_n17746_.
    Found tree with 1 MUXes at root $abc$72409$new_n20882_.
    Found tree with 1 MUXes at root $abc$72409$new_n20879_.
    Found tree with 1 MUXes at root $abc$72409$new_n20876_.
    Found tree with 3 MUXes at root $abc$72409$new_n20864_.
    Found tree with 1 MUXes at root $abc$72409$new_n20954_.
    Found tree with 1 MUXes at root $abc$72409$new_n20951_.
    Found tree with 1 MUXes at root $abc$72409$new_n20949_.
    Found tree with 1 MUXes at root $abc$72409$new_n17724_.
    Found tree with 2 MUXes at root $abc$72409$new_n20939_.
    Found tree with 1 MUXes at root $abc$72409$new_n20935_.
    Found tree with 1 MUXes at root $abc$72409$new_n17712_.
    Found tree with 1 MUXes at root $abc$72409$new_n21012_.
    Found tree with 2 MUXes at root $abc$72409$new_n21016_.
    Found tree with 1 MUXes at root \core_clk.
    Found tree with 1 MUXes at root \user_clk.
    Found tree with 1 MUXes at root \gpio_out_pad.
    Found tree with 2 MUXes at root \flash_csb.
    Found tree with 2 MUXes at root \flash_clk.
    Found tree with 3 MUXes at root \flash_io0_do.
    Found tree with 2 MUXes at root \flash_io1_do.
    Found tree with 3 MUXes at root \sdo_out.
    Found tree with 3 MUXes at root \mgmt_out_data [36].
    Found tree with 3 MUXes at root \mgmt_out_data [37].
    Found tree with 1 MUXes at root $abc$72409$new_n18431_.
    Found tree with 1 MUXes at root $abc$72409$new_n21395_.
    Found tree with 2 MUXes at root $abc$72409$new_n21771_.
    Found tree with 1 MUXes at root $abc$72409$new_n18417_.
    Found tree with 1 MUXes at root $abc$72409$new_n21392_.
    Found tree with 1 MUXes at root $abc$72409$new_n18416_.
    Found tree with 1 MUXes at root $abc$72409$new_n21767_.
    Found tree with 1 MUXes at root $abc$72409$new_n21390_.
    Found tree with 2 MUXes at root $abc$72409$new_n21386_.
    Found tree with 1 MUXes at root $abc$72409$new_n21382_.
    Found tree with 1 MUXes at root $abc$72409$new_n18095_.
    Found tree with 1 MUXes at root $abc$72409$new_n18094_.
    Found tree with 1 MUXes at root $abc$72409$new_n21748_.
    Found tree with 1 MUXes at root $abc$72409$new_n18394_.
    Found tree with 1 MUXes at root $abc$72409$new_n18393_.
    Found tree with 2 MUXes at root $abc$72409$new_n21743_.
    Found tree with 1 MUXes at root $abc$72409$new_n21363_.
    Found tree with 1 MUXes at root $abc$72409$new_n21360_.
    Found tree with 1 MUXes at root $abc$72409$new_n21739_.
    Found tree with 1 MUXes at root $abc$72409$new_n21358_.
    Found tree with 2 MUXes at root $abc$72409$new_n21354_.
    Found tree with 1 MUXes at root $abc$72409$new_n19851_.
    Found tree with 1 MUXes at root $abc$72409$new_n18080_.
    Found tree with 1 MUXes at root $abc$72409$new_n21350_.
    Found tree with 1 MUXes at root $abc$72409$new_n19863_.
    Found tree with 1 MUXes at root $abc$72409$new_n18079_.
    Found tree with 1 MUXes at root $abc$72409$new_n18379_.
    Found tree with 1 MUXes at root $abc$72409$new_n18378_.
    Found tree with 1 MUXes at root $abc$72409$new_n21710_.
    Found tree with 1 MUXes at root $abc$72409$new_n19915_.
    Found tree with 1 MUXes at root $abc$72409$new_n19920_.
    Found tree with 1 MUXes at root $abc$72409$new_n18061_.
    Found tree with 1 MUXes at root $abc$72409$new_n18060_.
    Found tree with 2 MUXes at root $abc$72409$new_n21705_.
    Found tree with 1 MUXes at root $abc$72409$new_n21324_.
    Found tree with 1 MUXes at root $abc$72409$new_n18360_.
    Found tree with 1 MUXes at root $abc$72409$new_n18359_.
    Found tree with 1 MUXes at root $abc$72409$new_n21701_.
    Found tree with 1 MUXes at root $abc$72409$new_n21321_.
    Found tree with 1 MUXes at root $abc$72409$new_n21319_.
    Found tree with 1 MUXes at root $abc$72409$new_n19957_.
    Found tree with 1 MUXes at root $abc$72409$new_n19962_.
    Found tree with 1 MUXes at root $abc$72409$new_n19969_.
    Found tree with 1 MUXes at root $abc$72409$new_n19974_.
    Found tree with 1 MUXes at root $abc$72409$new_n19985_.
    Found tree with 1 MUXes at root $abc$72409$new_n19990_.
    Found tree with 1 MUXes at root $abc$72409$new_n19997_.
    Found tree with 1 MUXes at root $abc$72409$new_n20002_.
    Found tree with 1 MUXes at root $abc$72409$new_n20011_.
    Found tree with 1 MUXes at root $abc$72409$new_n20016_.
    Found tree with 1 MUXes at root $abc$72409$new_n20023_.
    Found tree with 2 MUXes at root $abc$72409$new_n21315_.
    Found tree with 1 MUXes at root $abc$72409$new_n20032_.
    Found tree with 3 MUXes at root $abc$72409$new_n20041_.
    Found tree with 1 MUXes at root $abc$72409$new_n20044_.
    Found tree with 1 MUXes at root $abc$72409$new_n20046_.
    Found tree with 1 MUXes at root $abc$72409$new_n20048_.
    Found tree with 1 MUXes at root $abc$72409$new_n20056_.
    Found tree with 1 MUXes at root $abc$72409$new_n18045_.
    Found tree with 1 MUXes at root $abc$72409$new_n21311_.
    Found tree with 1 MUXes at root $abc$72409$new_n18044_.
    Found tree with 1 MUXes at root $abc$72409$new_n18345_.
    Found tree with 1 MUXes at root $abc$72409$new_n18344_.
    Found tree with 1 MUXes at root $abc$72409$new_n21682_.
    Found tree with 2 MUXes at root $abc$72409$new_n21677_.
    Found tree with 1 MUXes at root $abc$72409$new_n21673_.
    Found tree with 1 MUXes at root $abc$72409$new_n21292_.
    Found tree with 1 MUXes at root $abc$72409$new_n21289_.
    Found tree with 1 MUXes at root $abc$72409$new_n21287_.
    Found tree with 1 MUXes at root $abc$72409$new_n18022_.
    Found tree with 2 MUXes at root $abc$72409$new_n21283_.
    Found tree with 1 MUXes at root $abc$72409$new_n18021_.
    Found tree with 1 MUXes at root $abc$72409$new_n21279_.
    Found tree with 1 MUXes at root $abc$72409$new_n21650_.
    Found tree with 1 MUXes at root $abc$72409$new_n18318_.
    Found tree with 2 MUXes at root $abc$72409$new_n21645_.
    Found tree with 1 MUXes at root $abc$72409$new_n18317_.
    Found tree with 1 MUXes at root $abc$72409$new_n18007_.
    Found tree with 1 MUXes at root $abc$72409$new_n18006_.
    Found tree with 1 MUXes at root $abc$72409$new_n21641_.
    Found tree with 1 MUXes at root $abc$72409$new_n18303_.
    Found tree with 1 MUXes at root $abc$72409$new_n21256_.
    Found tree with 1 MUXes at root $abc$72409$new_n18302_.
    Found tree with 1 MUXes at root $abc$72409$new_n21253_.
    Found tree with 1 MUXes at root $abc$72409$new_n21251_.
    Found tree with 1 MUXes at root $abc$72409$new_n17988_.
    Found tree with 1 MUXes at root $abc$72409$new_n17987_.
    Found tree with 2 MUXes at root $abc$72409$new_n21247_.
    Found tree with 1 MUXes at root $abc$72409$new_n21622_.
    Found tree with 1 MUXes at root $abc$72409$new_n21243_.
    Found tree with 2 MUXes at root $abc$72409$new_n21617_.
    Found tree with 1 MUXes at root $abc$72409$new_n21613_.
    Found tree with 1 MUXes at root $abc$72409$new_n18284_.
    Found tree with 1 MUXes at root $abc$72409$new_n17972_.
    Found tree with 1 MUXes at root $abc$72409$new_n18283_.
    Found tree with 1 MUXes at root $abc$72409$new_n17971_.
    Found tree with 1 MUXes at root $abc$72409$new_n21224_.
    Found tree with 1 MUXes at root $abc$72409$new_n21221_.
    Found tree with 1 MUXes at root $abc$72409$new_n21219_.
    Found tree with 1 MUXes at root $abc$72409$new_n18269_.
    Found tree with 1 MUXes at root $abc$72409$new_n18268_.
    Found tree with 2 MUXes at root $abc$72409$new_n21215_.
    Found tree with 1 MUXes at root $abc$72409$new_n21587_.
    Found tree with 1 MUXes at root $abc$72409$new_n17953_.
    Found tree with 1 MUXes at root $abc$72409$new_n17952_.
    Found tree with 1 MUXes at root $abc$72409$new_n21211_.
    Found tree with 2 MUXes at root $abc$72409$new_n21582_.
    Found tree with 1 MUXes at root $abc$72409$new_n21578_.
    Found tree with 1 MUXes at root $abc$72409$new_n17937_.
    Found tree with 1 MUXes at root $abc$72409$new_n17936_.
    Found tree with 1 MUXes at root $abc$72409$new_n18246_.
    Found tree with 1 MUXes at root $abc$72409$new_n18245_.
    Found tree with 1 MUXes at root $abc$72409$new_n21185_.
    Found tree with 1 MUXes at root $abc$72409$new_n21559_.
    Found tree with 1 MUXes at root $abc$72409$new_n21180_.
    Found tree with 2 MUXes at root $abc$72409$new_n21554_.
    Found tree with 1 MUXes at root $abc$72409$new_n21178_.
    Found tree with 1 MUXes at root $abc$72409$new_n18230_.
    Found tree with 2 MUXes at root $abc$72409$new_n21174_.
    Found tree with 1 MUXes at root $abc$72409$new_n18229_.
    Found tree with 1 MUXes at root $abc$72409$new_n21550_.
    Found tree with 1 MUXes at root $abc$72409$new_n21170_.
    Found tree with 1 MUXes at root $abc$72409$new_n17919_.
    Found tree with 1 MUXes at root $abc$72409$new_n17918_.
    Found tree with 1 MUXes at root $abc$72409$new_n20410_.
    Found tree with 1 MUXes at root $abc$72409$new_n20420_.
    Found tree with 1 MUXes at root $abc$72409$new_n20425_.
    Found tree with 1 MUXes at root $abc$72409$new_n20435_.
    Found tree with 1 MUXes at root $abc$72409$new_n20448_.
    Found tree with 1 MUXes at root $abc$72409$new_n21151_.
    Found tree with 1 MUXes at root $abc$72409$new_n21527_.
    Found tree with 1 MUXes at root $abc$72409$new_n21148_.
    Found tree with 2 MUXes at root $abc$72409$new_n21522_.
    Found tree with 1 MUXes at root $abc$72409$new_n17904_.
    Found tree with 1 MUXes at root $abc$72409$new_n21146_.
    Found tree with 1 MUXes at root $abc$72409$new_n17903_.
    Found tree with 1 MUXes at root $abc$72409$new_n20464_.
    Found tree with 1 MUXes at root $abc$72409$new_n20468_.
    Found tree with 1 MUXes at root $abc$72409$new_n18211_.
    Found tree with 1 MUXes at root $abc$72409$new_n18210_.
    Found tree with 1 MUXes at root $abc$72409$new_n20474_.
    Found tree with 1 MUXes at root $abc$72409$new_n21518_.
    Found tree with 1 MUXes at root $abc$72409$new_n20478_.
    Found tree with 2 MUXes at root $abc$72409$new_n21137_.
    Found tree with 1 MUXes at root $abc$72409$new_n20498_.
    Found tree with 1 MUXes at root $abc$72409$new_n20503_.
    Found tree with 1 MUXes at root $abc$72409$new_n21133_.
    Found tree with 1 MUXes at root $abc$72409$new_n17893_.
    Found tree with 1 MUXes at root $abc$72409$new_n17892_.
    Found tree with 1 MUXes at root $abc$72409$new_n18195_.
    Found tree with 1 MUXes at root $abc$72409$new_n18194_.
    Found tree with 1 MUXes at root $abc$72409$new_n21499_.
    Found tree with 2 MUXes at root $abc$72409$new_n21494_.
    Found tree with 1 MUXes at root $abc$72409$new_n17865_.
    Found tree with 1 MUXes at root $abc$72409$new_n21490_.
    Found tree with 1 MUXes at root $abc$72409$new_n17862_.
    Found tree with 1 MUXes at root $abc$72409$new_n21110_.
    Found tree with 1 MUXes at root $abc$72409$new_n21107_.
    Found tree with 1 MUXes at root $abc$72409$new_n21105_.
    Found tree with 1 MUXes at root $abc$72409$new_n17852_.
    Found tree with 2 MUXes at root $abc$72409$new_n21096_.
    Found tree with 1 MUXes at root $abc$72409$new_n18168_.
    Found tree with 1 MUXes at root $abc$72409$new_n17846_.
    Found tree with 1 MUXes at root $abc$72409$new_n21092_.
    Found tree with 1 MUXes at root $abc$72409$new_n20677_.
    Found tree with 1 MUXes at root $abc$72409$new_n18167_.
    Found tree with 1 MUXes at root $abc$72409$new_n17842_.
    Found tree with 1 MUXes at root $abc$72409$new_n21461_.
    Found tree with 2 MUXes at root $abc$72409$new_n21456_.
    Found tree with 1 MUXes at root $abc$72409$new_n17836_.
    Found tree with 1 MUXes at root $abc$72409$new_n21452_.
    Found tree with 3 MUXes at root $abc$72409$new_n20681_.
    Found tree with 1 MUXes at root $abc$72409$new_n18153_.
    Found tree with 1 MUXes at root $abc$72409$new_n18152_.
    Found tree with 1 MUXes at root $abc$72409$new_n21073_.
    Found tree with 1 MUXes at root $abc$72409$new_n21070_.
    Found tree with 1 MUXes at root $abc$72409$new_n21068_.
    Found tree with 1 MUXes at root $abc$72409$new_n17817_.
    Found tree with 1 MUXes at root $abc$72409$new_n21433_.
    Found tree with 2 MUXes at root $abc$72409$new_n21058_.
    Found tree with 1 MUXes at root $abc$72409$new_n21430_.
    Found tree with 1 MUXes at root $abc$72409$new_n21428_.
    Found tree with 1 MUXes at root $abc$72409$new_n21054_.
    Found tree with 1 MUXes at root $abc$72409$new_n18134_.
    Found tree with 1 MUXes at root $abc$72409$new_n18133_.
    Found tree with 2 MUXes at root $abc$72409$new_n21422_.
    Found tree with 1 MUXes at root $abc$72409$new_n21418_.
    Found tree with 1 MUXes at root $abc$72409$new_n17790_.
    Found tree with 1 MUXes at root $abc$72409$new_n21031_.
    Found tree with 1 MUXes at root $abc$72409$new_n21028_.
    Found tree with 1 MUXes at root $abc$72409$new_n21776_.
    Found tree with 1 MUXes at root $abc$72409$new_n18118_.
    Found tree with 1 MUXes at root $abc$72409$new_n21026_.
    Found tree with 1 MUXes at root $abc$72409$new_n18117_.
    Found tree with 1 MUXes at root $abc$72409$new_n18432_.
    Found tree with 2 MUXes at root $abc$72409$new_n21831_.
    Found tree with 1 MUXes at root $abc$72409$new_n21808_.
    Found tree with 1 MUXes at root $abc$72409$new_n21836_.
    Found tree with 1 MUXes at root $abc$72409$new_n21827_.
    Found tree with 2 MUXes at root $abc$72409$new_n21803_.
    Found tree with 1 MUXes at root $abc$72409$new_n21799_.
    Found tree with 2 MUXes at root $abc$72409$new_n21866_.
    Found tree with 1 MUXes at root $abc$72409$new_n21862_.
    Found tree with 31 MUXes at root $abc$72409$new_n18484_.
    Found tree with 1 MUXes at root $abc$72409$new_n21871_.
    Found tree with 1 MUXes at root $abc$72409$new_n21899_.
    Found tree with 2 MUXes at root $abc$72409$new_n21894_.
    Found tree with 31 MUXes at root $abc$72409$new_n18520_.
    Found tree with 1 MUXes at root $abc$72409$new_n21890_.
    Found tree with 1 MUXes at root $abc$72409$new_n21930_.
    Found tree with 2 MUXes at root $abc$72409$new_n21925_.
    Found tree with 1 MUXes at root $abc$72409$new_n21921_.
    Found tree with 31 MUXes at root $abc$72409$new_n18552_.
    Found tree with 2 MUXes at root $abc$72409$new_n21953_.
    Found tree with 1 MUXes at root $abc$72409$new_n21949_.
    Found tree with 31 MUXes at root $abc$72409$new_n18744_.
    Found tree with 31 MUXes at root $abc$72409$new_n22524_.
    Found tree with 31 MUXes at root $abc$72409$new_n18872_.
    Found tree with 31 MUXes at root $abc$72409$new_n18712_.
    Found tree with 1 MUXes at root $abc$72409$new_n22489_.
    Found tree with 31 MUXes at root $abc$72409$new_n22487_.
    Found tree with 31 MUXes at root $abc$72409$new_n18840_.
    Found tree with 1 MUXes at root $abc$72409$new_n22452_.
    Found tree with 31 MUXes at root $abc$72409$new_n22450_.
    Found tree with 31 MUXes at root $abc$72409$new_n18680_.
    Found tree with 1 MUXes at root $abc$72409$new_n22415_.
    Found tree with 31 MUXes at root $abc$72409$new_n22413_.
    Found tree with 31 MUXes at root $abc$72409$new_n18808_.
    Found tree with 31 MUXes at root $abc$72409$new_n18648_.
    Found tree with 1 MUXes at root $abc$72409$new_n22378_.
    Found tree with 31 MUXes at root $abc$72409$new_n22376_.
    Found tree with 31 MUXes at root $abc$72409$new_n18616_.
    Found tree with 31 MUXes at root $abc$72409$new_n18776_.
    Found tree with 1 MUXes at root $abc$72409$new_n22341_.
    Found tree with 31 MUXes at root $abc$72409$new_n22335_.
    Found tree with 31 MUXes at root $abc$72409$new_n18584_.
    Found tree with 1 MUXes at root $abc$72409$new_n22281_.
    Found tree with 31 MUXes at root $abc$72409$new_n22561_.
    Found tree with 1 MUXes at root $abc$72409$new_n25506_.
    Found tree with 1 MUXes at root $abc$72409$new_n25511_.
    Found tree with 31 MUXes at root $abc$72409$new_n18904_.
    Found tree with 1 MUXes at root $abc$72409$new_n24027_.
    Found tree with 1 MUXes at root $abc$72409$new_n24028_.
    Found tree with 1 MUXes at root $abc$72409$new_n24029_.
    Found tree with 3 MUXes at root $abc$72409$new_n24030_.
    Found tree with 1 MUXes at root $abc$72409$new_n24032_.
    Found tree with 1 MUXes at root $abc$72409$new_n24033_.
    Found tree with 1 MUXes at root $abc$72409$new_n24034_.
    Found tree with 1 MUXes at root $abc$72409$new_n24064_.
    Found tree with 1 MUXes at root $abc$72409$new_n24065_.
    Found tree with 1 MUXes at root $abc$72409$new_n24066_.
    Found tree with 31 MUXes at root $abc$72409$new_n22598_.
    Found tree with 31 MUXes at root $abc$72409$new_n19096_.
    Found tree with 1 MUXes at root $abc$72409$new_n24236_.
    Found tree with 31 MUXes at root $abc$72409$new_n22857_.
    Found tree with 1 MUXes at root $abc$72409$new_n24235_.
    Found tree with 1 MUXes at root $abc$72409$new_n24234_.
    Found tree with 1 MUXes at root $abc$72409$new_n24233_.
    Found tree with 2 MUXes at root $abc$72409$new_n24231_.
    Found tree with 1 MUXes at root $abc$72409$new_n24230_.
    Found tree with 1 MUXes at root $abc$72409$new_n24217_.
    Found tree with 31 MUXes at root $abc$72409$new_n19064_.
    Found tree with 31 MUXes at root $abc$72409$new_n22820_.
    Found tree with 1 MUXes at root $abc$72409$new_n24205_.
    Found tree with 1 MUXes at root $abc$72409$new_n24204_.
    Found tree with 1 MUXes at root $abc$72409$new_n24203_.
    Found tree with 1 MUXes at root $abc$72409$new_n24202_.
    Found tree with 1 MUXes at root $abc$72409$new_n24289_.
    Found tree with 2 MUXes at root $abc$72409$new_n24200_.
    Found tree with 1 MUXes at root $abc$72409$new_n24288_.
    Found tree with 1 MUXes at root $abc$72409$new_n24199_.
    Found tree with 1 MUXes at root $abc$72409$new_n24287_.
    Found tree with 1 MUXes at root $abc$72409$new_n24286_.
    Found tree with 1 MUXes at root $abc$72409$new_n24192_.
    Found tree with 2 MUXes at root $abc$72409$new_n24284_.
    Found tree with 1 MUXes at root $abc$72409$new_n24283_.
    Found tree with 1 MUXes at root $abc$72409$new_n24180_.
    Found tree with 31 MUXes at root $abc$72409$new_n22783_.
    Found tree with 1 MUXes at root $abc$72409$new_n24179_.
    Found tree with 31 MUXes at root $abc$72409$new_n23375_.
    Found tree with 1 MUXes at root $abc$72409$new_n24178_.
    Found tree with 1 MUXes at root $abc$72409$new_n24177_.
    Found tree with 2 MUXes at root $abc$72409$new_n24175_.
    Found tree with 1 MUXes at root $abc$72409$new_n24174_.
    Found tree with 31 MUXes at root $abc$72409$new_n19032_.
    Found tree with 1 MUXes at root $abc$72409$new_n24273_.
    Found tree with 1 MUXes at root $abc$72409$new_n24164_.
    Found tree with 1 MUXes at root $abc$72409$new_n24152_.
    Found tree with 1 MUXes at root $abc$72409$new_n24151_.
    Found tree with 1 MUXes at root $abc$72409$new_n24150_.
    Found tree with 1 MUXes at root $abc$72409$new_n24149_.
    Found tree with 31 MUXes at root $abc$72409$new_n22746_.
    Found tree with 2 MUXes at root $abc$72409$new_n24147_.
    Found tree with 1 MUXes at root $abc$72409$new_n24146_.
    Found tree with 1 MUXes at root $abc$72409$new_n24139_.
    Found tree with 31 MUXes at root $abc$72409$new_n19000_.
    Found tree with 1 MUXes at root $abc$72409$new_n24127_.
    Found tree with 1 MUXes at root $abc$72409$new_n24261_.
    Found tree with 1 MUXes at root $abc$72409$new_n24126_.
    Found tree with 1 MUXes at root $abc$72409$new_n24125_.
    Found tree with 1 MUXes at root $abc$72409$new_n24124_.
    Found tree with 1 MUXes at root $abc$72409$new_n24260_.
    Found tree with 2 MUXes at root $abc$72409$new_n24122_.
    Found tree with 1 MUXes at root $abc$72409$new_n24121_.
    Found tree with 1 MUXes at root $abc$72409$new_n24259_.
    Found tree with 1 MUXes at root $abc$72409$new_n24258_.
    Found tree with 1 MUXes at root $abc$72409$new_n24108_.
    Found tree with 31 MUXes at root $abc$72409$new_n23338_.
    Found tree with 2 MUXes at root $abc$72409$new_n24256_.
    Found tree with 31 MUXes at root $abc$72409$new_n22709_.
    Found tree with 1 MUXes at root $abc$72409$new_n24255_.
    Found tree with 1 MUXes at root $abc$72409$new_n24095_.
    Found tree with 1 MUXes at root $abc$72409$new_n24094_.
    Found tree with 1 MUXes at root $abc$72409$new_n24093_.
    Found tree with 3 MUXes at root $abc$72409$new_n24091_.
    Found tree with 1 MUXes at root $abc$72409$new_n24090_.
    Found tree with 31 MUXes at root $abc$72409$new_n23412_.
    Found tree with 1 MUXes at root $abc$72409$new_n24089_.
    Found tree with 1 MUXes at root $abc$72409$new_n24088_.
    Found tree with 1 MUXes at root $abc$72409$new_n24086_.
    Found tree with 31 MUXes at root $abc$72409$new_n18968_.
    Found tree with 31 MUXes at root $abc$72409$new_n22931_.
    Found tree with 1 MUXes at root $abc$72409$new_n24248_.
    Found tree with 31 MUXes at root $abc$72409$new_n22672_.
    Found tree with 31 MUXes at root $abc$72409$new_n19128_.
    Found tree with 31 MUXes at root $abc$72409$new_n22894_.
    Found tree with 31 MUXes at root $abc$72409$new_n18936_.
    Found tree with 31 MUXes at root $abc$72409$new_n22635_.
    Found tree with 5 MUXes at root $abc$72409$new_n23895_.
    Found tree with 1 MUXes at root $abc$72409$new_n23894_.
    Found tree with 1 MUXes at root $abc$72409$new_n23893_.
    Found tree with 1 MUXes at root $abc$72409$new_n23892_.
    Found tree with 1 MUXes at root $abc$72409$new_n23891_.
    Found tree with 1 MUXes at root $abc$72409$new_n25203_.
    Found tree with 5 MUXes at root $abc$72409$new_n24725_.
    Found tree with 1 MUXes at root $abc$72409$new_n23887_.
    Found tree with 1 MUXes at root $abc$72409$new_n25198_.
    Found tree with 1 MUXes at root $abc$72409$new_n23886_.
    Found tree with 1 MUXes at root $abc$72409$new_n23885_.
    Found tree with 1 MUXes at root $abc$72409$new_n24719_.
    Found tree with 1 MUXes at root $abc$72409$new_n25194_.
    Found tree with 1 MUXes at root $abc$72409$new_n23884_.
    Found tree with 1 MUXes at root $abc$72409$new_n23883_.
    Found tree with 1 MUXes at root $abc$72409$new_n23882_.
    Found tree with 1 MUXes at root $abc$72409$new_n24713_.
    Found tree with 1 MUXes at root $abc$72409$new_n23881_.
    Found tree with 1 MUXes at root $abc$72409$new_n23880_.
    Found tree with 1 MUXes at root $abc$72409$new_n23879_.
    Found tree with 1 MUXes at root $abc$72409$new_n23878_.
    Found tree with 1 MUXes at root $abc$72409$new_n23877_.
    Found tree with 5 MUXes at root $abc$72409$new_n24702_.
    Found tree with 1 MUXes at root $abc$72409$new_n23875_.
    Found tree with 1 MUXes at root $abc$72409$new_n25172_.
    Found tree with 1 MUXes at root $abc$72409$new_n23874_.
    Found tree with 1 MUXes at root $abc$72409$new_n24696_.
    Found tree with 1 MUXes at root $abc$72409$new_n23873_.
    Found tree with 1 MUXes at root $abc$72409$new_n23872_.
    Found tree with 1 MUXes at root $abc$72409$new_n25167_.
    Found tree with 1 MUXes at root $abc$72409$new_n23871_.
    Found tree with 1 MUXes at root $abc$72409$new_n25229_.
    Found tree with 1 MUXes at root $abc$72409$new_n23870_.
    Found tree with 1 MUXes at root $abc$72409$new_n25163_.
    Found tree with 1 MUXes at root $abc$72409$new_n24687_.
    Found tree with 1 MUXes at root $abc$72409$new_n23869_.
    Found tree with 1 MUXes at root $abc$72409$new_n23867_.
    Found tree with 1 MUXes at root $abc$72409$new_n23866_.
    Found tree with 1 MUXes at root $abc$72409$new_n23865_.
    Found tree with 4 MUXes at root $abc$72409$new_n24676_.
    Found tree with 1 MUXes at root $abc$72409$new_n23863_.
    Found tree with 1 MUXes at root $abc$72409$new_n24672_.
    Found tree with 1 MUXes at root $abc$72409$new_n24670_.
    Found tree with 1 MUXes at root $abc$72409$new_n25141_.
    Found tree with 1 MUXes at root $abc$72409$new_n24664_.
    Found tree with 1 MUXes at root $abc$72409$new_n23858_.
    Found tree with 1 MUXes at root $abc$72409$new_n25136_.
    Found tree with 1 MUXes at root $abc$72409$new_n25132_.
    Found tree with 4 MUXes at root $abc$72409$new_n24653_.
    Found tree with 1 MUXes at root $abc$72409$new_n24649_.
    Found tree with 1 MUXes at root $abc$72409$new_n24647_.
    Found tree with 1 MUXes at root $abc$72409$new_n25225_.
    Found tree with 1 MUXes at root $abc$72409$new_n24635_.
    Found tree with 1 MUXes at root $abc$72409$new_n25110_.
    Found tree with 1 MUXes at root $abc$72409$new_n25105_.
    Found tree with 1 MUXes at root $abc$72409$new_n25101_.
    Found tree with 3 MUXes at root $abc$72409$new_n24624_.
    Found tree with 5 MUXes at root $abc$72409$new_n23838_.
    Found tree with 1 MUXes at root $abc$72409$new_n23837_.
    Found tree with 1 MUXes at root $abc$72409$new_n24621_.
    Found tree with 1 MUXes at root $abc$72409$new_n24620_.
    Found tree with 1 MUXes at root $abc$72409$new_n23836_.
    Found tree with 1 MUXes at root $abc$72409$new_n24618_.
    Found tree with 1 MUXes at root $abc$72409$new_n23835_.
    Found tree with 1 MUXes at root $abc$72409$new_n23833_.
    Found tree with 1 MUXes at root $abc$72409$new_n24612_.
    Found tree with 1 MUXes at root $abc$72409$new_n23831_.
    Found tree with 1 MUXes at root $abc$72409$new_n23830_.
    Found tree with 1 MUXes at root $abc$72409$new_n25079_.
    Found tree with 1 MUXes at root $abc$72409$new_n23828_.
    Found tree with 3 MUXes at root $abc$72409$new_n24601_.
    Found tree with 1 MUXes at root $abc$72409$new_n23826_.
    Found tree with 1 MUXes at root $abc$72409$new_n24598_.
    Found tree with 1 MUXes at root $abc$72409$new_n25074_.
    Found tree with 1 MUXes at root $abc$72409$new_n24597_.
    Found tree with 1 MUXes at root $abc$72409$new_n23825_.
    Found tree with 1 MUXes at root $abc$72409$new_n24595_.
    Found tree with 1 MUXes at root $abc$72409$new_n23824_.
    Found tree with 1 MUXes at root $abc$72409$new_n25070_.
    Found tree with 1 MUXes at root $abc$72409$new_n23822_.
    Found tree with 1 MUXes at root $abc$72409$new_n23820_.
    Found tree with 1 MUXes at root $abc$72409$new_n24586_.
    Found tree with 1 MUXes at root $abc$72409$new_n23819_.
    Found tree with 1 MUXes at root $abc$72409$new_n23817_.
    Found tree with 1 MUXes at root $abc$72409$new_n23815_.
    Found tree with 3 MUXes at root $abc$72409$new_n24575_.
    Found tree with 1 MUXes at root $abc$72409$new_n24572_.
    Found tree with 1 MUXes at root $abc$72409$new_n23813_.
    Found tree with 1 MUXes at root $abc$72409$new_n24571_.
    Found tree with 1 MUXes at root $abc$72409$new_n25046_.
    Found tree with 1 MUXes at root $abc$72409$new_n23812_.
    Found tree with 1 MUXes at root $abc$72409$new_n24569_.
    Found tree with 1 MUXes at root $abc$72409$new_n23810_.
    Found tree with 1 MUXes at root $abc$72409$new_n25041_.
    Found tree with 1 MUXes at root $abc$72409$new_n24563_.
    Found tree with 1 MUXes at root $abc$72409$new_n23808_.
    Found tree with 1 MUXes at root $abc$72409$new_n25037_.
    Found tree with 1 MUXes at root $abc$72409$new_n23807_.
    Found tree with 1 MUXes at root $abc$72409$new_n23805_.
    Found tree with 3 MUXes at root $abc$72409$new_n24552_.
    Found tree with 1 MUXes at root $abc$72409$new_n23803_.
    Found tree with 1 MUXes at root $abc$72409$new_n24549_.
    Found tree with 1 MUXes at root $abc$72409$new_n24548_.
    Found tree with 1 MUXes at root $abc$72409$new_n23801_.
    Found tree with 1 MUXes at root $abc$72409$new_n24546_.
    Found tree with 1 MUXes at root $abc$72409$new_n23799_.
    Found tree with 1 MUXes at root $abc$72409$new_n25017_.
    Found tree with 1 MUXes at root $abc$72409$new_n23797_.
    Found tree with 1 MUXes at root $abc$72409$new_n25012_.
    Found tree with 1 MUXes at root $abc$72409$new_n23794_.
    Found tree with 1 MUXes at root $abc$72409$new_n24531_.
    Found tree with 1 MUXes at root $abc$72409$new_n25007_.
    Found tree with 1 MUXes at root $abc$72409$new_n25003_.
    Found tree with 2 MUXes at root $abc$72409$new_n24520_.
    Found tree with 1 MUXes at root $abc$72409$new_n24518_.
    Found tree with 1 MUXes at root $abc$72409$new_n24517_.
    Found tree with 1 MUXes at root $abc$72409$new_n24516_.
    Found tree with 1 MUXes at root $abc$72409$new_n24514_.
    Found tree with 1 MUXes at root $abc$72409$new_n24508_.
    Found tree with 1 MUXes at root $abc$72409$new_n24983_.
    Found tree with 1 MUXes at root $abc$72409$new_n24978_.
    Found tree with 2 MUXes at root $abc$72409$new_n24497_.
    Found tree with 1 MUXes at root $abc$72409$new_n24973_.
    Found tree with 1 MUXes at root $abc$72409$new_n24495_.
    Found tree with 1 MUXes at root $abc$72409$new_n24494_.
    Found tree with 1 MUXes at root $abc$72409$new_n24493_.
    Found tree with 1 MUXes at root $abc$72409$new_n24969_.
    Found tree with 1 MUXes at root $abc$72409$new_n24491_.
    Found tree with 1 MUXes at root $abc$72409$new_n24482_.
    Found tree with 1 MUXes at root $abc$72409$new_n24949_.
    Found tree with 2 MUXes at root $abc$72409$new_n24471_.
    Found tree with 1 MUXes at root $abc$72409$new_n24469_.
    Found tree with 1 MUXes at root $abc$72409$new_n24468_.
    Found tree with 1 MUXes at root $abc$72409$new_n24945_.
    Found tree with 1 MUXes at root $abc$72409$new_n24467_.
    Found tree with 1 MUXes at root $abc$72409$new_n24465_.
    Found tree with 1 MUXes at root $abc$72409$new_n24940_.
    Found tree with 1 MUXes at root $abc$72409$new_n24459_.
    Found tree with 1 MUXes at root $abc$72409$new_n24936_.
    Found tree with 2 MUXes at root $abc$72409$new_n24448_.
    Found tree with 1 MUXes at root $abc$72409$new_n24446_.
    Found tree with 1 MUXes at root $abc$72409$new_n24445_.
    Found tree with 1 MUXes at root $abc$72409$new_n24444_.
    Found tree with 1 MUXes at root $abc$72409$new_n24442_.
    Found tree with 1 MUXes at root $abc$72409$new_n24916_.
    Found tree with 1 MUXes at root $abc$72409$new_n24912_.
    Found tree with 1 MUXes at root $abc$72409$new_n24430_.
    Found tree with 1 MUXes at root $abc$72409$new_n24907_.
    Found tree with 1 MUXes at root $abc$72409$new_n23499_.
    Found tree with 1 MUXes at root $abc$72409$new_n24904_.
    Found tree with 2 MUXes at root $abc$72409$new_n24419_.
    Found tree with 1 MUXes at root $abc$72409$new_n24417_.
    Found tree with 1 MUXes at root $abc$72409$new_n24416_.
    Found tree with 1 MUXes at root $abc$72409$new_n24415_.
    Found tree with 1 MUXes at root $abc$72409$new_n24413_.
    Found tree with 1 MUXes at root $abc$72409$new_n24407_.
    Found tree with 1 MUXes at root $abc$72409$new_n24883_.
    Found tree with 31 MUXes at root $abc$72409$new_n23486_.
    Found tree with 1 MUXes at root $abc$72409$new_n24878_.
    Found tree with 2 MUXes at root $abc$72409$new_n24396_.
    Found tree with 1 MUXes at root $abc$72409$new_n24873_.
    Found tree with 1 MUXes at root $abc$72409$new_n24394_.
    Found tree with 1 MUXes at root $abc$72409$new_n24393_.
    Found tree with 1 MUXes at root $abc$72409$new_n24392_.
    Found tree with 1 MUXes at root $abc$72409$new_n24869_.
    Found tree with 1 MUXes at root $abc$72409$new_n24390_.
    Found tree with 1 MUXes at root $abc$72409$new_n24381_.
    Found tree with 2 MUXes at root $abc$72409$new_n24370_.
    Found tree with 1 MUXes at root $abc$72409$new_n24848_.
    Found tree with 1 MUXes at root $abc$72409$new_n24368_.
    Found tree with 1 MUXes at root $abc$72409$new_n24367_.
    Found tree with 1 MUXes at root $abc$72409$new_n24366_.
    Found tree with 1 MUXes at root $abc$72409$new_n24843_.
    Found tree with 1 MUXes at root $abc$72409$new_n24364_.
    Found tree with 1 MUXes at root $abc$72409$new_n24838_.
    Found tree with 1 MUXes at root $abc$72409$new_n24358_.
    Found tree with 1 MUXes at root $abc$72409$new_n24834_.
    Found tree with 2 MUXes at root $abc$72409$new_n24347_.
    Found tree with 1 MUXes at root $abc$72409$new_n24345_.
    Found tree with 1 MUXes at root $abc$72409$new_n24344_.
    Found tree with 1 MUXes at root $abc$72409$new_n24343_.
    Found tree with 1 MUXes at root $abc$72409$new_n24341_.
    Found tree with 31 MUXes at root $abc$72409$new_n23449_.
    Found tree with 1 MUXes at root $abc$72409$new_n24326_.
    Found tree with 1 MUXes at root $abc$72409$new_n24314_.
    Found tree with 1 MUXes at root $abc$72409$new_n24313_.
    Found tree with 1 MUXes at root $abc$72409$new_n24312_.
    Found tree with 1 MUXes at root $abc$72409$new_n24311_.
    Found tree with 2 MUXes at root $abc$72409$new_n24309_.
    Found tree with 1 MUXes at root $abc$72409$new_n24308_.
    Found tree with 1 MUXes at root $abc$72409$new_n23897_.
    Found tree with 1 MUXes at root $abc$72409$new_n24757_.
    Found tree with 1 MUXes at root $abc$72409$new_n24301_.
    Found tree with 1 MUXes at root $abc$72409$new_n24753_.
    Found tree with 1 MUXes at root $abc$72409$new_n25601_.
    Found tree with 1 MUXes at root $abc$72409$new_n25605_.
    Found tree with 1 MUXes at root $abc$72409$new_n23921_.
    Found tree with 1 MUXes at root $abc$72409$new_n23912_.
    Found tree with 1 MUXes at root $abc$72409$new_n25265_.
    Found tree with 1 MUXes at root $abc$72409$new_n23919_.
    Found tree with 1 MUXes at root $abc$72409$new_n25260_.
    Found tree with 1 MUXes at root $abc$72409$new_n25256_.
    Found tree with 1 MUXes at root $abc$72409$new_n25234_.
    Found tree with 1 MUXes at root $abc$72409$new_n25676_.
    Found tree with 1 MUXes at root $abc$72409$new_n25671_.
    Found tree with 1 MUXes at root $abc$72409$new_n25667_.
    Found tree with 1 MUXes at root $abc$72409$new_n25610_.
    Found tree with 1 MUXes at root $abc$72409$new_n25577_.
    Found tree with 1 MUXes at root $abc$72409$new_n25572_.
    Found tree with 1 MUXes at root $abc$72409$new_n25480_.
    Found tree with 1 MUXes at root $abc$72409$new_n25568_.
    Found tree with 1 MUXes at root $abc$72409$new_n25475_.
    Found tree with 1 MUXes at root $abc$72409$new_n25470_.
    Found tree with 1 MUXes at root $abc$72409$new_n25544_.
    Found tree with 1 MUXes at root $abc$72409$new_n25466_.
    Found tree with 1 MUXes at root $abc$72409$new_n25539_.
    Found tree with 1 MUXes at root $abc$72409$new_n25535_.
    Found tree with 1 MUXes at root $abc$72409$new_n25444_.
    Found tree with 1 MUXes at root $abc$72409$new_n25439_.
    Found tree with 1 MUXes at root $abc$72409$new_n24005_.
    Found tree with 1 MUXes at root $abc$72409$new_n25434_.
    Found tree with 1 MUXes at root $abc$72409$new_n24004_.
    Found tree with 1 MUXes at root $abc$72409$new_n24003_.
    Found tree with 1 MUXes at root $abc$72409$new_n25430_.
    Found tree with 3 MUXes at root $abc$72409$new_n24001_.
    Found tree with 1 MUXes at root $abc$72409$new_n24000_.
    Found tree with 1 MUXes at root $abc$72409$new_n23999_.
    Found tree with 1 MUXes at root $abc$72409$new_n23998_.
    Found tree with 1 MUXes at root $abc$72409$new_n23996_.
    Found tree with 1 MUXes at root $abc$72409$new_n25408_.
    Found tree with 1 MUXes at root $abc$72409$new_n25403_.
    Found tree with 1 MUXes at root $abc$72409$new_n25398_.
    Found tree with 1 MUXes at root $abc$72409$new_n23986_.
    Found tree with 1 MUXes at root $abc$72409$new_n25394_.
    Found tree with 1 MUXes at root $abc$72409$new_n25372_.
    Found tree with 1 MUXes at root $abc$72409$new_n23972_.
    Found tree with 1 MUXes at root $abc$72409$new_n23971_.
    Found tree with 1 MUXes at root $abc$72409$new_n25367_.
    Found tree with 4 MUXes at root $abc$72409$new_n23969_.
    Found tree with 1 MUXes at root $abc$72409$new_n25362_.
    Found tree with 1 MUXes at root $abc$72409$new_n23968_.
    Found tree with 1 MUXes at root $abc$72409$new_n23967_.
    Found tree with 1 MUXes at root $abc$72409$new_n25359_.
    Found tree with 1 MUXes at root $abc$72409$new_n23966_.
    Found tree with 1 MUXes at root $abc$72409$new_n23965_.
    Found tree with 1 MUXes at root $abc$72409$new_n23964_.
    Found tree with 1 MUXes at root $abc$72409$new_n23963_.
    Found tree with 1 MUXes at root $abc$72409$new_n23962_.
    Found tree with 1 MUXes at root $abc$72409$new_n23960_.
    Found tree with 1 MUXes at root $abc$72409$new_n23959_.
    Found tree with 1 MUXes at root $abc$72409$new_n23958_.
    Found tree with 1 MUXes at root $abc$72409$new_n25337_.
    Found tree with 1 MUXes at root $abc$72409$new_n23956_.
    Found tree with 1 MUXes at root $abc$72409$new_n25332_.
    Found tree with 1 MUXes at root $abc$72409$new_n25327_.
    Found tree with 1 MUXes at root $abc$72409$new_n25323_.
    Found tree with 1 MUXes at root $abc$72409$new_n23949_.
    Found tree with 1 MUXes at root $abc$72409$new_n25300_.
    Found tree with 2 MUXes at root $abc$72409$new_n25296_.
    Found tree with 1 MUXes at root $abc$72409$new_n23935_.
    Found tree with 1 MUXes at root $abc$72409$new_n23934_.
    Found tree with 2 MUXes at root $abc$72409$new_n25292_.
    Found tree with 1 MUXes at root $abc$72409$new_n25638_.
    Found tree with 4 MUXes at root $abc$72409$new_n23932_.
    Found tree with 1 MUXes at root $abc$72409$new_n25288_.
    Found tree with 1 MUXes at root $abc$72409$new_n23931_.
    Found tree with 1 MUXes at root $abc$72409$new_n23930_.
    Found tree with 1 MUXes at root $abc$72409$new_n25634_.
    Found tree with 1 MUXes at root $abc$72409$new_n23929_.
    Found tree with 1 MUXes at root $abc$72409$new_n23928_.
    Found tree with 1 MUXes at root $abc$72409$new_n23927_.
    Found tree with 1 MUXes at root $abc$72409$new_n25709_.
    Found tree with 1 MUXes at root $abc$72409$new_n23926_.
    Found tree with 1 MUXes at root $abc$72409$new_n23925_.
    Found tree with 1 MUXes at root $abc$72409$new_n25704_.
    Found tree with 1 MUXes at root $abc$72409$new_n23923_.
    Found tree with 1 MUXes at root $abc$72409$new_n25700_.
    Found tree with 1 MUXes at root $abc$72409$new_n23922_.
    Found tree with 1 MUXes at root $abc$72409$new_n24047_.
    Found tree with 1 MUXes at root $abc$72409$new_n24057_.
    Found tree with 1 MUXes at root $abc$72409$new_n24059_.
    Found tree with 1 MUXes at root $abc$72409$new_n24060_.
    Found tree with 1 MUXes at root $abc$72409$new_n24061_.
    Found tree with 3 MUXes at root $abc$72409$new_n24062_.
    Found tree with 1 MUXes at root $abc$72409$new_n24079_.
    Found tree with 1 MUXes at root $abc$72409$new_n19834_.
    Found tree with 1 MUXes at root $abc$72409$new_n19839_.
    Found tree with 1 MUXes at root $abc$72409$new_n19844_.
    Found tree with 1 MUXes at root $abc$72409$new_n19856_.
    Found tree with 1 MUXes at root $abc$72409$new_n19868_.
    Found tree with 1 MUXes at root $abc$72409$new_n19877_.
    Found tree with 1 MUXes at root $abc$72409$new_n19882_.
    Found tree with 1 MUXes at root $abc$72409$new_n19889_.
    Found tree with 1 MUXes at root $abc$72409$new_n19894_.
    Found tree with 1 MUXes at root $abc$72409$new_n19903_.
    Found tree with 1 MUXes at root $abc$72409$new_n19908_.
    Found tree with 1 MUXes at root $abc$72409$new_n19931_.
    Found tree with 1 MUXes at root $abc$72409$new_n19936_.
    Found tree with 1 MUXes at root $abc$72409$new_n19943_.
    Found tree with 1 MUXes at root $abc$72409$new_n19948_.
    Found tree with 1 MUXes at root $abc$72409$new_n20028_.
    Found tree with 1 MUXes at root $abc$72409$new_n17128_.
    Found tree with 1 MUXes at root $abc$72409$new_n17140_.
    Found tree with 1 MUXes at root $abc$72409$new_n17148_.
    Found tree with 1 MUXes at root $abc$72409$new_n17152_.
    Found tree with 1 MUXes at root $abc$72409$new_n17158_.
    Found tree with 1 MUXes at root $abc$72409$new_n17164_.
    Found tree with 1 MUXes at root $abc$72409$new_n17169_.
    Found tree with 1 MUXes at root $abc$72409$new_n17180_.
    Found tree with 1 MUXes at root $abc$72409$new_n17185_.
    Found tree with 1 MUXes at root $abc$72409$new_n17189_.
    Found tree with 1 MUXes at root $abc$72409$new_n17193_.
    Found tree with 1 MUXes at root $abc$72409$new_n17198_.
    Found tree with 1 MUXes at root $abc$72409$new_n17203_.
    Found tree with 1 MUXes at root $abc$72409$new_n17214_.
    Found tree with 1 MUXes at root $abc$72409$new_n17219_.
    Found tree with 1 MUXes at root $abc$72409$new_n17223_.
    Found tree with 1 MUXes at root $abc$72409$new_n17227_.
    Found tree with 1 MUXes at root $abc$72409$new_n17230_.
    Found tree with 1 MUXes at root $abc$72409$new_n17235_.
    Found tree with 1 MUXes at root $abc$72409$new_n17242_.
    Found tree with 1 MUXes at root $abc$72409$new_n17247_.
    Found tree with 1 MUXes at root $abc$72409$new_n17251_.
    Found tree with 1 MUXes at root $abc$72409$new_n17255_.
    Found tree with 1 MUXes at root $abc$72409$new_n17258_.
    Found tree with 1 MUXes at root $abc$72409$new_n17263_.
    Found tree with 1 MUXes at root $abc$72409$new_n17270_.
    Found tree with 1 MUXes at root $abc$72409$new_n17274_.
    Found tree with 1 MUXes at root $abc$72409$new_n17281_.
    Found tree with 1 MUXes at root $abc$72409$new_n17284_.
    Found tree with 1 MUXes at root $abc$72409$new_n17289_.
    Found tree with 1 MUXes at root $abc$72409$new_n17296_.
    Found tree with 3 MUXes at root $abc$72409$new_n17301_.
    Found tree with 1 MUXes at root $abc$72409$new_n20304_.
    Found tree with 1 MUXes at root $abc$72409$new_n20306_.
    Found tree with 1 MUXes at root $abc$72409$new_n17305_.
    Found tree with 1 MUXes at root $abc$72409$new_n17313_.
    Found tree with 1 MUXes at root $abc$72409$new_n17317_.
    Found tree with 2 MUXes at root $abc$72409$new_n20328_.
    Found tree with 1 MUXes at root $abc$72409$new_n17324_.
    Found tree with 1 MUXes at root $abc$72409$new_n17326_.
    Found tree with 1 MUXes at root $abc$72409$new_n17328_.
    Found tree with 1 MUXes at root $abc$72409$new_n17331_.
    Found tree with 1 MUXes at root $abc$72409$new_n17336_.
    Found tree with 1 MUXes at root $abc$72409$new_n17338_.
    Found tree with 1 MUXes at root $abc$72409$new_n17340_.
    Found tree with 1 MUXes at root $abc$72409$new_n17347_.
    Found tree with 1 MUXes at root $abc$72409$new_n17349_.
    Found tree with 1 MUXes at root $abc$72409$new_n17351_.
    Found tree with 1 MUXes at root $abc$72409$new_n17358_.
    Found tree with 2 MUXes at root $abc$72409$new_n20365_.
    Found tree with 1 MUXes at root $abc$72409$new_n20368_.
    Found tree with 1 MUXes at root $abc$72409$new_n17367_.
    Found tree with 2 MUXes at root $abc$72409$new_n20371_.
    Found tree with 1 MUXes at root $abc$72409$new_n20377_.
    Found tree with 1 MUXes at root $abc$72409$new_n20380_.
    Found tree with 1 MUXes at root $abc$72409$new_n17376_.
    Found tree with 1 MUXes at root $abc$72409$new_n20384_.
    Found tree with 1 MUXes at root $abc$72409$new_n20388_.
    Found tree with 1 MUXes at root $abc$72409$new_n17382_.
    Found tree with 1 MUXes at root $abc$72409$new_n20392_.
    Found tree with 1 MUXes at root $abc$72409$new_n20397_.
    Found tree with 1 MUXes at root $abc$72409$new_n17390_.
    Found tree with 1 MUXes at root $abc$72409$new_n20401_.
    Found tree with 1 MUXes at root $abc$72409$new_n20406_.
    Found tree with 1 MUXes at root $abc$72409$new_n17398_.
    Found tree with 1 MUXes at root $abc$72409$new_n20416_.
    Found tree with 1 MUXes at root $abc$72409$new_n20429_.
    Found tree with 1 MUXes at root $abc$72409$new_n17406_.
    Found tree with 1 MUXes at root $abc$72409$new_n20439_.
    Found tree with 1 MUXes at root $abc$72409$new_n17411_.
    Found tree with 1 MUXes at root $abc$72409$new_n20444_.
    Found tree with 1 MUXes at root $abc$72409$new_n17414_.
    Found tree with 1 MUXes at root $abc$72409$new_n17419_.
    Found tree with 1 MUXes at root $abc$72409$new_n20455_.
    Found tree with 1 MUXes at root $abc$72409$new_n20459_.
    Found tree with 1 MUXes at root $abc$72409$new_n17426_.
    Found tree with 1 MUXes at root $abc$72409$new_n17432_.
    Found tree with 1 MUXes at root $abc$72409$new_n20483_.
    Found tree with 1 MUXes at root $abc$72409$new_n17437_.
    Found tree with 1 MUXes at root $abc$72409$new_n20487_.
    Found tree with 1 MUXes at root $abc$72409$new_n20494_.
    Found tree with 1 MUXes at root $abc$72409$new_n17450_.
    Found tree with 1 MUXes at root $abc$72409$new_n20507_.
    Found tree with 1 MUXes at root $abc$72409$new_n17455_.
    Found tree with 1 MUXes at root $abc$72409$new_n20513_.
    Found tree with 1 MUXes at root $abc$72409$new_n17460_.
    Found tree with 1 MUXes at root $abc$72409$new_n17465_.
    Found tree with 1 MUXes at root $abc$72409$new_n17470_.
    Found tree with 14 MUXes at root $abc$72409$new_n20601_.
    Found tree with 1 MUXes at root $abc$72409$new_n17476_.
    Found tree with 1 MUXes at root $abc$72409$new_n17479_.
    Found tree with 1 MUXes at root $abc$72409$new_n17480_.
    Found tree with 5 MUXes at root $abc$72409$new_n20627_.
    Found tree with 1 MUXes at root $abc$72409$new_n17487_.
    Found tree with 1 MUXes at root $abc$72409$new_n17495_.
    Found tree with 5 MUXes at root $abc$72409$new_n20636_.
    Found tree with 1 MUXes at root $abc$72409$new_n17500_.
    Found tree with 1 MUXes at root $abc$72409$new_n17502_.
    Found tree with 1 MUXes at root $abc$72409$new_n17507_.
    Found tree with 1 MUXes at root $abc$72409$new_n20650_.
    Found tree with 3 MUXes at root $abc$72409$new_n20654_.
    Found tree with 1 MUXes at root $abc$72409$new_n17515_.
    Found tree with 1 MUXes at root $abc$72409$new_n17522_.
    Found tree with 4 MUXes at root $abc$72409$new_n20663_.
    Found tree with 1 MUXes at root $abc$72409$new_n17524_.
    Found tree with 1 MUXes at root $abc$72409$new_n17529_.
    Found tree with 1 MUXes at root $abc$72409$new_n17535_.
    Found tree with 1 MUXes at root $abc$72409$new_n17540_.
    Found tree with 4 MUXes at root $abc$72409$new_n20690_.
    Found tree with 1 MUXes at root $abc$72409$new_n17547_.
    Found tree with 1 MUXes at root $abc$72409$new_n17549_.
    Found tree with 1 MUXes at root $abc$72409$new_n20700_.
    Found tree with 1 MUXes at root $abc$72409$new_n17554_.
    Found tree with 3 MUXes at root $abc$72409$new_n20704_.
    Found tree with 1 MUXes at root $abc$72409$new_n17560_.
    Found tree with 1 MUXes at root $abc$72409$new_n17565_.
    Found tree with 4 MUXes at root $abc$72409$new_n20713_.
    Found tree with 1 MUXes at root $abc$72409$new_n17571_.
    Found tree with 1 MUXes at root $abc$72409$new_n17573_.
    Found tree with 1 MUXes at root $abc$72409$new_n17575_.
    Found tree with 3 MUXes at root $abc$72409$new_n20730_.
    Found tree with 1 MUXes at root $abc$72409$new_n17580_.
    Found tree with 4 MUXes at root $abc$72409$new_n20739_.
    Found tree with 1 MUXes at root $abc$72409$new_n17586_.
    Found tree with 1 MUXes at root $abc$72409$new_n17591_.
    Found tree with 1 MUXes at root $abc$72409$new_n17597_.
    Found tree with 2 MUXes at root $abc$72409$new_n20751_.
    Found tree with 1 MUXes at root $abc$72409$new_n17602_.
    Found tree with 4 MUXes at root $abc$72409$new_n20760_.
    Found tree with 1 MUXes at root $abc$72409$new_n17610_.
    Found tree with 1 MUXes at root $abc$72409$new_n17614_.
    Found tree with 2 MUXes at root $abc$72409$new_n20772_.
    Found tree with 1 MUXes at root $abc$72409$new_n17619_.
    Found tree with 4 MUXes at root $abc$72409$new_n20781_.
    Found tree with 1 MUXes at root $abc$72409$new_n17623_.
    Found tree with 1 MUXes at root $abc$72409$new_n17640_.
    Found tree with 1 MUXes at root $abc$72409$new_n17647_.
    Found tree with 1 MUXes at root $abc$72409$new_n17663_.
    Found tree with 1 MUXes at root $abc$72409$new_n25742_.
    Found tree with 1 MUXes at root $abc$72409$new_n25737_.
    Found tree with 1 MUXes at root $abc$72409$new_n25733_.
    Found tree with 31 MUXes at root $abc$72409$new_n19160_.
    Found tree with 31 MUXes at root $abc$72409$new_n19192_.
    Found tree with 31 MUXes at root $abc$72409$new_n19224_.
    Found tree with 31 MUXes at root $abc$72409$new_n19256_.
    Found tree with 31 MUXes at root $abc$72409$new_n19288_.
    Found tree with 1 MUXes at root $abc$72409$new_n24018_.
    Found tree with 1 MUXes at root $abc$72409$new_n24025_.
    Found tree with 1 MUXes at root $abc$72409$new_n25502_.
    Found tree with 1 MUXes at root $abc$72409$new_n25643_.
    Found tree with 31 MUXes at root $abc$72409$new_n22968_.
    Found tree with 31 MUXes at root $abc$72409$new_n19320_.
    Found tree with 1 MUXes at root $abc$72409$new_n17445_.
    Found tree with 31 MUXes at root $abc$72409$new_n23005_.
    Found tree with 31 MUXes at root $abc$72409$new_n23042_.
    Found tree with 31 MUXes at root $abc$72409$new_n23079_.
    Found tree with 31 MUXes at root $abc$72409$new_n23116_.
    Found tree with 31 MUXes at root $abc$72409$new_n23153_.
    Found tree with 31 MUXes at root $abc$72409$new_n19352_.
    Found tree with 31 MUXes at root $abc$72409$new_n19384_.
    Found tree with 31 MUXes at root $abc$72409$new_n19416_.
    Found tree with 31 MUXes at root $abc$72409$new_n23190_.
    Found tree with 31 MUXes at root $abc$72409$new_n23227_.
    Found tree with 31 MUXes at root $abc$72409$new_n23264_.
    Found tree with 31 MUXes at root $abc$72409$new_n23301_.
    Found tree with 31 MUXes at root $abc$72409$new_n19448_.
    Found tree with 31 MUXes at root $abc$72409$new_n19480_.
    Found tree with 1 MUXes at root $abc$72409$new_n17655_.
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [0].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [1].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [2].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [3].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [4].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [5].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [6].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [7].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [8].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [9].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [10].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [11].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [12].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [13].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [14].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [15].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [16].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [17].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [18].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [19].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [20].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [21].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [22].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [23].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [24].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [25].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [26].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [27].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [28].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [29].
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$20411.A [30].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$7725.Y.
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [0].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [1].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [2].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [3].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [5].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [6].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [7].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [8].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [9].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [10].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [11].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [12].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [13].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [14].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [15].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [16].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [17].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [18].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [19].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [20].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [21].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [22].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [23].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [24].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [25].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [26].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [27].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [28].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [29].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [30].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [31].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [0].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [1].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [2].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [3].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [4].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [5].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [6].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [7].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14988.Y [1].
    Found tree with 1 MUXes at root $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14988.Y [2].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8566.Y.
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$8609.Y.
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [0].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [1].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [2].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [3].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [4].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [5].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [6].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [7].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [8].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [9].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [10].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [11].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [12].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [13].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [14].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [15].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [16].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [17].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [18].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [19].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [20].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [21].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [22].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [23].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [24].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [25].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [26].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [27].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [28].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [29].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [30].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [31].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14743.Y [0].
    Found tree with 1 MUXes at root $flatten\soc.\simpleuart.\simpleuart.$procmux$14743.Y [1].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [0].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [1].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [2].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [3].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [4].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [5].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [6].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [7].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [8].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [9].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [10].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [11].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [12].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [13].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [14].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [15].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [16].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [17].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [18].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [19].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [20].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [21].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [22].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [23].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [24].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [25].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [26].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [27].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [28].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [29].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [30].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [31].
    Found tree with 2 MUXes at root $abc$72409$new_n25767_.
    Found tree with 2 MUXes at root $abc$72409$new_n25773_.
    Found tree with 2 MUXes at root $abc$72409$new_n25777_.
    Found tree with 7 MUXes at root $abc$72409$new_n26321_.
    Found tree with 1 MUXes at root $abc$72409$new_n25781_.
    Found tree with 1 MUXes at root $abc$72409$new_n25806_.
    Found tree with 2 MUXes at root $abc$72409$new_n26383_.
    Found tree with 2 MUXes at root $abc$72409$new_n26388_.
    Found tree with 2 MUXes at root $abc$72409$new_n26394_.
    Found tree with 2 MUXes at root $abc$72409$new_n26400_.
    Found tree with 2 MUXes at root $abc$72409$new_n26406_.
    Found tree with 2 MUXes at root $abc$72409$new_n25815_.
    Found tree with 2 MUXes at root $abc$72409$new_n25820_.
    Found tree with 1 MUXes at root $abc$72409$new_n25824_.
    Found tree with 2 MUXes at root $abc$72409$new_n26416_.
    Found tree with 2 MUXes at root $abc$72409$new_n26421_.
    Found tree with 2 MUXes at root $abc$72409$new_n26426_.
    Found tree with 2 MUXes at root $abc$72409$new_n26448_.
    Found tree with 1 MUXes at root $abc$72409$new_n25849_.
    Found tree with 2 MUXes at root $abc$72409$new_n25854_.
    Found tree with 2 MUXes at root $abc$72409$new_n25859_.
    Found tree with 1 MUXes at root $abc$72409$new_n25863_.
    Found tree with 1 MUXes at root $abc$72409$new_n25888_.
    Found tree with 2 MUXes at root $abc$72409$new_n25893_.
    Found tree with 2 MUXes at root $abc$72409$new_n25898_.
    Found tree with 1 MUXes at root $abc$72409$new_n25902_.
    Found tree with 2 MUXes at root $abc$72409$new_n26411_.
    Found tree with 1 MUXes at root $abc$72409$new_n26046_.
    Found tree with 1 MUXes at root $abc$72409$new_n26049_.
    Found tree with 1 MUXes at root $abc$72409$new_n26051_.
    Found tree with 1 MUXes at root $abc$72409$new_n26055_.
    Found tree with 1 MUXes at root $abc$72409$new_n26057_.
    Found tree with 1 MUXes at root $abc$72409$new_n26060_.
    Found tree with 1 MUXes at root $abc$72409$new_n26062_.
    Found tree with 1 MUXes at root $abc$72409$new_n26067_.
    Found tree with 1 MUXes at root $abc$72409$new_n26069_.
    Found tree with 1 MUXes at root $abc$72409$new_n26072_.
    Found tree with 1 MUXes at root $abc$72409$new_n26074_.
    Found tree with 1 MUXes at root $abc$72409$new_n26078_.
    Found tree with 1 MUXes at root $abc$72409$new_n26080_.
    Found tree with 1 MUXes at root $abc$72409$new_n26083_.
    Found tree with 1 MUXes at root $abc$72409$new_n26085_.
    Found tree with 1 MUXes at root $abc$72409$new_n26091_.
    Found tree with 1 MUXes at root $abc$72409$new_n26093_.
    Found tree with 1 MUXes at root $abc$72409$new_n26096_.
    Found tree with 1 MUXes at root $abc$72409$new_n26098_.
    Found tree with 1 MUXes at root $abc$72409$new_n26102_.
    Found tree with 1 MUXes at root $abc$72409$new_n26104_.
    Found tree with 1 MUXes at root $abc$72409$new_n26107_.
    Found tree with 1 MUXes at root $abc$72409$new_n26109_.
    Found tree with 1 MUXes at root $abc$72409$new_n26114_.
    Found tree with 1 MUXes at root $abc$72409$new_n26116_.
    Found tree with 1 MUXes at root $abc$72409$new_n26119_.
    Found tree with 1 MUXes at root $abc$72409$new_n26121_.
    Found tree with 1 MUXes at root $abc$72409$new_n26125_.
    Found tree with 1 MUXes at root $abc$72409$new_n26127_.
    Found tree with 1 MUXes at root $abc$72409$new_n26130_.
    Found tree with 7 MUXes at root $abc$72409$new_n26143_.
    Found tree with 1 MUXes at root $abc$72409$new_n26132_.
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$10150.Y [0].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$10150.Y [1].
    Found tree with 1 MUXes at root $flatten\soc.\cpu.\picorv32_core.$procmux$10208.Y.
    Found tree with 42 MUXes at root \soc.mprj_ctrl.mprj_ctrl.iomem_rdata_pre [0].
    Found tree with 1 MUXes at root \soc.counter_timer_1.counter_timer_high_inst.loc_enable.
    Found tree with 1 MUXes at root \soc.counter_timer_0.counter_timer_low_inst.loc_enable.
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [0].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [1].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [2].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [3].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [4].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [5].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [6].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [7].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [8].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [9].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [10].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [11].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [12].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [13].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [14].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [15].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [16].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [17].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [18].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [19].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [20].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [21].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [22].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [23].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [24].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [25].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [26].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [27].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [28].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [29].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [30].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.cpuregs.wdata [31].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [0].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [1].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [2].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [3].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [4].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [5].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [6].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [7].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [8].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [9].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [10].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [11].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [12].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [13].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [14].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [15].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [16].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [17].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [18].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [19].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [20].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [21].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [22].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [23].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [24].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [25].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [26].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [27].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [28].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [29].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [30].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.alu_out [31].
    Found tree with 3 MUXes at root \soc.cpu.picorv32_core.mem_rdata_latched [0].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [8].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [9].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [10].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [11].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [12].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [13].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [14].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [15].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [16].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [17].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [18].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [19].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [20].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [21].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [22].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [23].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [24].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [25].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [26].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [27].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [28].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [29].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [30].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_wdata [31].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [2].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [3].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [4].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [5].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [6].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [7].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [8].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [9].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [10].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [11].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [12].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [13].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [14].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [15].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [16].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [17].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [18].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [19].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [20].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [21].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [22].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [23].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [24].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [25].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [26].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [27].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [28].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [29].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [30].
    Found tree with 1 MUXes at root \soc.cpu.picorv32_core.mem_la_addr [31].
    Found tree with 2 MUXes at root \housekeeping.SDI.
    Found tree with 1 MUXes at root $abc$72409$new_n16224_.
    Found tree with 1 MUXes at root $abc$72409$new_n16222_.
    Found tree with 1 MUXes at root $abc$72409$new_n16218_.
    Found tree with 1 MUXes at root $abc$72409$new_n16216_.
    Found tree with 1 MUXes at root $abc$72409$new_n16206_.
    Found tree with 1 MUXes at root $abc$72409$new_n16198_.
    Found tree with 2 MUXes at root $abc$72409$new_n16142_.
    Found tree with 2 MUXes at root $abc$72409$new_n16137_.
    Found tree with 1 MUXes at root $abc$72409$new_n16100_.
    Found tree with 3 MUXes at root $abc$72409$new_n15968_.
    Found tree with 1 MUXes at root $abc$72409$new_n15955_.
    Found tree with 3 MUXes at root $abc$72409$new_n15951_.
    Found tree with 1 MUXes at root $abc$72409$new_n15935_.
    Found tree with 3 MUXes at root $abc$72409$new_n15931_.
    Found tree with 1 MUXes at root $abc$72409$new_n15918_.
    Found tree with 3 MUXes at root $abc$72409$new_n15914_.
    Found tree with 1 MUXes at root $abc$72409$new_n15895_.
    Found tree with 3 MUXes at root $abc$72409$new_n15891_.
    Found tree with 1 MUXes at root $abc$72409$new_n15878_.
    Found tree with 3 MUXes at root $abc$72409$new_n15874_.
    Found tree with 1 MUXes at root $abc$72409$new_n15858_.
    Found tree with 3 MUXes at root $abc$72409$new_n15854_.
    Found tree with 1 MUXes at root $abc$72409$new_n15841_.
    Found tree with 3 MUXes at root $abc$72409$new_n15837_.
    Found tree with 1 MUXes at root $abc$72409$new_n15815_.
    Found tree with 3 MUXes at root $abc$72409$new_n15811_.
    Found tree with 1 MUXes at root $abc$72409$new_n15798_.
    Found tree with 3 MUXes at root $abc$72409$new_n15794_.
    Found tree with 1 MUXes at root $abc$72409$new_n15780_.
    Found tree with 3 MUXes at root $abc$72409$new_n15776_.
    Found tree with 1 MUXes at root $abc$72409$new_n15763_.
    Found tree with 3 MUXes at root $abc$72409$new_n15759_.
    Found tree with 1 MUXes at root $abc$72409$new_n15748_.
    Found tree with 3 MUXes at root $abc$72409$new_n15744_.
    Found tree with 1 MUXes at root $abc$72409$new_n15731_.
    Found tree with 3 MUXes at root $abc$72409$new_n15727_.
    Found tree with 1 MUXes at root $abc$72409$new_n15716_.
    Found tree with 3 MUXes at root $abc$72409$new_n15712_.
    Found tree with 1 MUXes at root $abc$72409$new_n15702_.
    Found tree with 3 MUXes at root $abc$72409$new_n15698_.
    Found tree with 1 MUXes at root $abc$72409$new_n15690_.
    Found tree with 3 MUXes at root $abc$72409$new_n15685_.
    Found tree with 1 MUXes at root $abc$72409$new_n15672_.
    Found tree with 3 MUXes at root $abc$72409$new_n15668_.
    Found tree with 1 MUXes at root $abc$72409$new_n15654_.
    Found tree with 3 MUXes at root $abc$72409$new_n15650_.
    Found tree with 1 MUXes at root $abc$72409$new_n15637_.
    Found tree with 3 MUXes at root $abc$72409$new_n15633_.
    Found tree with 1 MUXes at root $abc$72409$new_n15620_.
    Found tree with 3 MUXes at root $abc$72409$new_n15616_.
    Found tree with 1 MUXes at root $abc$72409$new_n15603_.
    Found tree with 3 MUXes at root $abc$72409$new_n15599_.
    Found tree with 1 MUXes at root $abc$72409$new_n15585_.
    Found tree with 3 MUXes at root $abc$72409$new_n15581_.
    Found tree with 1 MUXes at root $abc$72409$new_n15568_.
    Found tree with 3 MUXes at root $abc$72409$new_n15564_.
    Found tree with 1 MUXes at root $abc$72409$new_n15554_.
    Found tree with 3 MUXes at root $abc$72409$new_n15550_.
    Found tree with 1 MUXes at root $abc$72409$new_n15537_.
    Found tree with 3 MUXes at root $abc$72409$new_n15533_.
    Found tree with 1 MUXes at root $abc$72409$new_n15517_.
    Found tree with 3 MUXes at root $abc$72409$new_n15513_.
    Found tree with 1 MUXes at root $abc$72409$new_n15500_.
    Found tree with 3 MUXes at root $abc$72409$new_n15496_.
    Found tree with 1 MUXes at root $abc$72409$new_n15477_.
    Found tree with 3 MUXes at root $abc$72409$new_n15473_.
    Found tree with 1 MUXes at root $abc$72409$new_n15460_.
    Found tree with 3 MUXes at root $abc$72409$new_n15456_.
    Found tree with 1 MUXes at root $abc$72409$new_n15440_.
    Found tree with 3 MUXes at root $abc$72409$new_n15436_.
    Found tree with 1 MUXes at root $abc$72409$new_n15423_.
    Found tree with 3 MUXes at root $abc$72409$new_n15419_.
    Found tree with 1 MUXes at root $abc$72409$new_n15274_.
    Found tree with 2 MUXes at root $abc$72409$new_n15265_.
    Found tree with 1 MUXes at root $abc$72409$new_n15262_.
    Found tree with 1 MUXes at root $abc$72409$new_n15251_.
    Found tree with 2 MUXes at root $abc$72409$new_n15247_.
    Found tree with 1 MUXes at root $abc$72409$new_n15244_.
    Found tree with 1 MUXes at root $abc$72409$new_n15230_.
    Found tree with 2 MUXes at root $abc$72409$new_n15226_.
    Found tree with 1 MUXes at root $abc$72409$new_n15223_.
    Found tree with 1 MUXes at root $abc$72409$new_n15212_.
    Found tree with 2 MUXes at root $abc$72409$new_n15208_.
    Found tree with 1 MUXes at root $abc$72409$new_n15205_.
    Found tree with 1 MUXes at root $abc$72409$new_n15188_.
    Found tree with 2 MUXes at root $abc$72409$new_n15184_.
    Found tree with 1 MUXes at root $abc$72409$new_n15181_.
    Found tree with 1 MUXes at root $abc$72409$new_n15170_.
    Found tree with 2 MUXes at root $abc$72409$new_n15166_.
    Found tree with 1 MUXes at root $abc$72409$new_n15163_.
    Found tree with 1 MUXes at root $abc$72409$new_n15149_.
    Found tree with 2 MUXes at root $abc$72409$new_n15145_.
    Found tree with 1 MUXes at root $abc$72409$new_n15142_.
    Found tree with 1 MUXes at root $abc$72409$new_n15131_.
    Found tree with 2 MUXes at root $abc$72409$new_n15127_.
    Found tree with 1 MUXes at root $abc$72409$new_n15124_.
    Found tree with 1 MUXes at root $abc$72409$new_n15104_.
    Found tree with 2 MUXes at root $abc$72409$new_n15100_.
    Found tree with 1 MUXes at root $abc$72409$new_n15097_.
    Found tree with 1 MUXes at root $abc$72409$new_n15086_.
    Found tree with 2 MUXes at root $abc$72409$new_n15082_.
    Found tree with 1 MUXes at root $abc$72409$new_n15079_.
    Found tree with 1 MUXes at root $abc$72409$new_n15065_.
    Found tree with 2 MUXes at root $abc$72409$new_n15061_.
    Found tree with 1 MUXes at root $abc$72409$new_n15058_.
    Found tree with 1 MUXes at root $abc$72409$new_n15047_.
    Found tree with 2 MUXes at root $abc$72409$new_n15043_.
    Found tree with 1 MUXes at root $abc$72409$new_n15040_.
    Found tree with 1 MUXes at root $abc$72409$new_n15023_.
    Found tree with 2 MUXes at root $abc$72409$new_n15019_.
    Found tree with 1 MUXes at root $abc$72409$new_n15016_.
    Found tree with 1 MUXes at root $abc$72409$new_n15005_.
    Found tree with 2 MUXes at root $abc$72409$new_n15001_.
    Found tree with 1 MUXes at root $abc$72409$new_n14998_.
    Found tree with 1 MUXes at root $abc$72409$new_n14984_.
    Found tree with 2 MUXes at root $abc$72409$new_n14980_.
    Found tree with 1 MUXes at root $abc$72409$new_n14977_.
    Found tree with 1 MUXes at root $abc$72409$new_n14966_.
    Found tree with 2 MUXes at root $abc$72409$new_n14962_.
    Found tree with 1 MUXes at root $abc$72409$new_n14959_.
    Found tree with 1 MUXes at root $abc$72409$new_n14939_.
    Found tree with 2 MUXes at root $abc$72409$new_n14935_.
    Found tree with 1 MUXes at root $abc$72409$new_n14932_.
    Found tree with 1 MUXes at root $abc$72409$new_n14921_.
    Found tree with 2 MUXes at root $abc$72409$new_n14917_.
    Found tree with 1 MUXes at root $abc$72409$new_n14914_.
    Found tree with 1 MUXes at root $abc$72409$new_n14902_.
    Found tree with 2 MUXes at root $abc$72409$new_n14898_.
    Found tree with 1 MUXes at root $abc$72409$new_n14895_.
    Found tree with 1 MUXes at root $abc$72409$new_n14884_.
    Found tree with 2 MUXes at root $abc$72409$new_n14880_.
    Found tree with 1 MUXes at root $abc$72409$new_n14877_.
    Found tree with 1 MUXes at root $abc$72409$new_n14868_.
    Found tree with 2 MUXes at root $abc$72409$new_n14864_.
    Found tree with 1 MUXes at root $abc$72409$new_n14861_.
    Found tree with 1 MUXes at root $abc$72409$new_n14850_.
    Found tree with 2 MUXes at root $abc$72409$new_n14846_.
    Found tree with 1 MUXes at root $abc$72409$new_n14843_.
    Found tree with 1 MUXes at root $abc$72409$new_n14834_.
    Found tree with 2 MUXes at root $abc$72409$new_n14830_.
    Found tree with 1 MUXes at root $abc$72409$new_n14827_.
    Found tree with 1 MUXes at root $abc$72409$new_n14818_.
    Found tree with 2 MUXes at root $abc$72409$new_n14814_.
    Found tree with 1 MUXes at root $abc$72409$new_n14805_.
    Found tree with 2 MUXes at root $abc$72409$new_n14800_.
    Found tree with 1 MUXes at root $abc$72409$new_n14797_.
    Found tree with 1 MUXes at root $abc$72409$new_n14786_.
    Found tree with 2 MUXes at root $abc$72409$new_n14782_.
    Found tree with 1 MUXes at root $abc$72409$new_n14779_.
    Found tree with 1 MUXes at root $abc$72409$new_n14765_.
    Found tree with 2 MUXes at root $abc$72409$new_n14761_.
    Found tree with 1 MUXes at root $abc$72409$new_n14758_.
    Found tree with 1 MUXes at root $abc$72409$new_n14747_.
    Found tree with 2 MUXes at root $abc$72409$new_n14743_.
    Found tree with 1 MUXes at root $abc$72409$new_n14740_.
    Found tree with 1 MUXes at root $abc$72409$new_n14723_.
    Found tree with 2 MUXes at root $abc$72409$new_n14719_.
    Found tree with 1 MUXes at root $abc$72409$new_n14716_.
    Found tree with 1 MUXes at root $abc$72409$new_n14705_.
    Found tree with 2 MUXes at root $abc$72409$new_n14701_.
    Found tree with 1 MUXes at root $abc$72409$new_n14698_.
    Found tree with 1 MUXes at root $abc$72409$new_n14684_.
    Found tree with 2 MUXes at root $abc$72409$new_n14680_.
    Found tree with 1 MUXes at root $abc$72409$new_n14677_.
    Found tree with 1 MUXes at root $abc$72409$new_n14666_.
    Found tree with 2 MUXes at root $abc$72409$new_n14662_.
    Found tree with 1 MUXes at root $abc$72409$new_n14658_.
    Found tree with 1 MUXes at root $abc$72409$new_n14600_.
    Found tree with 1 MUXes at root $abc$72409$new_n12947_.
    Found tree with 1 MUXes at root $abc$72409$new_n12024_.
    Found tree with 1 MUXes at root $abc$72409$new_n11842_.
    Found tree with 38 MUXes at root $abc$72409$new_n11722_.
    Found tree with 38 MUXes at root $abc$72409$new_n11641_.
    Found tree with 38 MUXes at root $abc$72409$new_n11560_.
    Found tree with 38 MUXes at root $abc$72409$new_n11479_.
    Found tree with 38 MUXes at root $abc$72409$new_n11398_.
    Found tree with 38 MUXes at root $abc$72409$new_n11317_.
    Found tree with 38 MUXes at root $abc$72409$new_n11236_.
    Found tree with 39 MUXes at root $abc$72409$new_n11155_.
    Found tree with 39 MUXes at root $abc$72409$new_n11073_.
    Found tree with 1 MUXes at root $abc$72409$new_n10993_.
    Found tree with 39 MUXes at root $abc$72409$new_n10991_.
    Found tree with 41 MUXes at root $abc$72409$new_n10911_.
    Found tree with 41 MUXes at root $abc$72409$new_n10827_.
    Found tree with 1 MUXes at root $abc$72409$new_n10678_.
    Found tree with 1 MUXes at root $abc$72409$new_n10669_.
    Found tree with 1 MUXes at root $abc$72409$new_n10665_.
    Found tree with 2 MUXes at root $abc$72409$new_n10651_.
    Found tree with 1 MUXes at root $abc$72409$new_n10644_.
    Found tree with 1 MUXes at root $abc$72409$new_n10635_.
    Found tree with 1 MUXes at root $abc$72409$new_n10626_.
    Found tree with 1 MUXes at root $abc$72409$new_n10622_.
    Found tree with 2 MUXes at root $abc$72409$new_n10603_.
    Found tree with 2 MUXes at root $abc$72409$new_n10592_.
    Found tree with 1 MUXes at root $abc$72409$new_n10569_.
    Found tree with 1 MUXes at root $abc$72409$new_n10565_.
    Found tree with 1 MUXes at root $abc$72409$new_n10545_.
    Found tree with 2 MUXes at root $abc$72409$new_n10538_.
    Found tree with 1 MUXes at root $abc$72409$new_n10532_.
    Found tree with 3 MUXes at root $abc$72409$new_n10516_.
    Found tree with 1 MUXes at root $abc$72409$new_n10513_.
    Found tree with 2 MUXes at root $abc$72409$new_n10494_.
    Found tree with 2 MUXes at root $abc$72409$new_n10483_.
    Found tree with 1 MUXes at root $abc$72409$new_n10477_.
    Found tree with 2 MUXes at root $abc$72409$new_n10446_.
    Found tree with 1 MUXes at root $abc$72409$new_n10435_.
    Found tree with 2 MUXes at root $abc$72409$new_n10425_.
    Found tree with 3 MUXes at root $abc$72409$new_n10414_.
    Found tree with 3 MUXes at root $abc$72409$new_n10409_.
    Found tree with 1 MUXes at root $abc$72409$new_n10406_.
    Found tree with 1 MUXes at root $abc$72409$new_n10403_.
    Found tree with 3 MUXes at root $abc$72409$new_n10399_.
    Found tree with 1 MUXes at root $abc$72409$new_n10396_.
    Found tree with 1 MUXes at root $abc$72409$new_n10393_.
    Found tree with 1 MUXes at root $abc$72409$new_n10387_.
    Found tree with 1 MUXes at root $abc$72409$new_n10383_.
    Found tree with 1 MUXes at root $abc$72409$new_n10378_.
    Found tree with 1 MUXes at root $abc$72409$new_n10375_.
    Found tree with 1 MUXes at root $abc$72409$new_n10293_.
    Found tree with 3 MUXes at root $abc$72409$new_n10288_.
    Found tree with 3 MUXes at root $abc$72409$new_n10284_.
    Found tree with 1 MUXes at root $abc$72409$new_n10267_.
    Found tree with 3 MUXes at root $abc$72409$new_n10258_.
    Found tree with 3 MUXes at root $abc$72409$new_n10253_.
    Found tree with 1 MUXes at root $abc$72409$new_n10249_.
    Found tree with 2 MUXes at root $abc$72409$new_n10248_.
    Found tree with 1 MUXes at root $abc$72409$new_n10244_.
    Found tree with 1 MUXes at root $abc$72409$new_n10229_.
    Found tree with 1 MUXes at root $abc$72409$new_n10228_.
    Found tree with 1 MUXes at root $abc$72409$new_n10212_.
    Found tree with 1 MUXes at root $abc$72409$new_n10210_.
    Found tree with 1 MUXes at root $abc$72409$new_n10209_.
    Found tree with 1 MUXes at root $abc$72409$new_n10205_.
    Found tree with 1 MUXes at root $abc$72409$new_n10204_.
    Found tree with 1 MUXes at root $abc$72409$new_n10202_.
    Found tree with 1 MUXes at root $abc$72409$new_n10199_.
    Found tree with 1 MUXes at root $abc$72409$new_n10198_.
    Found tree with 1 MUXes at root $abc$72409$new_n10195_.
    Found tree with 1 MUXes at root $abc$72409$new_n10190_.
    Found tree with 1 MUXes at root $abc$72409$new_n10189_.
    Found tree with 1 MUXes at root $abc$72409$new_n10188_.
    Found tree with 1 MUXes at root $abc$72409$new_n10185_.
    Found tree with 1 MUXes at root $abc$72409$new_n10181_.
    Found tree with 1 MUXes at root $abc$72409$new_n10180_.
    Found tree with 1 MUXes at root $abc$72409$new_n10177_.
    Found tree with 1 MUXes at root $abc$72409$new_n10174_.
    Found tree with 1 MUXes at root $abc$72409$new_n10173_.
    Found tree with 1 MUXes at root $abc$72409$new_n10170_.
    Found tree with 1 MUXes at root $abc$72409$new_n9632_.
    Found tree with 1 MUXes at root $abc$72409$new_n9610_.
    Found tree with 1 MUXes at root $abc$72409$new_n9586_.
    Found tree with 3 MUXes at root $abc$72409$new_n9437_.
    Found tree with 1 MUXes at root $abc$72409$new_n9434_.
    Found tree with 1 MUXes at root $abc$72409$new_n9431_.
    Found tree with 1 MUXes at root $abc$72409$new_n9420_.
    Found tree with 1 MUXes at root $abc$72409$new_n9171_.
    Found tree with 1 MUXes at root $abc$72409$new_n9159_.
    Found tree with 1 MUXes at root $abc$72409$new_n9156_.
    Found tree with 1 MUXes at root $abc$72409$new_n9145_.
    Found tree with 1 MUXes at root $abc$72409$new_n9101_.
    Found tree with 1 MUXes at root $abc$72409$new_n9097_.
    Found tree with 1 MUXes at root $abc$72409$new_n9049_.
    Found tree with 1 MUXes at root $abc$72409$new_n8975_.
    Found tree with 1 MUXes at root $abc$72409$new_n8765_.
    Found tree with 1 MUXes at root $abc$72409$new_n8712_.
    Found tree with 1 MUXes at root $abc$72409$new_n8397_.
    Found tree with 1 MUXes at root $abc$72409$new_n8396_.
    Found tree with 1 MUXes at root $abc$72409$new_n8394_.
    Found tree with 1 MUXes at root $abc$72409$new_n8393_.
    Found tree with 1 MUXes at root $abc$72409$new_n8390_.
    Found tree with 1 MUXes at root $abc$72409$new_n8389_.
    Found tree with 1 MUXes at root $abc$72409$new_n8386_.
    Found tree with 1 MUXes at root $abc$72409$new_n8385_.
    Found tree with 1 MUXes at root $abc$72409$new_n8084_.
    Found tree with 1 MUXes at root $abc$72409$new_n7613_.
    Found tree with 1 MUXes at root $abc$72409$new_n6908_.
    Found tree with 1 MUXes at root $abc$72409$new_n6889_.
    Found tree with 1 MUXes at root $abc$72409$new_n6881_.
    Found tree with 1 MUXes at root $abc$72409$new_n6657_.
    Found tree with 1 MUXes at root $abc$72409$new_n6653_.
    Found tree with 1 MUXes at root $abc$72409$new_n6648_.
    Found tree with 1 MUXes at root $abc$72409$new_n6645_.
    Found tree with 1 MUXes at root $abc$72409$new_n6641_.
    Found tree with 1 MUXes at root $abc$72409$new_n6638_.
    Found tree with 1 MUXes at root $abc$72409$new_n6630_.
    Found tree with 1 MUXes at root $abc$72409$new_n6629_.
    Found tree with 1 MUXes at root $abc$72409$new_n6609_.
    Found tree with 1 MUXes at root $abc$72409$new_n6606_.
    Found tree with 1 MUXes at root $abc$72409$new_n6602_.
    Found tree with 3 MUXes at root $abc$72409$new_n6311_.
    Found tree with 1 MUXes at root $abc$72409$new_n6307_.
    Found tree with 1 MUXes at root $abc$72409$new_n6305_.
    Found tree with 3 MUXes at root $abc$72409$new_n6301_.
    Found tree with 1 MUXes at root $abc$72409$new_n6297_.
    Found tree with 1 MUXes at root $abc$72409$new_n6295_.
    Found tree with 3 MUXes at root $abc$72409$new_n6292_.
    Found tree with 1 MUXes at root $abc$72409$new_n6289_.
    Found tree with 1 MUXes at root $abc$72409$new_n6285_.
    Found tree with 1 MUXes at root $abc$72409$new_n6263_.
    Found tree with 1 MUXes at root $abc$72409$new_n6260_.
    Found tree with 3 MUXes at root $abc$72409$new_n6255_.
    Found tree with 1 MUXes at root $abc$72409$new_n6252_.
    Found tree with 1 MUXes at root $abc$72409$new_n6248_.
    Found tree with 3 MUXes at root $abc$72409$new_n6241_.
    Found tree with 1 MUXes at root $abc$72409$new_n6237_.
    Found tree with 1 MUXes at root $abc$72409$new_n6235_.
    Found tree with 1 MUXes at root $abc$72409$new_n6230_.
    Found tree with 1 MUXes at root $abc$72409$new_n6229_.
    Found tree with 1 MUXes at root $abc$72409$new_n6206_.
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$0\sdoenb[0:0].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$0\fixed[2:0][2].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$0\fixed[2:0][1].
    Found tree with 1 MUXes at root $abc$72409$flatten\housekeeping.\U1.$0\fixed[2:0][0].
    Found tree with 1 MUXes at root $abc$72409$auto$opt_expr.cc:205:group_cell_inputs$20606[21].
    Found tree with 1 MUXes at root $abc$72409$auto$opt_expr.cc:205:group_cell_inputs$20606[20].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\decoder_trigger[0:0].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[31].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[30].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[29].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[28].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[27].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[26].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[25].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[24].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[23].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[22].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[21].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[20].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[19].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[18].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[17].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[16].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[15].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[14].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[13].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[12].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[11].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[10].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[9].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[8].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[7].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[6].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[5].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[4].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[3].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[2].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[1].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[0].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[31].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[30].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[29].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[28].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[27].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[26].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[25].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[24].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[23].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[22].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[21].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[20].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[19].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[18].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[17].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[16].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[15].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[14].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[13].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[12].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[11].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[10].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[9].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[8].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[7].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[6].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[5].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[4].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[3].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[2].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[1].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[0].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[31].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[30].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[29].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[28].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[27].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[26].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[25].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[24].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[23].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[22].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[21].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[20].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[19].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[18].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[17].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[16].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[15].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[14].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[13].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[12].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[11].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[10].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[9].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[8].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[7].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[6].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[5].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[4].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[3].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[2].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9405_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9409_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9413_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9417_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9417_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9417_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9421_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9425_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9425_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y[11].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9433_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9437_Y.
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9511_Y.
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9547_Y.
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9557_Y.
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9572_Y.
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9592_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[0].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9834_Y.
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9846_Y.
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9866_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[0].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][31].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][7].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][24].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][23].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][22].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][21].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][20].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][19].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][18].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][17].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][16].
    Found tree with 4 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][15].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][14].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][13].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][12].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][11].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][10].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][9].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][8].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][30].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][29].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][28].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][27].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][26].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][25].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[62].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[61].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[60].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[59].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[58].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[57].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[56].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[55].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[54].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[53].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[52].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[51].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[50].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[49].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[48].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[47].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[46].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[45].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[44].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[43].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[42].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[41].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[40].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[39].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[38].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[37].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[36].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[35].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[34].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[33].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[32].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[31].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[30].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[29].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[28].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[27].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[26].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[25].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[24].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[23].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[22].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[21].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[20].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[19].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[18].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[17].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[16].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[15].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[14].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[13].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[12].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[11].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[10].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[9].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[8].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[7].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[6].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[5].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[4].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[3].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[2].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[1].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20189[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[63].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[62].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[61].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[60].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[59].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[58].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[57].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[56].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[55].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[54].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[53].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[52].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[51].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[50].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[49].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[48].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[47].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[46].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[45].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[44].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[43].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[42].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[41].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[40].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[39].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[38].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[37].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[36].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[35].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[34].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[33].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[32].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[31].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[30].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[29].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[28].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[27].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[26].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[25].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[24].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[23].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[22].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[21].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[20].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[19].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[18].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[17].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[16].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[15].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[14].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[13].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[12].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[11].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[10].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[9].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[8].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15574_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15558_Y[5].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[31].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[30].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[29].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[28].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[27].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[26].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[25].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[24].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[23].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[22].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[21].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[20].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[19].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[18].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[17].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[16].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[15].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[14].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[13].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[12].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[11].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[10].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[9].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[8].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[7].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[6].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[5].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[4].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[3].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[2].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[1].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20192[0].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[31].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[30].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[29].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[28].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[27].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[26].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[25].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[24].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[23].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[22].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[21].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[20].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[19].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[18].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[17].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[16].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[15].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[14].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[13].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[12].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[11].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[10].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[9].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[8].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[7].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[6].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[5].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[4].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[3].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[2].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[0].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[61].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[60].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[59].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[58].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[57].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[56].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[55].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[54].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[53].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[52].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[51].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[50].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[49].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[48].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[47].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[46].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[45].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[44].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[43].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[42].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[41].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[40].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[39].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[38].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[37].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[36].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[35].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[34].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[33].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[32].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[31].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][31].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][30].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][29].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][28].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][27].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][26].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][25].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][24].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][23].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][22].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][21].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][20].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][19].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][18].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][17].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][16].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][15].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][14].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][13].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][12].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][11].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][10].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][9].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][8].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][7].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][6].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][5].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][4].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][3].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][2].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$shl$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1152_Y[62].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[23].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[22].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[21].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[20].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[19].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[18].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[17].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[16].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[15].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[14].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[13].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[12].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[11].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[10].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[9].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[8].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[7].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[6].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[5].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[4].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[3].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20235[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.$procmux$15262_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.$procmux$15281_Y.
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[7].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[6].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[5].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[4].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[3].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[0].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20233[7].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20233[6].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20233[5].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20233[4].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20233[3].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20233[2].
    Found tree with 1 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20233[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simpleuart.\simpleuart.$procmux$14715_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][7].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][6].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][5].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][4].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][3].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][2].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][0].
    Found tree with 3 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\isdo[0:0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\icsb[0:0].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][31].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][30].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][29].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][28].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][27].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][26].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][25].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][24].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][7].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][6].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][5].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][4].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][3].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][2].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][1].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][0].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][15].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][14].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][13].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][12].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][11].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][10].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][9].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][8].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][23].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][22].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][21].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][20].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][19].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][18].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][17].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][16].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][31].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][30].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][29].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][28].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][27].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][26].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][25].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][24].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][23].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][22].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][21].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][20].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][19].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][18].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][17].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][16].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][7].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][6].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][5].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][4].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][3].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][2].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][1].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][0].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][15].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][14].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][13].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][12].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][11].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][10].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][9].
    Found tree with 6 MUXes at root $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][8].
    Found tree with 3 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20195[0].
    Found tree with 2 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20242[1].
    Found tree with 3 MUXes at root $abc$72409$auto$wreduce.cc:454:run$20242[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[7].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[6].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[5].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[4].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[3].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[2].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[0].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[31].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[30].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[29].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[28].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[27].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[26].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[25].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[24].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[23].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[22].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[21].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[20].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[19].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[18].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[17].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[16].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[15].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[14].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[13].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[12].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[11].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[10].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[9].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[8].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[7].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[6].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[5].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[4].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[3].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[2].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[1].
    Found tree with 11 MUXes at root $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[0].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[12].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[11].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[10].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[9].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[8].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[7].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[6].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[5].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[4].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[3].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[2].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[1].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[12].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[11].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[10].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[9].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[8].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[7].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[6].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[5].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[4].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[3].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[2].
    Found tree with 2 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$0\xfer_state[1:0][1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\soc_mem.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:63$2232_Y.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\wb_bridge.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:74$4567_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\wb_bridge.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:74$4567_Y[0].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20563.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[1].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20559.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9401_Y.
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20565.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[2].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20551.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[0].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20567.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[3].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20557.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[3].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20569.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[4].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20555.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[2].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20553.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[1].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter2[2:0][2].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter2[2:0][1].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter2[2:0][0].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter[2:0][2].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter[2:0][1].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter[2:0][0].
    Found tree with 1 MUXes at root $abc$72409$flatten\clocking.\divider.\even_0.$procmux$16017_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\clocking.\divider.\even_0.$procmux$16017_Y[0].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter2[2:0][2].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter2[2:0][1].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter2[2:0][0].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter[2:0][2].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter[2:0][1].
    Found tree with 2 MUXes at root $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter[2:0][0].
    Found tree with 1 MUXes at root $abc$72409$flatten\clocking.\divider2.\even_0.$procmux$16017_Y[1].
    Found tree with 1 MUXes at root $abc$72409$flatten\clocking.\divider2.\even_0.$procmux$16017_Y[0].
    Found tree with 1 MUXes at root $abc$72409$auto$rtlil.cc:2218:Mux$20561.
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[0].
    Found tree with 1 MUXes at root $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10476_Y.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19605.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19658.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19777.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19896.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19903.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19910.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19917.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$20105.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$20139.
    Found tree with 1 MUXes at root $abc$72409$auto$opt_dff.cc:217:make_patterns_logic$17939.
    Finished treeification: Found 2265 trees.
  Covering trees:
    Replaced tree at $abc$72409$new_n20917_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17768_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20914_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20912_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17695_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20993_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20990_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20902_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20988_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20899_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20978_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20974_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17746_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20882_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20879_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20876_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20864_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20954_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20951_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20949_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17724_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20939_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20935_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17712_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21012_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21016_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \core_clk: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \user_clk: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \gpio_out_pad: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \flash_csb: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \flash_clk: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \flash_io0_do: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \flash_io1_do: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \sdo_out: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \mgmt_out_data [36]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \mgmt_out_data [37]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18431_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21395_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21771_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18417_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21392_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18416_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21767_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21390_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21386_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21382_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18095_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18094_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21748_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18394_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18393_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21743_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21363_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21360_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21739_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21358_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21354_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19851_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18080_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21350_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19863_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18079_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18379_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18378_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21710_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19915_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19920_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18061_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18060_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21705_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21324_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18360_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18359_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21701_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21321_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21319_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19957_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19962_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19969_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19974_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19985_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19990_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19997_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20002_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20011_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20016_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20023_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21315_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20032_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20041_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20044_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20046_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20048_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20056_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18045_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21311_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18044_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18345_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18344_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21682_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21677_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21673_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21292_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21289_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21287_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18022_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21283_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18021_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21279_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21650_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18318_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21645_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18317_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18007_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18006_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21641_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18303_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21256_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18302_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21253_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21251_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17988_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17987_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21247_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21622_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21243_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21617_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21613_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18284_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17972_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18283_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17971_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21224_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21221_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21219_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18269_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18268_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21215_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21587_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17953_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17952_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21211_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21582_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21578_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17937_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17936_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18246_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18245_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21185_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21559_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21180_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21554_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21178_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18230_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21174_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18229_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21550_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21170_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17919_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17918_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20410_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20420_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20425_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20435_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20448_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21151_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21527_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21148_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21522_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17904_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21146_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17903_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20464_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20468_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18211_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18210_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20474_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21518_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20478_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21137_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20498_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20503_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21133_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17893_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17892_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18195_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18194_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21499_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21494_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17865_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21490_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17862_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21110_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21107_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21105_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17852_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21096_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18168_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17846_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21092_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20677_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18167_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17842_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21461_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21456_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17836_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21452_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20681_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18153_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18152_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21073_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21070_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21068_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17817_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21433_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21058_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21430_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21428_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21054_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18134_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18133_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21422_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21418_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17790_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21031_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21028_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21776_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18118_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21026_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18117_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18432_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21831_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21808_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21836_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21827_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21803_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21799_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21866_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21862_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18484_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21871_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21899_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21894_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18520_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21890_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21930_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21925_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21921_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18552_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21953_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n21949_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18744_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22524_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18872_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18712_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22489_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22487_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18840_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22452_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22450_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18680_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22415_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22413_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18808_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18648_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22378_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22376_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18616_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18776_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22341_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22335_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18584_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22281_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22561_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25506_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25511_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18904_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24027_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24028_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24029_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24030_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24032_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24033_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24034_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24064_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24065_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24066_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22598_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19096_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24236_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22857_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24235_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24234_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24233_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24231_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24230_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24217_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19064_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22820_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24205_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24204_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24203_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24202_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24289_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24200_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24288_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24199_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24287_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24286_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24192_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24284_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24283_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24180_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22783_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24179_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23375_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24178_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24177_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24175_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24174_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19032_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24273_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24164_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24152_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24151_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24150_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24149_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22746_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24147_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24146_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24139_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19000_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24127_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24261_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24126_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24125_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24124_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24260_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24122_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24121_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24259_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24258_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24108_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23338_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24256_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22709_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24255_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24095_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24094_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24093_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24091_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24090_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23412_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24089_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24088_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24086_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18968_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22931_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24248_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22672_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19128_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22894_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n18936_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22635_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23895_: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23894_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23893_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23892_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23891_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25203_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24725_: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23887_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25198_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23886_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23885_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24719_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25194_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23884_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23883_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23882_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24713_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23881_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23880_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23879_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23878_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23877_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24702_: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23875_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25172_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23874_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24696_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23873_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23872_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25167_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23871_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25229_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23870_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25163_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24687_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23869_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23867_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23866_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23865_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24676_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23863_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24672_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24670_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25141_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24664_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23858_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25136_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25132_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24653_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24649_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24647_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25225_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24635_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25110_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25105_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25101_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24624_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23838_: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23837_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24621_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24620_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23836_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24618_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23835_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23833_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24612_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23831_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23830_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25079_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23828_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24601_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23826_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24598_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25074_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24597_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23825_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24595_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23824_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25070_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23822_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23820_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24586_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23819_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23817_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23815_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24575_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24572_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23813_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24571_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25046_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23812_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24569_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23810_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25041_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24563_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23808_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25037_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23807_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23805_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24552_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23803_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24549_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24548_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23801_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24546_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23799_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25017_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23797_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25012_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23794_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24531_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25007_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25003_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24520_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24518_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24517_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24516_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24514_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24508_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24983_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24978_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24497_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24973_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24495_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24494_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24493_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24969_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24491_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24482_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24949_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24471_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24469_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24468_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24945_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24467_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24465_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24940_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24459_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24936_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24448_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24446_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24445_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24444_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24442_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24916_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24912_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24430_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24907_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23499_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24904_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24419_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24417_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24416_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24415_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24413_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24407_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24883_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23486_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24878_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24396_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24873_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24394_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24393_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24392_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24869_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24390_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24381_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24370_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24848_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24368_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24367_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24366_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24843_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24364_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24838_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24358_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24834_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24347_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24345_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24344_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24343_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24341_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23449_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24326_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24314_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24313_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24312_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24311_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24309_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24308_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23897_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24757_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24301_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24753_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25601_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25605_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23921_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23912_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25265_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23919_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25260_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25256_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25234_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25676_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25671_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25667_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25610_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25577_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25572_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25480_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25568_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25475_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25470_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25544_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25466_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25539_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25535_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25444_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25439_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24005_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25434_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24004_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24003_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25430_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24001_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24000_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23999_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23998_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23996_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25408_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25403_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25398_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23986_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25394_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25372_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23972_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23971_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25367_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23969_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25362_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23968_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23967_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25359_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23966_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23965_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23964_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23963_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23962_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23960_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23959_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23958_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25337_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23956_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25332_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25327_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25323_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23949_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25300_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25296_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23935_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23934_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25292_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25638_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23932_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25288_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23931_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23930_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25634_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23929_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23928_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23927_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25709_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23926_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23925_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25704_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23923_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25700_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23922_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24047_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24057_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24059_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24060_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24061_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24062_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24079_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19834_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19839_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19844_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19856_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19868_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19877_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19882_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19889_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19894_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19903_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19908_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19931_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19936_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19943_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19948_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20028_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17128_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17140_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17148_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17152_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17158_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17164_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17169_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17180_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17185_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17189_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17193_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17198_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17203_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17214_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17219_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17223_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17227_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17230_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17235_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17242_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17247_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17251_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17255_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17258_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17263_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17270_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17274_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17281_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17284_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17289_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17296_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17301_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20304_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20306_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17305_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17313_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17317_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20328_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17324_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17326_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17328_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17331_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17336_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17338_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17340_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17347_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17349_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17351_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17358_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20365_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20368_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17367_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20371_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20377_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20380_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17376_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20384_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20388_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17382_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20392_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20397_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17390_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20401_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20406_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17398_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20416_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20429_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17406_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20439_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17411_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20444_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17414_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17419_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20455_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20459_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17426_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17432_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20483_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17437_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20487_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20494_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17450_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20507_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17455_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20513_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17460_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17465_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17470_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20601_: 14 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17476_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17479_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17480_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20627_: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17487_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17495_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20636_: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17500_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17502_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17507_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20650_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20654_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17515_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17522_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20663_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17524_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17529_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17535_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17540_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20690_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17547_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17549_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20700_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17554_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20704_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17560_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17565_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20713_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17571_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17573_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17575_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20730_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17580_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20739_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17586_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17591_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17597_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20751_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17602_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20760_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17610_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17614_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20772_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17619_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n20781_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17623_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17640_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17647_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17663_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25742_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25737_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25733_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19160_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19192_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19224_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19256_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19288_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24018_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n24025_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25502_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25643_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n22968_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19320_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17445_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23005_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23042_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23079_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23116_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23153_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19352_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19384_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19416_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23190_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23227_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23264_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n23301_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19448_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n19480_: 1 MUX2, 10 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n17655_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$20411.A [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$7725.Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8362.Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14998.Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14988.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14988.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8566.Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$8609.Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14701.Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14743.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\simpleuart.\simpleuart.$procmux$14743.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$9103.Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25767_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25773_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25777_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26321_: 1 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25781_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25806_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26383_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26388_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26394_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26400_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26406_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25815_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25820_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25824_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26416_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26421_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26426_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26448_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25849_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25854_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25859_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25863_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25888_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25893_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25898_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n25902_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26411_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26046_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26049_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26051_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26055_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26057_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26060_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26062_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26067_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26069_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26072_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26074_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26078_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26080_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26083_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26085_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26091_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26093_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26096_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26098_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26102_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26104_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26107_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26109_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26114_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26116_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26119_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26121_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26125_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26127_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26130_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26143_: 4 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n26132_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$10150.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$10150.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc.\cpu.\picorv32_core.$procmux$10208.Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.mprj_ctrl.mprj_ctrl.iomem_rdata_pre [0]: 39 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.counter_timer_1.counter_timer_high_inst.loc_enable: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.counter_timer_0.counter_timer_low_inst.loc_enable: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.cpuregs.wdata [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.alu_out [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_rdata_latched [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_wdata [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc.cpu.picorv32_core.mem_la_addr [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \housekeeping.SDI: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16224_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16222_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16218_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16216_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16206_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16198_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16142_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16137_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n16100_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15968_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15955_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15951_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15935_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15931_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15918_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15914_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15895_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15891_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15878_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15874_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15858_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15854_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15841_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15837_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15815_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15811_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15798_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15794_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15780_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15776_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15763_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15759_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15748_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15744_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15731_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15727_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15716_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15712_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15702_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15698_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15690_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15685_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15672_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15668_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15654_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15650_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15637_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15633_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15620_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15616_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15603_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15599_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15585_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15581_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15568_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15564_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15554_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15550_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15537_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15533_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15517_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15513_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15500_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15496_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15477_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15473_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15460_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15456_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15440_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15436_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15423_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15419_: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15274_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15265_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15262_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15251_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15247_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15244_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15230_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15226_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15223_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15212_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15208_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15205_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15188_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15184_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15181_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15170_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15166_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15163_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15149_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15145_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15142_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15131_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15127_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15124_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15104_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15100_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15097_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15086_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15082_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15079_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15065_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15061_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15058_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15047_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15043_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15040_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15023_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15019_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15016_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15005_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n15001_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14998_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14984_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14980_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14977_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14966_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14962_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14959_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14939_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14935_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14932_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14921_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14917_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14914_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14902_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14898_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14895_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14884_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14880_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14877_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14868_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14864_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14861_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14850_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14846_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14843_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14834_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14830_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14827_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14818_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14814_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14805_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14800_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14797_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14786_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14782_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14779_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14765_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14761_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14758_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14747_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14743_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14740_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14723_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14719_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14716_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14705_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14701_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14698_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14684_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14680_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14677_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14666_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14662_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14658_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n14600_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n12947_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n12024_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11842_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11722_: 38 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11641_: 38 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11560_: 38 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11479_: 38 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11398_: 38 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11317_: 38 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11236_: 38 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11155_: 36 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n11073_: 36 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10993_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10991_: 36 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10911_: 38 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10827_: 38 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10678_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10669_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10665_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10651_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10644_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10635_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10626_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10622_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10603_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10592_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10569_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10565_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10545_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10538_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10532_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10516_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10513_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10494_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10483_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10477_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10446_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10435_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10425_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10414_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10409_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10406_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10403_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10399_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10396_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10393_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10387_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10383_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10378_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10375_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10293_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10288_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10284_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10267_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10258_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10253_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10249_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10248_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10244_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10229_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10228_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10212_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10210_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10209_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10205_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10204_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10202_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10199_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10198_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10195_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10190_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10189_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10188_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10185_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10181_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10180_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10177_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10174_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10173_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n10170_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9632_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9610_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9586_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9437_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9434_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9431_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9420_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9171_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9159_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9156_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9145_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9101_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9097_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n9049_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8975_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8765_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8712_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8397_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8396_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8394_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8393_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8390_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8389_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8386_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8385_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n8084_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n7613_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6908_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6889_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6881_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6657_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6653_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6648_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6645_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6641_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6638_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6630_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6629_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6609_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6606_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6602_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6311_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6307_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6305_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6301_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6297_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6295_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6292_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6289_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6285_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6263_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6260_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6255_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6252_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6248_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6241_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6237_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6235_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6230_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6229_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$new_n6206_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15892_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$0\sdoenb[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$procmux$15822_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$0\fixed[2:0][2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$0\fixed[2:0][1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\housekeeping.\U1.$0\fixed[2:0][0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_expr.cc:205:group_cell_inputs$20606[21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_expr.cc:205:group_cell_inputs$20606[20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\decoder_trigger[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9028_Y[0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9125_Y[0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[31]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[30]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[29]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[28]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[27]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[26]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[25]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[24]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[23]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[22]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[21]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[20]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[19]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[18]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[17]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[16]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[15]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[14]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[13]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[12]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[11]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[10]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[9]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[8]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[7]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[5]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9184_Y[1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9405_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9409_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9413_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9417_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9417_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9417_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9421_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9425_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9425_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9429_Y[11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9433_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9437_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9511_Y: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9547_Y: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9557_Y: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9572_Y: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9592_Y: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9642_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9689_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9834_Y: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9846_Y: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9866_Y: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10178_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][19]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][18]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][17]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][16]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][15]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$0\mem_rdata_q[31:0][25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[62]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[61]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[60]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[59]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[58]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[57]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[56]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[55]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[54]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[53]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[52]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[51]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[50]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[49]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[48]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[47]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[46]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[45]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[44]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[43]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[42]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[41]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[40]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[39]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[38]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[37]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[36]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[35]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[34]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[33]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[32]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20189[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[63]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[62]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[61]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[60]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[59]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[58]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[57]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[56]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[55]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[54]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[53]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[52]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[51]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[50]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[49]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[48]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[47]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[46]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[45]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[44]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[43]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[42]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[41]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[40]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[39]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[38]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[37]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[36]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[35]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[34]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[33]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[32]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15595_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15574_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_mul.$procmux$15558_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20192[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15524_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[61]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[60]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[59]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[58]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[57]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[56]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[55]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[54]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[53]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[52]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[51]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[50]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[49]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[48]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[47]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[46]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[45]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[44]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[43]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[42]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[41]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[40]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[39]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[38]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[37]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[36]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[35]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[34]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[33]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[32]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$procmux$15513_Y[31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][31]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][30]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][29]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][28]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][27]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][26]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][25]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][24]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][23]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][22]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][21]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][20]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][19]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][18]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][17]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][16]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][15]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][14]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][13]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][12]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][11]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][10]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][9]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][8]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][7]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][6]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][5]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][4]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][3]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][2]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$0\pcpi_rd[31:0][0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.\pcpi_div.$shl$/project/openlane/mgmt_core/../../verilog/rtl/picorv32.v:2473$1152_Y[62]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20235[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.$procmux$15262_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.$procmux$15281_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14836_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\spimemio.\spimemio.\xfer.$procmux$14808_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20233[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20233[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20233[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20233[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20233[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20233[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20233[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simpleuart.\simpleuart.$procmux$14715_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$procmux$14493_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][6]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][5]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][4]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][3]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][2]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\treg[7:0][0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\isdo[0:0]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\simple_spi_master_inst.\spi_master.$0\icsb[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][31]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][30]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][29]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][28]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][27]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][26]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][25]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][24]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][7]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][6]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][5]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][4]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][3]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][2]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][1]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][0]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][15]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][14]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][13]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][12]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][11]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][10]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][9]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][8]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][23]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][22]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][21]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][20]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][19]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][18]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][17]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_0.\counter_timer_low_inst.$0\value_cur[31:0][16]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][31]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][30]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][29]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][28]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][27]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][26]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][25]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][24]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][23]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][22]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][21]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][20]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][19]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][18]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][17]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][16]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][7]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][6]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][5]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][4]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][3]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][2]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][1]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][0]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][15]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][14]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][13]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][12]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][11]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][10]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][9]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\counter_timer_1.\counter_timer_high_inst.$0\value_cur[31:0][8]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20195[0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20242[1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$wreduce.cc:454:run$20242[0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$10519_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11344_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11389_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11437_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11482_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11527_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11575_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11620_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11665_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11713_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11758_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$11803_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12059_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12107_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12155_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12203_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[31]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[30]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[29]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[28]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[27]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[26]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[25]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[24]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[23]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[22]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[21]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[20]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[19]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[18]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[17]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[16]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[15]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[14]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[13]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[12]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[11]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[10]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[9]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[8]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[7]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[6]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[5]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[4]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[3]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[2]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[1]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\la.\la_ctrl.$procmux$12289_Y[0]: 11 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12961_Y[1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$procmux$12973_Y[1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\mprj_ctrl.\mprj_ctrl.$0\xfer_state[1:0][1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\soc_mem.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/mem_wb.v:63$2232_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\wb_bridge.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:74$4567_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\wb_bridge.$ternary$/project/openlane/mgmt_core/../../verilog/rtl/storage_bridge_wb.v:74$4567_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20563: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20559: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9401_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20565: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20551: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20567: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20557: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20569: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20555: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20553: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9488_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter2[2:0][2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter2[2:0][1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter2[2:0][0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter[2:0][2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter[2:0][1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\odd_0.$0\counter[2:0][0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\even_0.$procmux$16017_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider.\even_0.$procmux$16017_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter2[2:0][2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter2[2:0][1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter2[2:0][0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter[2:0][2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter[2:0][1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\odd_0.$0\counter[2:0][0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\even_0.$procmux$16017_Y[1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\clocking.\divider2.\even_0.$procmux$16017_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$rtlil.cc:2218:Mux$20561: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$9638_Y[0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$flatten\soc.\cpu.\picorv32_core.$procmux$10476_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19605: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19658: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19777: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19896: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19903: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19910: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$19917: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$20105: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:242:make_patterns_logic$20139: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$72409$auto$opt_dff.cc:217:make_patterns_logic$17939: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 4 decoder MUXes.
<suppressed ~105792 debug messages>

23. Executing TECHMAP pass (map to technology primitives).

23.1. Executing Verilog-2005 frontend: /home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v
Parsing Verilog input from `/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX4_'.
Successfully finished Verilog frontend.

23.2. Continuing TECHMAP pass.
Using template \$_MUX4_ for cells of type $_MUX4_.
No more expansions possible.
<suppressed ~786 debug messages>

24. Executing SIMPLEMAP pass (map simple cells to gate primitives).

25. Executing TECHMAP pass (map to technology primitives).

25.1. Executing Verilog-2005 frontend: /home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v
Parsing Verilog input from `/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX_'.
Successfully finished Verilog frontend.

25.2. Continuing TECHMAP pass.
Using template \$_MUX_ for cells of type $_MUX_.
No more expansions possible.
<suppressed ~3704 debug messages>

26. Executing SIMPLEMAP pass (map simple cells to gate primitives).

27. Executing TECHMAP pass (map to technology primitives).

27.1. Executing Verilog-2005 frontend: /home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/ma/ef/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

27.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

28. Executing SIMPLEMAP pass (map simple cells to gate primitives).

29. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

29.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mgmt_core':
  mapped 309 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 78 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 3632 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

30. Printing statistics.

=== mgmt_core ===

   Number of wires:              46924
   Number of wire bits:          52624
   Number of public wires:         507
   Number of public wire bits:    5606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              29112
     $_ANDNOT_                    4868
     $_AND_                        842
     $_MUX_                       5413
     $_NAND_                       893
     $_NOR_                        757
     $_NOT_                       1288
     $_ORNOT_                      607
     $_OR_                        4466
     $_XNOR_                       244
     $_XOR_                       1195
     DFFRAM                          1
     digital_pll                     1
     sky130_fd_sc_hd__dfrtp_2      309
     sky130_fd_sc_hd__dfstp_2       78
     sky130_fd_sc_hd__dfxtp_2     3632
     sky130_fd_sc_hd__ebufn_2       34
     sky130_fd_sc_hd__mux2_1      3701
     sky130_fd_sc_hd__mux4_1       783

[INFO]: ABC: WireLoad : S_6

31. Executing ABC pass (technology mapping using ABC).

31.1. Extracting gate netlist of module `\mgmt_core' to `/tmp/yosys-abc-cdEkVb/input.blif'..
Extracted 20573 gates and 26712 wires to a netlist network with 6137 inputs and 6830 outputs.

31.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-cdEkVb/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-cdEkVb/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-cdEkVb/input.blif 
ABC: + read_lib -w /project/openlane/mgmt_core/runs/mgmt_core/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/project/openlane/mgmt_core/runs/mgmt_core/tmp/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =    7.77 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /project/openlane/mgmt_core/runs/mgmt_core/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /project/openlane/mgmt_core/runs/mgmt_core/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + retime -D -D 50000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: Warning: The choice nodes in the original AIG are removed by strashing.
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 50000 
ABC: + buffer -N 4 -S 5000.0 
ABC: Node 15534 has dup fanin 15528.
ABC: Node 15534 has dup fanin 15528.
ABC: Node 15570 has dup fanin 292.
ABC: Node 15570 has dup fanin 1095.
ABC: Node 15570 has dup fanin 292.
ABC: Node 15570 has dup fanin 1095.
ABC: Node 16288 has dup fanin 13228.
ABC: Node 16288 has dup fanin 16287.
ABC: Node 16288 has dup fanin 13228.
ABC: Node 16288 has dup fanin 16287.
ABC: Node 16290 has dup fanin 16288.
ABC: Node 16290 has dup fanin 16289.
ABC: Node 16290 has dup fanin 16288.
ABC: Node 16290 has dup fanin 16289.
ABC: Node 16292 has dup fanin 16279.
ABC: Node 16292 has dup fanin 16286.
ABC: Node 16292 has dup fanin 16279.
ABC: Node 16292 has dup fanin 16286.
ABC: Node 16294 has dup fanin 16281.
ABC: Node 16294 has dup fanin 16285.
ABC: Node 16294 has dup fanin 16281.
ABC: Node 16294 has dup fanin 16285.
ABC: Node 16310 has dup fanin 16093.
ABC: Node 16310 has dup fanin 16103.
ABC: Node 16310 has dup fanin 16093.
ABC: Node 16310 has dup fanin 16103.
ABC: Node 16312 has dup fanin 16100.
ABC: Node 16312 has dup fanin 16102.
ABC: Node 16312 has dup fanin 16100.
ABC: Node 16312 has dup fanin 16102.
ABC: Node 16314 has dup fanin 16095.
ABC: Node 16314 has dup fanin 16099.
ABC: Node 16314 has dup fanin 16095.
ABC: Node 16314 has dup fanin 16099.
ABC: Node 16319 has dup fanin 16107.
ABC: Node 16319 has dup fanin 16117.
ABC: Node 16319 has dup fanin 16107.
ABC: Node 16319 has dup fanin 16117.
ABC: Node 16321 has dup fanin 16114.
ABC: Node 16321 has dup fanin 16116.
ABC: Node 16321 has dup fanin 16114.
ABC: Node 16321 has dup fanin 16116.
ABC: Node 16323 has dup fanin 16109.
ABC: Node 16323 has dup fanin 16113.
ABC: Node 16323 has dup fanin 16109.
ABC: Node 16323 has dup fanin 16113.
ABC: Node 16328 has dup fanin 16121.
ABC: Node 16328 has dup fanin 16131.
ABC: Node 16328 has dup fanin 16121.
ABC: Node 16328 has dup fanin 16131.
ABC: Node 16330 has dup fanin 16128.
ABC: Node 16330 has dup fanin 16130.
ABC: Node 16330 has dup fanin 16128.
ABC: Node 16330 has dup fanin 16130.
ABC: Node 16332 has dup fanin 16123.
ABC: Node 16332 has dup fanin 16127.
ABC: Node 16332 has dup fanin 16123.
ABC: Node 16332 has dup fanin 16127.
ABC: Node 16337 has dup fanin 16135.
ABC: Node 16337 has dup fanin 16145.
ABC: Node 16337 has dup fanin 16135.
ABC: Node 16337 has dup fanin 16145.
ABC: Node 16339 has dup fanin 16142.
ABC: Node 16339 has dup fanin 16144.
ABC: Node 16339 has dup fanin 16142.
ABC: Node 16339 has dup fanin 16144.
ABC: Node 16341 has dup fanin 16137.
ABC: Node 16341 has dup fanin 16141.
ABC: Node 16341 has dup fanin 16137.
ABC: Node 16341 has dup fanin 16141.
ABC: Node 16346 has dup fanin 16149.
ABC: Node 16346 has dup fanin 16159.
ABC: Node 16346 has dup fanin 16149.
ABC: Node 16346 has dup fanin 16159.
ABC: Node 16348 has dup fanin 16156.
ABC: Node 16348 has dup fanin 16158.
ABC: Node 16348 has dup fanin 16156.
ABC: Node 16348 has dup fanin 16158.
ABC: Node 16350 has dup fanin 16151.
ABC: Node 16350 has dup fanin 16155.
ABC: Node 16350 has dup fanin 16151.
ABC: Node 16350 has dup fanin 16155.
ABC: Node 16355 has dup fanin 16163.
ABC: Node 16355 has dup fanin 16173.
ABC: Node 16355 has dup fanin 16163.
ABC: Node 16355 has dup fanin 16173.
ABC: Node 16357 has dup fanin 16170.
ABC: Node 16357 has dup fanin 16172.
ABC: Node 16357 has dup fanin 16170.
ABC: Node 16357 has dup fanin 16172.
ABC: Node 16359 has dup fanin 16165.
ABC: Node 16359 has dup fanin 16169.
ABC: Node 16359 has dup fanin 16165.
ABC: Node 16359 has dup fanin 16169.
ABC: Node 16364 has dup fanin 16177.
ABC: Node 16364 has dup fanin 16186.
ABC: Node 16364 has dup fanin 16177.
ABC: Node 16364 has dup fanin 16186.
ABC: Node 16366 has dup fanin 16183.
ABC: Node 16366 has dup fanin 16185.
ABC: Node 16366 has dup fanin 16183.
ABC: Node 16366 has dup fanin 16185.
ABC: Node 16368 has dup fanin 16179.
ABC: Node 16368 has dup fanin 16182.
ABC: Node 16368 has dup fanin 16179.
ABC: Node 16368 has dup fanin 16182.
ABC: Node 16372 has dup fanin 16190.
ABC: Node 16372 has dup fanin 16199.
ABC: Node 16372 has dup fanin 16190.
ABC: Node 16372 has dup fanin 16199.
ABC: Node 16374 has dup fanin 16196.
ABC: Node 16374 has dup fanin 16198.
ABC: Node 16374 has dup fanin 16196.
ABC: Node 16374 has dup fanin 16198.
ABC: Node 16376 has dup fanin 16192.
ABC: Node 16376 has dup fanin 16195.
ABC: Node 16376 has dup fanin 16192.
ABC: Node 16376 has dup fanin 16195.
ABC: Node 16380 has dup fanin 16203.
ABC: Node 16380 has dup fanin 16212.
ABC: Node 16380 has dup fanin 16203.
ABC: Node 16380 has dup fanin 16212.
ABC: Node 16382 has dup fanin 16209.
ABC: Node 16382 has dup fanin 16211.
ABC: Node 16382 has dup fanin 16209.
ABC: Node 16382 has dup fanin 16211.
ABC: Node 16384 has dup fanin 16205.
ABC: Node 16384 has dup fanin 16208.
ABC: Node 16384 has dup fanin 16205.
ABC: Node 16384 has dup fanin 16208.
ABC: Node 16388 has dup fanin 16216.
ABC: Node 16388 has dup fanin 16225.
ABC: Node 16388 has dup fanin 16216.
ABC: Node 16388 has dup fanin 16225.
ABC: Node 16390 has dup fanin 16222.
ABC: Node 16390 has dup fanin 16224.
ABC: Node 16390 has dup fanin 16222.
ABC: Node 16390 has dup fanin 16224.
ABC: Node 16392 has dup fanin 16218.
ABC: Node 16392 has dup fanin 16221.
ABC: Node 16392 has dup fanin 16218.
ABC: Node 16392 has dup fanin 16221.
ABC: Node 16396 has dup fanin 16229.
ABC: Node 16396 has dup fanin 16238.
ABC: Node 16396 has dup fanin 16229.
ABC: Node 16396 has dup fanin 16238.
ABC: Node 16398 has dup fanin 16235.
ABC: Node 16398 has dup fanin 16237.
ABC: Node 16398 has dup fanin 16235.
ABC: Node 16398 has dup fanin 16237.
ABC: Node 16400 has dup fanin 16231.
ABC: Node 16400 has dup fanin 16234.
ABC: Node 16400 has dup fanin 16231.
ABC: Node 16400 has dup fanin 16234.
ABC: Node 16404 has dup fanin 16242.
ABC: Node 16404 has dup fanin 16251.
ABC: Node 16404 has dup fanin 16242.
ABC: Node 16404 has dup fanin 16251.
ABC: Node 16406 has dup fanin 16248.
ABC: Node 16406 has dup fanin 16250.
ABC: Node 16406 has dup fanin 16248.
ABC: Node 16406 has dup fanin 16250.
ABC: Node 16408 has dup fanin 16244.
ABC: Node 16408 has dup fanin 16247.
ABC: Node 16408 has dup fanin 16244.
ABC: Node 16408 has dup fanin 16247.
ABC: Node 16412 has dup fanin 16255.
ABC: Node 16412 has dup fanin 16264.
ABC: Node 16412 has dup fanin 16255.
ABC: Node 16412 has dup fanin 16264.
ABC: Node 16414 has dup fanin 16261.
ABC: Node 16414 has dup fanin 16263.
ABC: Node 16414 has dup fanin 16261.
ABC: Node 16414 has dup fanin 16263.
ABC: Node 16416 has dup fanin 16257.
ABC: Node 16416 has dup fanin 16260.
ABC: Node 16416 has dup fanin 16257.
ABC: Node 16416 has dup fanin 16260.
ABC: Node 16420 has dup fanin 16268.
ABC: Node 16420 has dup fanin 16275.
ABC: Node 16420 has dup fanin 16268.
ABC: Node 16420 has dup fanin 16275.
ABC: Node 16422 has dup fanin 16272.
ABC: Node 16422 has dup fanin 16274.
ABC: Node 16422 has dup fanin 16272.
ABC: Node 16422 has dup fanin 16274.
ABC: Node 16470 has dup fanin 13298.
ABC: Node 16470 has dup fanin 2682.
ABC: Node 16470 has dup fanin 13298.
ABC: Node 16470 has dup fanin 2682.
ABC: Node 16474 has dup fanin 868.
ABC: Node 16474 has dup fanin 14221.
ABC: Node 16474 has dup fanin 868.
ABC: Node 16474 has dup fanin 14221.
ABC: Node 16486 has dup fanin 869.
ABC: Node 16486 has dup fanin 14222.
ABC: Node 16486 has dup fanin 869.
ABC: Node 16486 has dup fanin 14222.
ABC: Node 16489 has dup fanin 13304.
ABC: Node 16489 has dup fanin 2698.
ABC: Node 16489 has dup fanin 13304.
ABC: Node 16489 has dup fanin 2698.
ABC: Node 16493 has dup fanin 876.
ABC: Node 16493 has dup fanin 14227.
ABC: Node 16493 has dup fanin 876.
ABC: Node 16493 has dup fanin 14227.
ABC: Node 16505 has dup fanin 877.
ABC: Node 16505 has dup fanin 14228.
ABC: Node 16505 has dup fanin 877.
ABC: Node 16505 has dup fanin 14228.
ABC: Node 16508 has dup fanin 13310.
ABC: Node 16508 has dup fanin 2714.
ABC: Node 16508 has dup fanin 13310.
ABC: Node 16508 has dup fanin 2714.
ABC: Node 16512 has dup fanin 884.
ABC: Node 16512 has dup fanin 14233.
ABC: Node 16512 has dup fanin 884.
ABC: Node 16512 has dup fanin 14233.
ABC: Node 16524 has dup fanin 886.
ABC: Node 16524 has dup fanin 14235.
ABC: Node 16524 has dup fanin 886.
ABC: Node 16524 has dup fanin 14235.
ABC: Node 16525 has dup fanin 888.
ABC: Node 16525 has dup fanin 14237.
ABC: Node 16525 has dup fanin 888.
ABC: Node 16525 has dup fanin 14237.
ABC: Node 16526 has dup fanin 889.
ABC: Node 16526 has dup fanin 14238.
ABC: Node 16526 has dup fanin 889.
ABC: Node 16526 has dup fanin 14238.
ABC: Node 16537 has dup fanin 887.
ABC: Node 16537 has dup fanin 14236.
ABC: Node 16537 has dup fanin 887.
ABC: Node 16537 has dup fanin 14236.
ABC: Node 16541 has dup fanin 885.
ABC: Node 16541 has dup fanin 14234.
ABC: Node 16541 has dup fanin 885.
ABC: Node 16541 has dup fanin 14234.
ABC: Node 16546 has dup fanin 13306.
ABC: Node 16546 has dup fanin 2706.
ABC: Node 16546 has dup fanin 13306.
ABC: Node 16546 has dup fanin 2706.
ABC: Node 16553 has dup fanin 13300.
ABC: Node 16553 has dup fanin 2690.
ABC: Node 16553 has dup fanin 13300.
ABC: Node 16553 has dup fanin 2690.
ABC: Node 16792 has dup fanin 212.
ABC: Node 16792 has dup fanin 14394.
ABC: Node 16792 has dup fanin 212.
ABC: Node 16792 has dup fanin 14394.
ABC: Node 16873 has dup fanin 13081.
ABC: Node 16873 has dup fanin 16872.
ABC: Node 16873 has dup fanin 13081.
ABC: Node 16873 has dup fanin 16872.
ABC: Node 18287 has dup fanin 18283.
ABC: Node 18287 has dup fanin 18283.
ABC: Node 18327 has dup fanin 18326.
ABC: Node 18327 has dup fanin 18326.
ABC: Node 18512 has dup fanin 14017.
ABC: Node 18512 has dup fanin 18511.
ABC: Node 18512 has dup fanin 14017.
ABC: Node 18512 has dup fanin 18511.
ABC: Node 18516 has dup fanin 18509.
ABC: Node 18516 has dup fanin 18509.
ABC: Node 18581 has dup fanin 14030.
ABC: Node 18581 has dup fanin 14030.
ABC: Node 18596 has dup fanin 14032.
ABC: Node 18596 has dup fanin 18595.
ABC: Node 18596 has dup fanin 14032.
ABC: Node 18596 has dup fanin 18595.
ABC: Node 18724 has dup fanin 18688.
ABC: Node 18724 has dup fanin 18688.
ABC: Node 18776 has dup fanin 5203.
ABC: Node 18776 has dup fanin 5208.
ABC: Node 18776 has dup fanin 5203.
ABC: Node 18776 has dup fanin 5208.
ABC: Node 18783 has dup fanin 5201.
ABC: Node 18783 has dup fanin 5205.
ABC: Node 18783 has dup fanin 5201.
ABC: Node 18783 has dup fanin 5205.
ABC: Node 19022 has dup fanin 19014.
ABC: Node 19022 has dup fanin 19021.
ABC: Node 19022 has dup fanin 19014.
ABC: Node 19022 has dup fanin 19021.
ABC: Node 19357 has dup fanin 19336.
ABC: Node 19357 has dup fanin 19336.
ABC: Node 19365 has dup fanin 19336.
ABC: Node 19365 has dup fanin 19336.
ABC: Node 19373 has dup fanin 19336.
ABC: Node 19373 has dup fanin 19336.
ABC: Node 19381 has dup fanin 19336.
ABC: Node 19381 has dup fanin 19336.
ABC: Node 19389 has dup fanin 19336.
ABC: Node 19389 has dup fanin 19336.
ABC: Node 19397 has dup fanin 19336.
ABC: Node 19397 has dup fanin 19336.
ABC: Node 19405 has dup fanin 19336.
ABC: Node 19405 has dup fanin 19336.
ABC: Node 19413 has dup fanin 19336.
ABC: Node 19413 has dup fanin 19336.
ABC: Node 20226 has dup fanin 15036.
ABC: Node 20226 has dup fanin 15036.
ABC: Node 21359 has dup fanin 15651.
ABC: Node 21359 has dup fanin 15651.
ABC: Node 21559 has dup fanin 13313.
ABC: Node 21559 has dup fanin 2736.
ABC: Node 21559 has dup fanin 13313.
ABC: Node 21559 has dup fanin 2736.
ABC: Node 21577 has dup fanin 13342.
ABC: Node 21577 has dup fanin 2172.
ABC: Node 21577 has dup fanin 13342.
ABC: Node 21577 has dup fanin 2172.
ABC: Node 22569 has dup fanin 292.
ABC: Node 22569 has dup fanin 1381.
ABC: Node 22569 has dup fanin 292.
ABC: Node 22569 has dup fanin 1381.
ABC: Node 22771 has dup fanin 1081.
ABC: Node 22771 has dup fanin 1326.
ABC: Node 22771 has dup fanin 1081.
ABC: Node 22771 has dup fanin 1326.
ABC: Node 23266 has dup fanin 16531.
ABC: Node 23266 has dup fanin 23265.
ABC: Node 23266 has dup fanin 16531.
ABC: Node 23266 has dup fanin 23265.
ABC: Node 23269 has dup fanin 890.
ABC: Node 23269 has dup fanin 14239.
ABC: Node 23269 has dup fanin 890.
ABC: Node 23269 has dup fanin 14239.
ABC: Node 23270 has dup fanin 16532.
ABC: Node 23270 has dup fanin 23269.
ABC: Node 23270 has dup fanin 16532.
ABC: Node 23270 has dup fanin 23269.
ABC: Node 23274 has dup fanin 16526.
ABC: Node 23274 has dup fanin 16533.
ABC: Node 23274 has dup fanin 16526.
ABC: Node 23274 has dup fanin 16533.
ABC: Node 23277 has dup fanin 16525.
ABC: Node 23277 has dup fanin 16535.
ABC: Node 23277 has dup fanin 16525.
ABC: Node 23277 has dup fanin 16535.
ABC: Node 23281 has dup fanin 16536.
ABC: Node 23281 has dup fanin 16537.
ABC: Node 23281 has dup fanin 16536.
ABC: Node 23281 has dup fanin 16537.
ABC: Node 23284 has dup fanin 16524.
ABC: Node 23284 has dup fanin 16539.
ABC: Node 23284 has dup fanin 16524.
ABC: Node 23284 has dup fanin 16539.
ABC: Node 23292 has dup fanin 16512.
ABC: Node 23292 has dup fanin 23291.
ABC: Node 23292 has dup fanin 16512.
ABC: Node 23292 has dup fanin 23291.
ABC: Node 23301 has dup fanin 16508.
ABC: Node 23301 has dup fanin 23300.
ABC: Node 23301 has dup fanin 16508.
ABC: Node 23301 has dup fanin 23300.
ABC: Node 23310 has dup fanin 16506.
ABC: Node 23310 has dup fanin 23309.
ABC: Node 23310 has dup fanin 16506.
ABC: Node 23310 has dup fanin 23309.
ABC: Node 23315 has dup fanin 16545.
ABC: Node 23315 has dup fanin 23314.
ABC: Node 23315 has dup fanin 16545.
ABC: Node 23315 has dup fanin 23314.
ABC: Node 23319 has dup fanin 16546.
ABC: Node 23319 has dup fanin 23318.
ABC: Node 23319 has dup fanin 16546.
ABC: Node 23319 has dup fanin 23318.
ABC: Node 23327 has dup fanin 16493.
ABC: Node 23327 has dup fanin 23326.
ABC: Node 23327 has dup fanin 16493.
ABC: Node 23327 has dup fanin 23326.
ABC: Node 23336 has dup fanin 16489.
ABC: Node 23336 has dup fanin 23335.
ABC: Node 23336 has dup fanin 16489.
ABC: Node 23336 has dup fanin 23335.
ABC: Node 23345 has dup fanin 16487.
ABC: Node 23345 has dup fanin 23344.
ABC: Node 23345 has dup fanin 16487.
ABC: Node 23345 has dup fanin 23344.
ABC: Node 23350 has dup fanin 16552.
ABC: Node 23350 has dup fanin 23349.
ABC: Node 23350 has dup fanin 16552.
ABC: Node 23350 has dup fanin 23349.
ABC: Node 23354 has dup fanin 16553.
ABC: Node 23354 has dup fanin 23353.
ABC: Node 23354 has dup fanin 16553.
ABC: Node 23354 has dup fanin 23353.
ABC: Node 23362 has dup fanin 16474.
ABC: Node 23362 has dup fanin 23361.
ABC: Node 23362 has dup fanin 16474.
ABC: Node 23362 has dup fanin 23361.
ABC: Node 23371 has dup fanin 16470.
ABC: Node 23371 has dup fanin 23370.
ABC: Node 23371 has dup fanin 16470.
ABC: Node 23371 has dup fanin 23370.
ABC: Node 23380 has dup fanin 16468.
ABC: Node 23380 has dup fanin 23379.
ABC: Node 23380 has dup fanin 16468.
ABC: Node 23380 has dup fanin 23379.
ABC: Node 23385 has dup fanin 16559.
ABC: Node 23385 has dup fanin 23384.
ABC: Node 23385 has dup fanin 16559.
ABC: Node 23385 has dup fanin 23384.
ABC: Node 23389 has dup fanin 16560.
ABC: Node 23389 has dup fanin 23388.
ABC: Node 23389 has dup fanin 16560.
ABC: Node 23389 has dup fanin 23388.
ABC: Node 23584 has dup fanin 23582.
ABC: Node 23584 has dup fanin 23583.
ABC: Node 23584 has dup fanin 23582.
ABC: Node 23584 has dup fanin 23583.
ABC: Node 23591 has dup fanin 23588.
ABC: Node 23591 has dup fanin 23590.
ABC: Node 23591 has dup fanin 23588.
ABC: Node 23591 has dup fanin 23590.
ABC: Node 23598 has dup fanin 23596.
ABC: Node 23598 has dup fanin 23597.
ABC: Node 23598 has dup fanin 23596.
ABC: Node 23598 has dup fanin 23597.
ABC: Node 23605 has dup fanin 23602.
ABC: Node 23605 has dup fanin 23604.
ABC: Node 23605 has dup fanin 23602.
ABC: Node 23605 has dup fanin 23604.
ABC: Node 23612 has dup fanin 23610.
ABC: Node 23612 has dup fanin 23611.
ABC: Node 23612 has dup fanin 23610.
ABC: Node 23612 has dup fanin 23611.
ABC: Node 23619 has dup fanin 23616.
ABC: Node 23619 has dup fanin 23618.
ABC: Node 23619 has dup fanin 23616.
ABC: Node 23619 has dup fanin 23618.
ABC: Node 23626 has dup fanin 23624.
ABC: Node 23626 has dup fanin 23625.
ABC: Node 23626 has dup fanin 23624.
ABC: Node 23626 has dup fanin 23625.
ABC: Node 23642 has dup fanin 23640.
ABC: Node 23642 has dup fanin 23641.
ABC: Node 23642 has dup fanin 23640.
ABC: Node 23642 has dup fanin 23641.
ABC: Node 23649 has dup fanin 23646.
ABC: Node 23649 has dup fanin 23648.
ABC: Node 23649 has dup fanin 23646.
ABC: Node 23649 has dup fanin 23648.
ABC: Node 23656 has dup fanin 23654.
ABC: Node 23656 has dup fanin 23655.
ABC: Node 23656 has dup fanin 23654.
ABC: Node 23656 has dup fanin 23655.
ABC: Node 23672 has dup fanin 23670.
ABC: Node 23672 has dup fanin 23671.
ABC: Node 23672 has dup fanin 23670.
ABC: Node 23672 has dup fanin 23671.
ABC: Node 23679 has dup fanin 23676.
ABC: Node 23679 has dup fanin 23678.
ABC: Node 23679 has dup fanin 23676.
ABC: Node 23679 has dup fanin 23678.
ABC: Node 23686 has dup fanin 23684.
ABC: Node 23686 has dup fanin 23685.
ABC: Node 23686 has dup fanin 23684.
ABC: Node 23686 has dup fanin 23685.
ABC: Node 23702 has dup fanin 23700.
ABC: Node 23702 has dup fanin 23701.
ABC: Node 23702 has dup fanin 23700.
ABC: Node 23702 has dup fanin 23701.
ABC: Node 23709 has dup fanin 23706.
ABC: Node 23709 has dup fanin 23708.
ABC: Node 23709 has dup fanin 23706.
ABC: Node 23709 has dup fanin 23708.
ABC: Node 23723 has dup fanin 23721.
ABC: Node 23723 has dup fanin 23722.
ABC: Node 23723 has dup fanin 23721.
ABC: Node 23723 has dup fanin 23722.
ABC: Node 23730 has dup fanin 14363.
ABC: Node 23730 has dup fanin 14363.
ABC: Node 23731 has dup fanin 23728.
ABC: Node 23731 has dup fanin 23730.
ABC: Node 23731 has dup fanin 23728.
ABC: Node 23731 has dup fanin 23730.
ABC: Node 23737 has dup fanin 23735.
ABC: Node 23737 has dup fanin 23736.
ABC: Node 23737 has dup fanin 23735.
ABC: Node 23737 has dup fanin 23736.
ABC: Node 23744 has dup fanin 14363.
ABC: Node 23744 has dup fanin 14363.
ABC: Node 23745 has dup fanin 14363.
ABC: Node 23745 has dup fanin 14363.
ABC: Node 23753 has dup fanin 23751.
ABC: Node 23753 has dup fanin 23752.
ABC: Node 23753 has dup fanin 23751.
ABC: Node 23753 has dup fanin 23752.
ABC: Node 23760 has dup fanin 14363.
ABC: Node 23760 has dup fanin 14363.
ABC: Node 23761 has dup fanin 23758.
ABC: Node 23761 has dup fanin 23760.
ABC: Node 23761 has dup fanin 23758.
ABC: Node 23761 has dup fanin 23760.
ABC: Node 23767 has dup fanin 23765.
ABC: Node 23767 has dup fanin 23766.
ABC: Node 23767 has dup fanin 23765.
ABC: Node 23767 has dup fanin 23766.
ABC: Node 23774 has dup fanin 14363.
ABC: Node 23774 has dup fanin 14363.
ABC: Node 23775 has dup fanin 14363.
ABC: Node 23775 has dup fanin 14363.
ABC: Node 23783 has dup fanin 23781.
ABC: Node 23783 has dup fanin 23782.
ABC: Node 23783 has dup fanin 23781.
ABC: Node 23783 has dup fanin 23782.
ABC: Node 23787 has dup fanin 14363.
ABC: Node 23787 has dup fanin 14363.
ABC: Node 23789 has dup fanin 23787.
ABC: Node 23789 has dup fanin 23788.
ABC: Node 23789 has dup fanin 23787.
ABC: Node 23789 has dup fanin 23788.
ABC: Node 23876 has dup fanin 23874.
ABC: Node 23876 has dup fanin 23875.
ABC: Node 23876 has dup fanin 23874.
ABC: Node 23876 has dup fanin 23875.
ABC: Node 23881 has dup fanin 23878.
ABC: Node 23881 has dup fanin 23880.
ABC: Node 23881 has dup fanin 23878.
ABC: Node 23881 has dup fanin 23880.
ABC: Node 23885 has dup fanin 23883.
ABC: Node 23885 has dup fanin 23884.
ABC: Node 23885 has dup fanin 23883.
ABC: Node 23885 has dup fanin 23884.
ABC: Node 23897 has dup fanin 23894.
ABC: Node 23897 has dup fanin 23896.
ABC: Node 23897 has dup fanin 23894.
ABC: Node 23897 has dup fanin 23896.
ABC: Node 23908 has dup fanin 23906.
ABC: Node 23908 has dup fanin 23907.
ABC: Node 23908 has dup fanin 23906.
ABC: Node 23908 has dup fanin 23907.
ABC: Node 23920 has dup fanin 23917.
ABC: Node 23920 has dup fanin 23919.
ABC: Node 23920 has dup fanin 23917.
ABC: Node 23920 has dup fanin 23919.
ABC: Node 23931 has dup fanin 23929.
ABC: Node 23931 has dup fanin 23930.
ABC: Node 23931 has dup fanin 23929.
ABC: Node 23931 has dup fanin 23930.
ABC: Node 23943 has dup fanin 23940.
ABC: Node 23943 has dup fanin 23942.
ABC: Node 23943 has dup fanin 23940.
ABC: Node 23943 has dup fanin 23942.
ABC: Node 23954 has dup fanin 23952.
ABC: Node 23954 has dup fanin 23953.
ABC: Node 23954 has dup fanin 23952.
ABC: Node 23954 has dup fanin 23953.
ABC: Node 23966 has dup fanin 23963.
ABC: Node 23966 has dup fanin 23965.
ABC: Node 23966 has dup fanin 23963.
ABC: Node 23966 has dup fanin 23965.
ABC: Node 23977 has dup fanin 23975.
ABC: Node 23977 has dup fanin 23976.
ABC: Node 23977 has dup fanin 23975.
ABC: Node 23977 has dup fanin 23976.
ABC: Node 23989 has dup fanin 23986.
ABC: Node 23989 has dup fanin 23988.
ABC: Node 23989 has dup fanin 23986.
ABC: Node 23989 has dup fanin 23988.
ABC: Node 24000 has dup fanin 23998.
ABC: Node 24000 has dup fanin 23999.
ABC: Node 24000 has dup fanin 23998.
ABC: Node 24000 has dup fanin 23999.
ABC: Node 24005 has dup fanin 24002.
ABC: Node 24005 has dup fanin 24004.
ABC: Node 24005 has dup fanin 24002.
ABC: Node 24005 has dup fanin 24004.
ABC: Node 24009 has dup fanin 24007.
ABC: Node 24009 has dup fanin 24008.
ABC: Node 24009 has dup fanin 24007.
ABC: Node 24009 has dup fanin 24008.
ABC: Node 24014 has dup fanin 24011.
ABC: Node 24014 has dup fanin 24013.
ABC: Node 24014 has dup fanin 24011.
ABC: Node 24014 has dup fanin 24013.
ABC: Node 24019 has dup fanin 24016.
ABC: Node 24019 has dup fanin 24018.
ABC: Node 24019 has dup fanin 24016.
ABC: Node 24019 has dup fanin 24018.
ABC: Node 24024 has dup fanin 24021.
ABC: Node 24024 has dup fanin 24023.
ABC: Node 24024 has dup fanin 24021.
ABC: Node 24024 has dup fanin 24023.
ABC: Node 24028 has dup fanin 24026.
ABC: Node 24028 has dup fanin 24027.
ABC: Node 24028 has dup fanin 24026.
ABC: Node 24028 has dup fanin 24027.
ABC: Node 24032 has dup fanin 24030.
ABC: Node 24032 has dup fanin 24031.
ABC: Node 24032 has dup fanin 24030.
ABC: Node 24032 has dup fanin 24031.
ABC: Node 24326 has dup fanin 1410.
ABC: Node 24326 has dup fanin 17443.
ABC: Node 24326 has dup fanin 1410.
ABC: Node 24326 has dup fanin 17443.
ABC: Node 24330 has dup fanin 1433.
ABC: Node 24330 has dup fanin 24328.
ABC: Node 24330 has dup fanin 1433.
ABC: Node 24330 has dup fanin 24328.
ABC: Node 24424 has dup fanin 19018.
ABC: Node 24424 has dup fanin 19019.
ABC: Node 24424 has dup fanin 19018.
ABC: Node 24424 has dup fanin 19019.
ABC: Node 24434 has dup fanin 19015.
ABC: Node 24434 has dup fanin 19020.
ABC: Node 24434 has dup fanin 19015.
ABC: Node 24434 has dup fanin 19020.
ABC: Node 24454 has dup fanin 24451.
ABC: Node 24454 has dup fanin 24453.
ABC: Node 24454 has dup fanin 24451.
ABC: Node 24454 has dup fanin 24453.
ABC: Node 24467 has dup fanin 24464.
ABC: Node 24467 has dup fanin 24466.
ABC: Node 24467 has dup fanin 24464.
ABC: Node 24467 has dup fanin 24466.
ABC: Node 24481 has dup fanin 24477.
ABC: Node 24481 has dup fanin 24480.
ABC: Node 24481 has dup fanin 24477.
ABC: Node 24481 has dup fanin 24480.
ABC: Node 24493 has dup fanin 24491.
ABC: Node 24493 has dup fanin 24492.
ABC: Node 24493 has dup fanin 24491.
ABC: Node 24493 has dup fanin 24492.
ABC: Node 24505 has dup fanin 24502.
ABC: Node 24505 has dup fanin 24504.
ABC: Node 24505 has dup fanin 24502.
ABC: Node 24505 has dup fanin 24504.
ABC: Node 24517 has dup fanin 24514.
ABC: Node 24517 has dup fanin 24516.
ABC: Node 24517 has dup fanin 24514.
ABC: Node 24517 has dup fanin 24516.
ABC: Node 24530 has dup fanin 24526.
ABC: Node 24530 has dup fanin 24529.
ABC: Node 24530 has dup fanin 24526.
ABC: Node 24530 has dup fanin 24529.
ABC: Node 24541 has dup fanin 24539.
ABC: Node 24541 has dup fanin 24540.
ABC: Node 24541 has dup fanin 24539.
ABC: Node 24541 has dup fanin 24540.
ABC: Node 24553 has dup fanin 24550.
ABC: Node 24553 has dup fanin 24552.
ABC: Node 24553 has dup fanin 24550.
ABC: Node 24553 has dup fanin 24552.
ABC: Node 24565 has dup fanin 24562.
ABC: Node 24565 has dup fanin 24564.
ABC: Node 24565 has dup fanin 24562.
ABC: Node 24565 has dup fanin 24564.
ABC: Node 24578 has dup fanin 24574.
ABC: Node 24578 has dup fanin 24577.
ABC: Node 24578 has dup fanin 24574.
ABC: Node 24578 has dup fanin 24577.
ABC: Node 24588 has dup fanin 24586.
ABC: Node 24588 has dup fanin 24587.
ABC: Node 24588 has dup fanin 24586.
ABC: Node 24588 has dup fanin 24587.
ABC: Node 24600 has dup fanin 24597.
ABC: Node 24600 has dup fanin 24599.
ABC: Node 24600 has dup fanin 24597.
ABC: Node 24600 has dup fanin 24599.
ABC: Node 24610 has dup fanin 24608.
ABC: Node 24610 has dup fanin 24609.
ABC: Node 24610 has dup fanin 24608.
ABC: Node 24610 has dup fanin 24609.
ABC: Node 24622 has dup fanin 24618.
ABC: Node 24622 has dup fanin 24620.
ABC: Node 24622 has dup fanin 24618.
ABC: Node 24622 has dup fanin 24620.
ABC: Node 24632 has dup fanin 24630.
ABC: Node 24632 has dup fanin 24631.
ABC: Node 24632 has dup fanin 24630.
ABC: Node 24632 has dup fanin 24631.
ABC: Node 24644 has dup fanin 24641.
ABC: Node 24644 has dup fanin 24643.
ABC: Node 24644 has dup fanin 24641.
ABC: Node 24644 has dup fanin 24643.
ABC: Node 24654 has dup fanin 24652.
ABC: Node 24654 has dup fanin 24653.
ABC: Node 24654 has dup fanin 24652.
ABC: Node 24654 has dup fanin 24653.
ABC: Node 24666 has dup fanin 24662.
ABC: Node 24666 has dup fanin 24664.
ABC: Node 24666 has dup fanin 24662.
ABC: Node 24666 has dup fanin 24664.
ABC: Node 24676 has dup fanin 24674.
ABC: Node 24676 has dup fanin 24675.
ABC: Node 24676 has dup fanin 24674.
ABC: Node 24676 has dup fanin 24675.
ABC: Node 24688 has dup fanin 24685.
ABC: Node 24688 has dup fanin 24687.
ABC: Node 24688 has dup fanin 24685.
ABC: Node 24688 has dup fanin 24687.
ABC: Node 24698 has dup fanin 24696.
ABC: Node 24698 has dup fanin 24697.
ABC: Node 24698 has dup fanin 24696.
ABC: Node 24698 has dup fanin 24697.
ABC: Node 24710 has dup fanin 24706.
ABC: Node 24710 has dup fanin 24708.
ABC: Node 24710 has dup fanin 24706.
ABC: Node 24710 has dup fanin 24708.
ABC: Node 24720 has dup fanin 24718.
ABC: Node 24720 has dup fanin 24719.
ABC: Node 24720 has dup fanin 24718.
ABC: Node 24720 has dup fanin 24719.
ABC: Node 24730 has dup fanin 24728.
ABC: Node 24730 has dup fanin 24729.
ABC: Node 24730 has dup fanin 24728.
ABC: Node 24730 has dup fanin 24729.
ABC: Node 24740 has dup fanin 24738.
ABC: Node 24740 has dup fanin 24739.
ABC: Node 24740 has dup fanin 24738.
ABC: Node 24740 has dup fanin 24739.
ABC: Node 24750 has dup fanin 24748.
ABC: Node 24750 has dup fanin 24749.
ABC: Node 24750 has dup fanin 24748.
ABC: Node 24750 has dup fanin 24749.
ABC: Node 24944 has dup fanin 15653.
ABC: Node 24944 has dup fanin 15653.
ABC: Node 25154 has dup fanin 25152.
ABC: Node 25154 has dup fanin 25153.
ABC: Node 25154 has dup fanin 25152.
ABC: Node 25154 has dup fanin 25153.
ABC: Node 25165 has dup fanin 25162.
ABC: Node 25165 has dup fanin 25164.
ABC: Node 25165 has dup fanin 25162.
ABC: Node 25165 has dup fanin 25164.
ABC: Node 25173 has dup fanin 25171.
ABC: Node 25173 has dup fanin 25172.
ABC: Node 25173 has dup fanin 25171.
ABC: Node 25173 has dup fanin 25172.
ABC: Node 25181 has dup fanin 25178.
ABC: Node 25181 has dup fanin 25180.
ABC: Node 25181 has dup fanin 25178.
ABC: Node 25181 has dup fanin 25180.
ABC: Node 25191 has dup fanin 25188.
ABC: Node 25191 has dup fanin 25190.
ABC: Node 25191 has dup fanin 25188.
ABC: Node 25191 has dup fanin 25190.
ABC: Node 25202 has dup fanin 25198.
ABC: Node 25202 has dup fanin 25201.
ABC: Node 25202 has dup fanin 25198.
ABC: Node 25202 has dup fanin 25201.
ABC: Node 25209 has dup fanin 14159.
ABC: Node 25209 has dup fanin 5709.
ABC: Node 25209 has dup fanin 14159.
ABC: Node 25209 has dup fanin 5709.
ABC: Node 25211 has dup fanin 25209.
ABC: Node 25211 has dup fanin 25210.
ABC: Node 25211 has dup fanin 25209.
ABC: Node 25211 has dup fanin 25210.
ABC: Node 25218 has dup fanin 25215.
ABC: Node 25218 has dup fanin 25217.
ABC: Node 25218 has dup fanin 25215.
ABC: Node 25218 has dup fanin 25217.
ABC: Node 25225 has dup fanin 25222.
ABC: Node 25225 has dup fanin 25224.
ABC: Node 25225 has dup fanin 25222.
ABC: Node 25225 has dup fanin 25224.
ABC: Node 25233 has dup fanin 25229.
ABC: Node 25233 has dup fanin 25232.
ABC: Node 25233 has dup fanin 25229.
ABC: Node 25233 has dup fanin 25232.
ABC: Node 25239 has dup fanin 25237.
ABC: Node 25239 has dup fanin 25238.
ABC: Node 25239 has dup fanin 25237.
ABC: Node 25239 has dup fanin 25238.
ABC: Node 25246 has dup fanin 25243.
ABC: Node 25246 has dup fanin 25245.
ABC: Node 25246 has dup fanin 25243.
ABC: Node 25246 has dup fanin 25245.
ABC: Node 25253 has dup fanin 25250.
ABC: Node 25253 has dup fanin 25252.
ABC: Node 25253 has dup fanin 25250.
ABC: Node 25253 has dup fanin 25252.
ABC: Node 25261 has dup fanin 25257.
ABC: Node 25261 has dup fanin 25260.
ABC: Node 25261 has dup fanin 25257.
ABC: Node 25261 has dup fanin 25260.
ABC: Node 25265 has dup fanin 14151.
ABC: Node 25265 has dup fanin 5733.
ABC: Node 25265 has dup fanin 14151.
ABC: Node 25265 has dup fanin 5733.
ABC: Node 25267 has dup fanin 25265.
ABC: Node 25267 has dup fanin 25266.
ABC: Node 25267 has dup fanin 25265.
ABC: Node 25267 has dup fanin 25266.
ABC: Node 25275 has dup fanin 25272.
ABC: Node 25275 has dup fanin 25274.
ABC: Node 25275 has dup fanin 25272.
ABC: Node 25275 has dup fanin 25274.
ABC: Node 25282 has dup fanin 25279.
ABC: Node 25282 has dup fanin 25281.
ABC: Node 25282 has dup fanin 25279.
ABC: Node 25282 has dup fanin 25281.
ABC: Node 25290 has dup fanin 25286.
ABC: Node 25290 has dup fanin 25289.
ABC: Node 25290 has dup fanin 25286.
ABC: Node 25290 has dup fanin 25289.
ABC: Node 25296 has dup fanin 25294.
ABC: Node 25296 has dup fanin 25295.
ABC: Node 25296 has dup fanin 25294.
ABC: Node 25296 has dup fanin 25295.
ABC: Node 25304 has dup fanin 25301.
ABC: Node 25304 has dup fanin 25303.
ABC: Node 25304 has dup fanin 25301.
ABC: Node 25304 has dup fanin 25303.
ABC: Node 25311 has dup fanin 25308.
ABC: Node 25311 has dup fanin 25310.
ABC: Node 25311 has dup fanin 25308.
ABC: Node 25311 has dup fanin 25310.
ABC: Node 25319 has dup fanin 25315.
ABC: Node 25319 has dup fanin 25318.
ABC: Node 25319 has dup fanin 25315.
ABC: Node 25319 has dup fanin 25318.
ABC: Node 25325 has dup fanin 25323.
ABC: Node 25325 has dup fanin 25324.
ABC: Node 25325 has dup fanin 25323.
ABC: Node 25325 has dup fanin 25324.
ABC: Node 25333 has dup fanin 25330.
ABC: Node 25333 has dup fanin 25332.
ABC: Node 25333 has dup fanin 25330.
ABC: Node 25333 has dup fanin 25332.
ABC: Node 25338 has dup fanin 14141.
ABC: Node 25338 has dup fanin 5763.
ABC: Node 25338 has dup fanin 14141.
ABC: Node 25338 has dup fanin 5763.
ABC: Node 25339 has dup fanin 25337.
ABC: Node 25339 has dup fanin 25338.
ABC: Node 25339 has dup fanin 25337.
ABC: Node 25339 has dup fanin 25338.
ABC: Node 25343 has dup fanin 14140.
ABC: Node 25343 has dup fanin 5766.
ABC: Node 25343 has dup fanin 14140.
ABC: Node 25343 has dup fanin 5766.
ABC: Node 25346 has dup fanin 25343.
ABC: Node 25346 has dup fanin 25345.
ABC: Node 25346 has dup fanin 25343.
ABC: Node 25346 has dup fanin 25345.
ABC: Node 25350 has dup fanin 14139.
ABC: Node 25350 has dup fanin 5769.
ABC: Node 25350 has dup fanin 14139.
ABC: Node 25350 has dup fanin 5769.
ABC: Node 25353 has dup fanin 25350.
ABC: Node 25353 has dup fanin 25352.
ABC: Node 25353 has dup fanin 25350.
ABC: Node 25353 has dup fanin 25352.
ABC: Node 25361 has dup fanin 25358.
ABC: Node 25361 has dup fanin 25360.
ABC: Node 25361 has dup fanin 25358.
ABC: Node 25361 has dup fanin 25360.
ABC: Node 25365 has dup fanin 14137.
ABC: Node 25365 has dup fanin 5775.
ABC: Node 25365 has dup fanin 14137.
ABC: Node 25365 has dup fanin 5775.
ABC: Node 25367 has dup fanin 25365.
ABC: Node 25367 has dup fanin 25366.
ABC: Node 25367 has dup fanin 25365.
ABC: Node 25367 has dup fanin 25366.
ABC: Node 25372 has dup fanin 13128.
ABC: Node 25372 has dup fanin 5778.
ABC: Node 25372 has dup fanin 13128.
ABC: Node 25372 has dup fanin 5778.
ABC: Node 25373 has dup fanin 25371.
ABC: Node 25373 has dup fanin 25372.
ABC: Node 25373 has dup fanin 25371.
ABC: Node 25373 has dup fanin 25372.
ABC: Node 25386 has dup fanin 17025.
ABC: Node 25386 has dup fanin 17025.
ABC: Node 25388 has dup fanin 17025.
ABC: Node 25388 has dup fanin 17025.
ABC: Node 25390 has dup fanin 17025.
ABC: Node 25390 has dup fanin 17025.
ABC: Node 25392 has dup fanin 17025.
ABC: Node 25392 has dup fanin 17025.
ABC: Node 25396 has dup fanin 17025.
ABC: Node 25396 has dup fanin 17025.
ABC: Node 25398 has dup fanin 17025.
ABC: Node 25398 has dup fanin 17025.
ABC: Node 25400 has dup fanin 17025.
ABC: Node 25400 has dup fanin 17025.
ABC: Node 25435 has dup fanin 15570.
ABC: Node 25435 has dup fanin 25433.
ABC: Node 25435 has dup fanin 15570.
ABC: Node 25435 has dup fanin 25433.
ABC: Node 25505 has dup fanin 22763.
ABC: Node 25505 has dup fanin 22982.
ABC: Node 25505 has dup fanin 22763.
ABC: Node 25505 has dup fanin 22982.
ABC: + upsize -D 50000 
ABC: Current delay (16732.68 ps) does not exceed the target delay (50000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 50000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  17856 ( 45.7 %)   Cap =  9.7 ff (  9.4 %)   Area =   122202.20 ( 54.3 %)   Delay = 16862.51 ps  (  0.6 %)               
ABC: Path  0 --    4586 : 0    2 pi                       A =   0.00  Df =   8.1   -5.5 ps  S =  20.0 ps  Cin =  0.0 ff  Cout =   6.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   13035 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df =  41.8   -8.1 ps  S =  40.4 ps  Cin =  4.5 ff  Cout =   7.3 ff  Cmax = 331.4 ff  G =  152  
ABC: Path  2 --   13037 : 4    1 sky130_fd_sc_hd__o22a_2  A =  10.01  Df = 233.5  -72.9 ps  S =  34.5 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 304.9 ff  G =   97  
ABC: Path  3 --   13038 : 5    1 sky130_fd_sc_hd__o221a_2 A =  11.26  Df = 339.4  -31.3 ps  S =  39.0 ps  Cin =  2.3 ff  Cout =   1.6 ff  Cmax = 281.1 ff  G =   65  
ABC: Path  4 --   13039 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 567.4  -40.4 ps  S =  61.4 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 300.3 ff  G =  292  
ABC: Path  5 --   13040 : 4    1 sky130_fd_sc_hd__nand4_2 A =  12.51  Df = 644.7  -27.6 ps  S =  61.9 ps  Cin =  4.4 ff  Cout =   2.5 ff  Cmax = 200.5 ff  G =   54  
ABC: Path  6 --   13042 : 5    4 sky130_fd_sc_hd__a41o_2  A =  11.26  Df = 905.5  -42.4 ps  S =  71.5 ps  Cin =  2.3 ff  Cout =   9.7 ff  Cmax = 325.0 ff  G =  395  
ABC: Path  7 --   13210 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1189.4 -209.2 ps  S =  63.7 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 299.4 ff  G =  401  
ABC: Path  8 --   13211 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1494.7 -389.0 ps  S =  75.9 ps  Cin =  1.5 ff  Cout =  11.0 ff  Cmax = 299.4 ff  G =  707  
ABC: Path  9 --   13212 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1802.7 -566.1 ps  S =  74.5 ps  Cin =  1.5 ff  Cout =  10.2 ff  Cmax = 299.4 ff  G =  665  
ABC: Path 10 --   13444 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =2104.5 -744.6 ps  S =  70.6 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  563  
ABC: Path 11 --   13445 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =2395.2 -923.9 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 12 --   13446 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =2692.9-1105.6 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 13 --   13447 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =2983.5-1284.8 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 14 --   13448 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =3281.2-1466.5 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 15 --   13449 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =3571.8-1645.8 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 16 --   13450 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =3869.5-1827.4 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 17 --   13451 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =4160.1-2006.7 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 18 --   13452 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =4457.8-2188.3 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 19 --   13453 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =4748.4-2367.6 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 20 --   13454 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5046.1-2549.2 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 21 --   13455 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5336.7-2728.5 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 22 --   13456 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5634.5-2910.1 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 23 --   13457 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5930.6-3089.4 ps  S =  68.2 ps  Cin =  1.5 ff  Cout =   7.6 ff  Cmax = 299.4 ff  G =  499  
ABC: Path 24 --   13458 : 3    2 sky130_fd_sc_hd__or3_2   A =   7.51  Df =6358.0-3404.3 ps  S =  88.2 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 310.4 ff  G =  386  
ABC: Path 25 --   13459 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =6664.8-3595.3 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 26 --   13460 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =6955.4-3774.5 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 27 --   13461 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =7253.1-3956.2 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 28 --   13462 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =7543.7-4135.4 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 29 --   13463 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =7841.4-4317.1 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 30 --   13464 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =8132.0-4496.3 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 31 --   13465 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =8429.7-4678.0 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 32 --   13466 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =8720.4-4857.3 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 33 --   13467 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =9018.1-5038.9 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 34 --   13468 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =9308.7-5218.2 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 35 --   13469 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =9606.5-5399.9 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 36 --   13470 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =9897.1-5579.2 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 37 --   13471 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =10194.8-5760.8 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 38 --   13472 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =10485.5-5940.1 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 39 --   13473 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =10783.2-6121.8 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 40 --   13474 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =11073.8-6301.1 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 41 --   13475 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =11371.6-6482.7 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 42 --   13476 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =11662.2-6662.0 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 43 --   13477 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =11959.9-6843.7 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 44 --   13478 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =12250.6-7023.0 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 45 --   13479 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =12548.3-7204.6 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 46 --   13480 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =12838.9-7383.9 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 47 --   13481 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =13136.7-7565.6 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 48 --   13482 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =13427.3-7744.9 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 49 --   13483 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =13725.0-7926.6 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 50 --   13484 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =14015.7-8105.8 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 51 --   13485 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =14313.4-8287.5 ps  S =  70.4 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 52 --   13486 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =14604.0-8466.8 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 53 --   13487 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =14901.8-8648.4 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 54 --   13488 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =15192.4-8827.7 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  404  
ABC: Path 55 --   13489 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =15490.1-9009.4 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 299.4 ff  G =  561  
ABC: Path 56 --   13490 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =15799.9-9188.6 ps  S =  77.3 ps  Cin =  1.5 ff  Cout =  11.2 ff  Cmax = 299.4 ff  G =  732  
ABC: Path 57 --   13491 : 3    2 sky130_fd_sc_hd__or3_2   A =   7.51  Df =16230.2-9499.8 ps  S =  88.2 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 310.4 ff  G =  386  
ABC: Path 58 --   13492 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =16541.2-9690.9 ps  S =  73.4 ps  Cin =  1.5 ff  Cout =   9.6 ff  Cmax = 299.4 ff  G =  632  
ABC: Path 59 --   13497 : 5    1 sky130_fd_sc_hd__o221a_2 A =  11.26  Df =16862.5  -42.6 ps  S = 117.3 ps  Cin =  2.3 ff  Cout =  17.6 ff  Cmax = 281.1 ff  G =  751  
ABC: Start-point = pi4585 (\soc.cpu.picorv32_core.irq_pending [13]).  End-point = po79 ($auto$rtlil.cc:2290:MuxGate$109093).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 6137/ 6830  lat =    0  nd = 17856  edge =  43464  area =122182.02  delay =87.00  lev = 87
ABC: + write_blif /tmp/yosys-abc-cdEkVb/output.blif 

31.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      212
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      410
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:     2035
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      166
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      102
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      119
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      201
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      195
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     5289
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     2865
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      164
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      552
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      175
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      318
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      206
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:     1393
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       92
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      651
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:      144
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:      154
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     1175
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      210
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      224
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       10
ABC RESULTS:        internal signals:    13745
ABC RESULTS:           input signals:     6137
ABC RESULTS:          output signals:     6830
Removing temp directory.

32. Executing SETUNDEF pass (replace undef values with defined constants).

33. Executing HILOMAP pass (mapping to constant drivers).

34. Executing SPLITNETS pass (splitting up multi-bit signals).

35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mgmt_core..
Removed 265 unused cells and 50061 unused wires.
<suppressed ~1176 debug messages>

36. Executing INSBUF pass (insert buffer cells for connected wires).
Added mgmt_core.$auto$insbuf.cc:79:execute$127681: \flash_clk_oeb -> \flash_csb_oeb
Added mgmt_core.$auto$insbuf.cc:79:execute$127682: \mgmt_addr [0] -> \mgmt_addr_ro [0]
Added mgmt_core.$auto$insbuf.cc:79:execute$127683: \mgmt_addr [1] -> \mgmt_addr_ro [1]
Added mgmt_core.$auto$insbuf.cc:79:execute$127684: \mgmt_addr [2] -> \mgmt_addr_ro [2]
Added mgmt_core.$auto$insbuf.cc:79:execute$127685: \mgmt_addr [3] -> \mgmt_addr_ro [3]
Added mgmt_core.$auto$insbuf.cc:79:execute$127686: \mgmt_addr [4] -> \mgmt_addr_ro [4]
Added mgmt_core.$auto$insbuf.cc:79:execute$127687: \mgmt_addr [5] -> \mgmt_addr_ro [5]
Added mgmt_core.$auto$insbuf.cc:79:execute$127688: \mgmt_addr [6] -> \mgmt_addr_ro [6]
Added mgmt_core.$auto$insbuf.cc:79:execute$127689: \mgmt_addr [7] -> \mgmt_addr_ro [7]
Added mgmt_core.$auto$insbuf.cc:79:execute$127690: \mgmt_wen [1] -> \mgmt_wen [0]
Added mgmt_core.$auto$insbuf.cc:79:execute$127691: \mgmt_wen_mask [4] -> \mgmt_wen_mask [0]
Added mgmt_core.$auto$insbuf.cc:79:execute$127692: \mgmt_wen_mask [5] -> \mgmt_wen_mask [1]
Added mgmt_core.$auto$insbuf.cc:79:execute$127693: \mgmt_wen_mask [6] -> \mgmt_wen_mask [2]
Added mgmt_core.$auto$insbuf.cc:79:execute$127694: \mgmt_wen_mask [7] -> \mgmt_wen_mask [3]
Added mgmt_core.$auto$insbuf.cc:79:execute$127695: \mgmt_addr [0] -> \mprj_adr_o [2]
Added mgmt_core.$auto$insbuf.cc:79:execute$127696: \mgmt_addr [1] -> \mprj_adr_o [3]
Added mgmt_core.$auto$insbuf.cc:79:execute$127697: \mgmt_addr [2] -> \mprj_adr_o [4]
Added mgmt_core.$auto$insbuf.cc:79:execute$127698: \mgmt_addr [3] -> \mprj_adr_o [5]
Added mgmt_core.$auto$insbuf.cc:79:execute$127699: \mgmt_addr [4] -> \mprj_adr_o [6]
Added mgmt_core.$auto$insbuf.cc:79:execute$127700: \mgmt_addr [5] -> \mprj_adr_o [7]
Added mgmt_core.$auto$insbuf.cc:79:execute$127701: \mgmt_addr [6] -> \mprj_adr_o [8]
Added mgmt_core.$auto$insbuf.cc:79:execute$127702: \mgmt_addr [7] -> \mprj_adr_o [9]
Added mgmt_core.$auto$insbuf.cc:79:execute$127703: \mgmt_wdata [0] -> \mprj_dat_o [0]
Added mgmt_core.$auto$insbuf.cc:79:execute$127704: \mgmt_wdata [1] -> \mprj_dat_o [1]
Added mgmt_core.$auto$insbuf.cc:79:execute$127705: \mgmt_wdata [2] -> \mprj_dat_o [2]
Added mgmt_core.$auto$insbuf.cc:79:execute$127706: \mgmt_wdata [3] -> \mprj_dat_o [3]
Added mgmt_core.$auto$insbuf.cc:79:execute$127707: \mgmt_wdata [4] -> \mprj_dat_o [4]
Added mgmt_core.$auto$insbuf.cc:79:execute$127708: \mgmt_wdata [5] -> \mprj_dat_o [5]
Added mgmt_core.$auto$insbuf.cc:79:execute$127709: \mgmt_wdata [6] -> \mprj_dat_o [6]
Added mgmt_core.$auto$insbuf.cc:79:execute$127710: \mgmt_wdata [7] -> \mprj_dat_o [7]
Added mgmt_core.$auto$insbuf.cc:79:execute$127711: \mgmt_wdata [8] -> \mprj_dat_o [8]
Added mgmt_core.$auto$insbuf.cc:79:execute$127712: \mgmt_wdata [9] -> \mprj_dat_o [9]
Added mgmt_core.$auto$insbuf.cc:79:execute$127713: \mgmt_wdata [10] -> \mprj_dat_o [10]
Added mgmt_core.$auto$insbuf.cc:79:execute$127714: \mgmt_wdata [11] -> \mprj_dat_o [11]
Added mgmt_core.$auto$insbuf.cc:79:execute$127715: \mgmt_wdata [12] -> \mprj_dat_o [12]
Added mgmt_core.$auto$insbuf.cc:79:execute$127716: \mgmt_wdata [13] -> \mprj_dat_o [13]
Added mgmt_core.$auto$insbuf.cc:79:execute$127717: \mgmt_wdata [14] -> \mprj_dat_o [14]
Added mgmt_core.$auto$insbuf.cc:79:execute$127718: \mgmt_wdata [15] -> \mprj_dat_o [15]
Added mgmt_core.$auto$insbuf.cc:79:execute$127719: \mgmt_wdata [16] -> \mprj_dat_o [16]
Added mgmt_core.$auto$insbuf.cc:79:execute$127720: \mgmt_wdata [17] -> \mprj_dat_o [17]
Added mgmt_core.$auto$insbuf.cc:79:execute$127721: \mgmt_wdata [18] -> \mprj_dat_o [18]
Added mgmt_core.$auto$insbuf.cc:79:execute$127722: \mgmt_wdata [19] -> \mprj_dat_o [19]
Added mgmt_core.$auto$insbuf.cc:79:execute$127723: \mgmt_wdata [20] -> \mprj_dat_o [20]
Added mgmt_core.$auto$insbuf.cc:79:execute$127724: \mgmt_wdata [21] -> \mprj_dat_o [21]
Added mgmt_core.$auto$insbuf.cc:79:execute$127725: \mgmt_wdata [22] -> \mprj_dat_o [22]
Added mgmt_core.$auto$insbuf.cc:79:execute$127726: \mgmt_wdata [23] -> \mprj_dat_o [23]
Added mgmt_core.$auto$insbuf.cc:79:execute$127727: \mgmt_wdata [24] -> \mprj_dat_o [24]
Added mgmt_core.$auto$insbuf.cc:79:execute$127728: \mgmt_wdata [25] -> \mprj_dat_o [25]
Added mgmt_core.$auto$insbuf.cc:79:execute$127729: \mgmt_wdata [26] -> \mprj_dat_o [26]
Added mgmt_core.$auto$insbuf.cc:79:execute$127730: \mgmt_wdata [27] -> \mprj_dat_o [27]
Added mgmt_core.$auto$insbuf.cc:79:execute$127731: \mgmt_wdata [28] -> \mprj_dat_o [28]
Added mgmt_core.$auto$insbuf.cc:79:execute$127732: \mgmt_wdata [29] -> \mprj_dat_o [29]
Added mgmt_core.$auto$insbuf.cc:79:execute$127733: \mgmt_wdata [30] -> \mprj_dat_o [30]
Added mgmt_core.$auto$insbuf.cc:79:execute$127734: \mgmt_wdata [31] -> \mprj_dat_o [31]

37. Executing CHECK pass (checking for obvious problems).
checking module mgmt_core..
Warning: Wire mgmt_core.\user_irq_ena [2] is used but has no driver.
Warning: Wire mgmt_core.\user_irq_ena [1] is used but has no driver.
Warning: Wire mgmt_core.\user_irq_ena [0] is used but has no driver.
Warning: Wire mgmt_core.\user_clk is used but has no driver.
Warning: Wire mgmt_core.\sdo_outenb is used but has no driver.
Warning: Wire mgmt_core.\sdo_out is used but has no driver.
Warning: Wire mgmt_core.\pwr_ctrl_out [3] is used but has no driver.
Warning: Wire mgmt_core.\pwr_ctrl_out [2] is used but has no driver.
Warning: Wire mgmt_core.\pwr_ctrl_out [1] is used but has no driver.
Warning: Wire mgmt_core.\pwr_ctrl_out [0] is used but has no driver.
Warning: Wire mgmt_core.\mprj_we_o is used but has no driver.
Warning: Wire mgmt_core.\mprj_stb_o is used but has no driver.
Warning: Wire mgmt_core.\mprj_sel_o [3] is used but has no driver.
Warning: Wire mgmt_core.\mprj_sel_o [2] is used but has no driver.
Warning: Wire mgmt_core.\mprj_sel_o [1] is used but has no driver.
Warning: Wire mgmt_core.\mprj_sel_o [0] is used but has no driver.
Warning: Wire mgmt_core.\mprj_io_loader_resetn is used but has no driver.
Warning: Wire mgmt_core.\mprj_io_loader_data_2 is used but has no driver.
Warning: Wire mgmt_core.\mprj_io_loader_data_1 is used but has no driver.
Warning: Wire mgmt_core.\mprj_io_loader_clock is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [31] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [30] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [29] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [28] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [27] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [26] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [25] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [24] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [23] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [22] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [21] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [20] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [19] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [18] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [17] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [16] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [15] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [14] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [13] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [12] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [11] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [10] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [9] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [8] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [7] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [6] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [5] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [4] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [3] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [2] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [1] is used but has no driver.
Warning: Wire mgmt_core.\mprj_dat_o [0] is used but has no driver.
Warning: Wire mgmt_core.\mprj_cyc_o is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [31] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [30] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [29] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [28] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [27] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [26] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [25] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [24] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [23] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [22] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [21] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [20] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [19] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [18] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [17] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [16] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [15] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [14] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [13] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [12] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [11] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [10] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [9] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [8] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [7] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [6] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [5] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [4] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [3] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [2] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [1] is used but has no driver.
Warning: Wire mgmt_core.\mprj_adr_o [0] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [7] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [6] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [5] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [4] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [3] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [2] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [1] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen_mask [0] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen [1] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wen [0] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [37] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [36] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [35] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [34] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [33] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [32] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [31] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [30] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [29] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [28] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [27] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [26] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [25] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [24] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [23] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [22] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [21] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [20] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [19] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [18] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [17] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [16] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [15] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [14] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [13] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [12] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [11] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [10] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [9] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [8] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [7] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [6] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [5] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [4] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [3] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [2] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [1] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_out_data [0] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_ena_ro is used but has no driver.
Warning: Wire mgmt_core.\mgmt_ena [1] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_ena [0] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [7] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [6] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [5] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [4] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [3] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [2] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [1] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr_ro [0] is used but has no driver.
Warning: Wire mgmt_core.\la_output [127] is used but has no driver.
Warning: Wire mgmt_core.\la_output [126] is used but has no driver.
Warning: Wire mgmt_core.\la_output [125] is used but has no driver.
Warning: Wire mgmt_core.\la_output [124] is used but has no driver.
Warning: Wire mgmt_core.\la_output [123] is used but has no driver.
Warning: Wire mgmt_core.\la_output [122] is used but has no driver.
Warning: Wire mgmt_core.\la_output [121] is used but has no driver.
Warning: Wire mgmt_core.\la_output [120] is used but has no driver.
Warning: Wire mgmt_core.\la_output [119] is used but has no driver.
Warning: Wire mgmt_core.\la_output [118] is used but has no driver.
Warning: Wire mgmt_core.\la_output [117] is used but has no driver.
Warning: Wire mgmt_core.\la_output [116] is used but has no driver.
Warning: Wire mgmt_core.\la_output [115] is used but has no driver.
Warning: Wire mgmt_core.\la_output [114] is used but has no driver.
Warning: Wire mgmt_core.\la_output [113] is used but has no driver.
Warning: Wire mgmt_core.\la_output [112] is used but has no driver.
Warning: Wire mgmt_core.\la_output [111] is used but has no driver.
Warning: Wire mgmt_core.\la_output [110] is used but has no driver.
Warning: Wire mgmt_core.\la_output [109] is used but has no driver.
Warning: Wire mgmt_core.\la_output [108] is used but has no driver.
Warning: Wire mgmt_core.\la_output [107] is used but has no driver.
Warning: Wire mgmt_core.\la_output [106] is used but has no driver.
Warning: Wire mgmt_core.\la_output [105] is used but has no driver.
Warning: Wire mgmt_core.\la_output [104] is used but has no driver.
Warning: Wire mgmt_core.\la_output [103] is used but has no driver.
Warning: Wire mgmt_core.\la_output [102] is used but has no driver.
Warning: Wire mgmt_core.\la_output [101] is used but has no driver.
Warning: Wire mgmt_core.\la_output [100] is used but has no driver.
Warning: Wire mgmt_core.\la_output [99] is used but has no driver.
Warning: Wire mgmt_core.\la_output [98] is used but has no driver.
Warning: Wire mgmt_core.\la_output [97] is used but has no driver.
Warning: Wire mgmt_core.\la_output [96] is used but has no driver.
Warning: Wire mgmt_core.\la_output [95] is used but has no driver.
Warning: Wire mgmt_core.\la_output [94] is used but has no driver.
Warning: Wire mgmt_core.\la_output [93] is used but has no driver.
Warning: Wire mgmt_core.\la_output [92] is used but has no driver.
Warning: Wire mgmt_core.\la_output [91] is used but has no driver.
Warning: Wire mgmt_core.\la_output [90] is used but has no driver.
Warning: Wire mgmt_core.\la_output [89] is used but has no driver.
Warning: Wire mgmt_core.\la_output [88] is used but has no driver.
Warning: Wire mgmt_core.\la_output [87] is used but has no driver.
Warning: Wire mgmt_core.\la_output [86] is used but has no driver.
Warning: Wire mgmt_core.\la_output [85] is used but has no driver.
Warning: Wire mgmt_core.\la_output [84] is used but has no driver.
Warning: Wire mgmt_core.\la_output [83] is used but has no driver.
Warning: Wire mgmt_core.\la_output [82] is used but has no driver.
Warning: Wire mgmt_core.\la_output [81] is used but has no driver.
Warning: Wire mgmt_core.\la_output [80] is used but has no driver.
Warning: Wire mgmt_core.\la_output [79] is used but has no driver.
Warning: Wire mgmt_core.\la_output [78] is used but has no driver.
Warning: Wire mgmt_core.\la_output [77] is used but has no driver.
Warning: Wire mgmt_core.\la_output [76] is used but has no driver.
Warning: Wire mgmt_core.\la_output [75] is used but has no driver.
Warning: Wire mgmt_core.\la_output [74] is used but has no driver.
Warning: Wire mgmt_core.\la_output [73] is used but has no driver.
Warning: Wire mgmt_core.\la_output [72] is used but has no driver.
Warning: Wire mgmt_core.\la_output [71] is used but has no driver.
Warning: Wire mgmt_core.\la_output [70] is used but has no driver.
Warning: Wire mgmt_core.\la_output [69] is used but has no driver.
Warning: Wire mgmt_core.\la_output [68] is used but has no driver.
Warning: Wire mgmt_core.\la_output [67] is used but has no driver.
Warning: Wire mgmt_core.\la_output [66] is used but has no driver.
Warning: Wire mgmt_core.\la_output [65] is used but has no driver.
Warning: Wire mgmt_core.\la_output [64] is used but has no driver.
Warning: Wire mgmt_core.\la_output [63] is used but has no driver.
Warning: Wire mgmt_core.\la_output [62] is used but has no driver.
Warning: Wire mgmt_core.\la_output [61] is used but has no driver.
Warning: Wire mgmt_core.\la_output [60] is used but has no driver.
Warning: Wire mgmt_core.\la_output [59] is used but has no driver.
Warning: Wire mgmt_core.\la_output [58] is used but has no driver.
Warning: Wire mgmt_core.\la_output [57] is used but has no driver.
Warning: Wire mgmt_core.\la_output [56] is used but has no driver.
Warning: Wire mgmt_core.\la_output [55] is used but has no driver.
Warning: Wire mgmt_core.\la_output [54] is used but has no driver.
Warning: Wire mgmt_core.\la_output [53] is used but has no driver.
Warning: Wire mgmt_core.\la_output [52] is used but has no driver.
Warning: Wire mgmt_core.\la_output [51] is used but has no driver.
Warning: Wire mgmt_core.\la_output [50] is used but has no driver.
Warning: Wire mgmt_core.\la_output [49] is used but has no driver.
Warning: Wire mgmt_core.\la_output [48] is used but has no driver.
Warning: Wire mgmt_core.\la_output [47] is used but has no driver.
Warning: Wire mgmt_core.\la_output [46] is used but has no driver.
Warning: Wire mgmt_core.\la_output [45] is used but has no driver.
Warning: Wire mgmt_core.\la_output [44] is used but has no driver.
Warning: Wire mgmt_core.\la_output [43] is used but has no driver.
Warning: Wire mgmt_core.\la_output [42] is used but has no driver.
Warning: Wire mgmt_core.\la_output [41] is used but has no driver.
Warning: Wire mgmt_core.\la_output [40] is used but has no driver.
Warning: Wire mgmt_core.\la_output [39] is used but has no driver.
Warning: Wire mgmt_core.\la_output [38] is used but has no driver.
Warning: Wire mgmt_core.\la_output [37] is used but has no driver.
Warning: Wire mgmt_core.\la_output [36] is used but has no driver.
Warning: Wire mgmt_core.\la_output [35] is used but has no driver.
Warning: Wire mgmt_core.\la_output [34] is used but has no driver.
Warning: Wire mgmt_core.\la_output [33] is used but has no driver.
Warning: Wire mgmt_core.\la_output [32] is used but has no driver.
Warning: Wire mgmt_core.\la_output [31] is used but has no driver.
Warning: Wire mgmt_core.\la_output [30] is used but has no driver.
Warning: Wire mgmt_core.\la_output [29] is used but has no driver.
Warning: Wire mgmt_core.\la_output [28] is used but has no driver.
Warning: Wire mgmt_core.\la_output [27] is used but has no driver.
Warning: Wire mgmt_core.\la_output [26] is used but has no driver.
Warning: Wire mgmt_core.\la_output [25] is used but has no driver.
Warning: Wire mgmt_core.\la_output [24] is used but has no driver.
Warning: Wire mgmt_core.\la_output [23] is used but has no driver.
Warning: Wire mgmt_core.\la_output [22] is used but has no driver.
Warning: Wire mgmt_core.\la_output [21] is used but has no driver.
Warning: Wire mgmt_core.\la_output [20] is used but has no driver.
Warning: Wire mgmt_core.\la_output [19] is used but has no driver.
Warning: Wire mgmt_core.\la_output [18] is used but has no driver.
Warning: Wire mgmt_core.\la_output [17] is used but has no driver.
Warning: Wire mgmt_core.\la_output [16] is used but has no driver.
Warning: Wire mgmt_core.\la_output [15] is used but has no driver.
Warning: Wire mgmt_core.\la_output [14] is used but has no driver.
Warning: Wire mgmt_core.\la_output [13] is used but has no driver.
Warning: Wire mgmt_core.\la_output [12] is used but has no driver.
Warning: Wire mgmt_core.\la_output [11] is used but has no driver.
Warning: Wire mgmt_core.\la_output [10] is used but has no driver.
Warning: Wire mgmt_core.\la_output [9] is used but has no driver.
Warning: Wire mgmt_core.\la_output [8] is used but has no driver.
Warning: Wire mgmt_core.\la_output [7] is used but has no driver.
Warning: Wire mgmt_core.\la_output [6] is used but has no driver.
Warning: Wire mgmt_core.\la_output [5] is used but has no driver.
Warning: Wire mgmt_core.\la_output [4] is used but has no driver.
Warning: Wire mgmt_core.\la_output [3] is used but has no driver.
Warning: Wire mgmt_core.\la_output [2] is used but has no driver.
Warning: Wire mgmt_core.\la_output [1] is used but has no driver.
Warning: Wire mgmt_core.\la_output [0] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [127] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [126] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [125] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [124] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [123] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [122] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [121] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [120] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [119] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [118] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [117] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [116] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [115] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [114] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [113] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [112] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [111] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [110] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [109] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [108] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [107] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [106] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [105] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [104] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [103] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [102] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [101] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [100] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [99] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [98] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [97] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [96] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [95] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [94] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [93] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [92] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [91] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [90] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [89] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [88] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [87] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [86] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [85] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [84] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [83] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [82] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [81] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [80] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [79] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [78] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [77] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [76] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [75] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [74] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [73] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [72] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [71] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [70] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [69] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [68] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [67] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [66] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [65] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [64] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [63] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [62] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [61] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [60] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [59] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [58] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [57] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [56] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [55] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [54] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [53] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [52] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [51] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [50] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [49] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [48] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [47] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [46] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [45] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [44] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [43] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [42] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [41] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [40] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [39] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [38] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [37] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [36] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [35] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [34] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [33] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [32] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [31] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [30] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [29] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [28] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [27] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [26] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [25] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [24] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [23] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [22] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [21] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [20] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [19] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [18] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [17] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [16] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [15] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [14] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [13] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [12] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [11] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [10] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [9] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [8] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [7] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [6] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [5] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [4] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [3] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [2] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [1] is used but has no driver.
Warning: Wire mgmt_core.\la_oenb [0] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [127] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [126] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [125] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [124] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [123] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [122] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [121] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [120] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [119] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [118] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [117] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [116] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [115] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [114] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [113] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [112] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [111] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [110] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [109] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [108] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [107] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [106] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [105] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [104] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [103] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [102] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [101] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [100] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [99] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [98] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [97] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [96] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [95] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [94] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [93] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [92] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [91] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [90] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [89] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [88] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [87] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [86] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [85] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [84] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [83] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [82] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [81] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [80] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [79] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [78] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [77] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [76] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [75] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [74] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [73] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [72] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [71] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [70] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [69] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [68] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [67] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [66] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [65] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [64] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [63] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [62] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [61] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [60] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [59] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [58] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [57] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [56] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [55] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [54] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [53] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [52] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [51] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [50] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [49] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [48] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [47] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [46] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [45] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [44] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [43] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [42] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [41] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [40] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [39] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [38] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [37] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [36] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [35] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [34] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [33] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [32] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [31] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [30] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [29] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [28] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [27] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [26] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [25] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [24] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [23] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [22] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [21] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [20] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [19] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [18] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [17] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [16] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [15] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [14] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [13] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [12] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [11] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [10] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [9] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [8] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [7] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [6] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [5] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [4] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [3] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [2] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [1] is used but has no driver.
Warning: Wire mgmt_core.\la_iena [0] is used but has no driver.
Warning: Wire mgmt_core.\jtag_outenb is used but has no driver.
Warning: Wire mgmt_core.\jtag_out is used but has no driver.
Warning: Wire mgmt_core.\gpio_outenb_pad is used but has no driver.
Warning: Wire mgmt_core.\gpio_out_pad is used but has no driver.
Warning: Wire mgmt_core.\gpio_mode1_pad is used but has no driver.
Warning: Wire mgmt_core.\gpio_mode0_pad is used but has no driver.
Warning: Wire mgmt_core.\gpio_inenb_pad is used but has no driver.
Warning: Wire mgmt_core.\flash_io3_oeb is used but has no driver.
Warning: Wire mgmt_core.\flash_io2_oeb is used but has no driver.
Warning: Wire mgmt_core.\flash_io1_oeb is used but has no driver.
Warning: Wire mgmt_core.\flash_io1_ieb is used but has no driver.
Warning: Wire mgmt_core.\flash_io1_do is used but has no driver.
Warning: Wire mgmt_core.\flash_io0_oeb is used but has no driver.
Warning: Wire mgmt_core.\flash_io0_ieb is used but has no driver.
Warning: Wire mgmt_core.\flash_io0_do is used but has no driver.
Warning: Wire mgmt_core.\flash_csb_oeb is used but has no driver.
Warning: Wire mgmt_core.\flash_csb_ieb is used but has no driver.
Warning: Wire mgmt_core.\flash_csb is used but has no driver.
Warning: Wire mgmt_core.\flash_clk_oeb is used but has no driver.
Warning: Wire mgmt_core.\flash_clk_ieb is used but has no driver.
Warning: Wire mgmt_core.\flash_clk is used but has no driver.
Warning: Wire mgmt_core.\core_rstn is used but has no driver.
Warning: Wire mgmt_core.\soc.soc_mem.mem.wen[3] is used but has no driver.
Warning: Wire mgmt_core.\soc.soc_mem.mem.wen[2] is used but has no driver.
Warning: Wire mgmt_core.\soc.soc_mem.mem.wen[1] is used but has no driver.
Warning: Wire mgmt_core.\soc.soc_mem.mem.wen[0] is used but has no driver.
Warning: Wire mgmt_core.\soc.soc_mem.mem.ena is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [31] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [30] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [29] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [28] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [27] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [26] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [25] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [24] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [23] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [22] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [21] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [20] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [19] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [18] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [17] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [16] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [15] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [14] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [13] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [12] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [11] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [10] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [9] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [8] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [7] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [6] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [5] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [4] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [3] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [2] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [1] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_wdata [0] is used but has no driver.
Warning: Wire mgmt_core.\core_clk is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [7] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [6] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [5] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [4] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [3] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [2] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [1] is used but has no driver.
Warning: Wire mgmt_core.\mgmt_addr [0] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[25] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[24] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[23] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[22] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[21] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[20] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[19] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[18] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[17] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[16] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[15] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[14] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[13] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[12] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[11] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[10] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[9] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[8] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[7] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[6] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[5] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[4] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[3] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[2] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[1] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_trim[0] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_ena is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_div[4] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_div[3] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_div[2] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_div[1] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_div[0] is used but has no driver.
Warning: Wire mgmt_core.\housekeeping.pll_dco_ena is used but has no driver.
found and reported 629 problems.

38. Printing statistics.

=== mgmt_core ===

   Number of wires:              25963
   Number of wire bits:          26827
   Number of public wires:        3832
   Number of public wire bits:    4696
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26455
     DFFRAM                          1
     digital_pll                     1
     sky130_fd_sc_hd__a2111o_2       4
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       14
     sky130_fd_sc_hd__a211oi_2      62
     sky130_fd_sc_hd__a21bo_2       55
     sky130_fd_sc_hd__a21boi_2      37
     sky130_fd_sc_hd__a21o_2        97
     sky130_fd_sc_hd__a21oi_2      212
     sky130_fd_sc_hd__a221o_2      410
     sky130_fd_sc_hd__a221oi_2       5
     sky130_fd_sc_hd__a22o_2      2035
     sky130_fd_sc_hd__a22oi_2       10
     sky130_fd_sc_hd__a2bb2o_2     166
     sky130_fd_sc_hd__a2bb2oi_2     45
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a31o_2       102
     sky130_fd_sc_hd__a31oi_2       26
     sky130_fd_sc_hd__a32o_2       119
     sky130_fd_sc_hd__a41o_2         7
     sky130_fd_sc_hd__and2_2       201
     sky130_fd_sc_hd__and2b_2        7
     sky130_fd_sc_hd__and3_2       195
     sky130_fd_sc_hd__and3b_2        3
     sky130_fd_sc_hd__and4_2        52
     sky130_fd_sc_hd__and4b_2       17
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1       5289
     sky130_fd_sc_hd__buf_2         54
     sky130_fd_sc_hd__conb_1         6
     sky130_fd_sc_hd__dfrtp_2      309
     sky130_fd_sc_hd__dfstp_2       78
     sky130_fd_sc_hd__dfxtp_2     3632
     sky130_fd_sc_hd__ebufn_2       34
     sky130_fd_sc_hd__inv_2       2865
     sky130_fd_sc_hd__mux2_1      3701
     sky130_fd_sc_hd__mux2_2        56
     sky130_fd_sc_hd__mux4_1       783
     sky130_fd_sc_hd__nand2_2      164
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand4_2       28
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2       552
     sky130_fd_sc_hd__nor2b_2        6
     sky130_fd_sc_hd__nor3_2        65
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o2111a_2      23
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2      175
     sky130_fd_sc_hd__o211ai_2       8
     sky130_fd_sc_hd__o21a_2       318
     sky130_fd_sc_hd__o21ai_2      206
     sky130_fd_sc_hd__o21ba_2        4
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2     1393
     sky130_fd_sc_hd__o221ai_2      92
     sky130_fd_sc_hd__o22a_2       651
     sky130_fd_sc_hd__o22ai_2      144
     sky130_fd_sc_hd__o2bb2a_2      39
     sky130_fd_sc_hd__o2bb2ai_2      4
     sky130_fd_sc_hd__o311a_2       16
     sky130_fd_sc_hd__o31a_2        21
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2       154
     sky130_fd_sc_hd__o41a_2         5
     sky130_fd_sc_hd__or2_2       1175
     sky130_fd_sc_hd__or2b_2        21
     sky130_fd_sc_hd__or3_2        210
     sky130_fd_sc_hd__or3b_2         7
     sky130_fd_sc_hd__or4_2        224
     sky130_fd_sc_hd__or4b_2        26
     sky130_fd_sc_hd__or4bb_2       10

   Area for cell type \DFFRAM is unknown!
   Area for cell type \digital_pll is unknown!

   Chip area for module '\mgmt_core': 272550.147200

39. Executing Verilog backend.
Dumping module `\mgmt_core'.

Warnings: 636 unique messages, 638 total
End of script. Logfile hash: 291b42b54f, CPU: user 46.52s system 0.22s, MEM: 231.63 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 55% 2x abc (57 sec), 11% 45x opt_expr (12 sec), ...
