
# 1 Position

| Abbreviation | Explanation |
|:--|:--|
| R&D | Research and Development |
| SA | Solution Architect |
| SRE | Site Reliability Engineering (Server Restart EngineerüòÅ) |
| DBA | Database Administration |
| QA | Quality Assurance |

# 2 Open Source

| Abbreviation | Explanation |
|:--|:--|
| BSD | Berkeley Software Distribution |
| GPL | GNU General Public License |
| POSIX | The Portable Operating System Interface |
| OSI | Open Systems Interconnection |
| ISO | International Organization for Standardization |
| PPMC | Podling Project Management Committee |
| PMC | Project Management Committee |
| PR | Pull Request |
| LGTM | Looks Good To Me |
| SGTM | Sounds Good To Me |
| WIP | Work In Progress |
| PTAL | Please Take A Look |
| TBR | To Be Reviewed |
| TL;DR | Too Long; Didn't Read |
| TBD | To Be Done(or Defined/Discussed/Decided/Determined) |
| RC | Release Candidate |

# 3 System-Architecture

# 4 Áº©ÂÜôË°®

| Abbreviation | Explanation |
|:--|:--|
| ISA | Instruction-Set Architecture |
| VLIW | Very Long Instruction Word |
| EPIC | Explicitly Parallel Instruction Computing |
| CISC | Complex Instruction Set Computer |
| RISC | Reduced Instruction Set Computer |
| CPI | Cycles per Instruction |
| IPC | Instruction per Cycle |
| MIPS | Millions of Instructions Per Second |
| ABI | Application Binary Interface |
| ALU | Arithmetic Logic Unit |
| HL/ML | High Level/Machine Level |
| ROM | Read-only Memory |
| PROM | Programmable Read-only Memory |
| EPROM | Erasable Programmable Read-only Memory |
| EEPROM | Electrically Erasable Programmable Read-only Memory |
| FLASH | FLASH EEPROM |
| IF | Instruction Fetch |
| ID | Instruction Decode |
| EX | Execute Address Calc |
| MEM | Memory Access |
| WB | Write Back |
| RAW | Read After Write |
| WAR | Write After Read |
| WAW | Write After Write |
| PF | Float Point |
| DRAM | Dynamic Random Access Memory |
| SRAM | Static Random Access Memory |    
| DDR | Double Data Rate |
| VM | Virtual Memory |
| TLB | Translation Look-aside Buffer |
| SISD | Single Instruction stream, Single Data stream |
| SIMD | Single Instruction stream, Multiple Data streams |
| MISD | Multiple Instruction streams, Single Data stream |
| MIMD | Multiple Instruction streams, Multiple Data streams |
| SPMD | Single Program Multiple Data |
| SIMT | Single Instruction Multiple Thread |
| ILP | Instruction-Level Parallelism |
| TLP | Thread-Level Parallelism |
| DLP | Data-Level Parallelism |
| FU | Reservation stations |
| DPL | Descriptor Privilege Level |
| CPL | Current Privilege Level |
| RPL | Request Privilege Level |
| TSS | Task Status Segment) |
| CPU | Central Processing Unit |
| GPU | Graphics Processing Unit |
| GP-GPUs | General-Purpose GPUs |
| CUDA | Compute Unified Device Architecture |
| C++ AMP | C++ Accelerated Massive Parallelism |
| OpenACC | Open Accelerator |
| UMA | Uniform Memory Access |
| NUMA | Non-Uniform Memory Access |

# 5 Assorted

| Abbreviation | Explanation |
|:--|:--|
| ARR | Annual Recurring Revenue |
| CDC | Change Data Capture |
| CNN | Convolutional Neural Network |
| DAU | Daily Active Users |
| DFA | Deterministic Finite Automation |
| EA | Electronic Arts(company name) |
| EMR | Elastic MapReduce |
| ETL | Extract, Transform and Load |
| FWD | Forward Declaration |
| GMV | Gross Merchandise Volume |
| IOPS | Input/Output Operations Per Second |  
| MFA/2FA | Multi-Factor Authentication/Two-Factor Authentication |
| NFA | Non-Deterministic Finite Automation |
| OBM | Original Brand Manufacturer |
| ODM | Original Design Manufacturer |
| OEM | Original Equipment Manufacturer |
| POC | Proof of Concept |
| RFC | Request for Comments |
| RNN | Recurrent Neural Network |
| ROI | Return On Investment |
| SLA | Service Level Agreement |
| SMT | Simultaneous Multithreading |
