// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

// This file is autogenerated by cml-utils 2025-08-22 15:19:33 +0200.
// Commit ID: 1dcda103d9507cb7cbf592fafb2bea8717e99a64

#ifndef VTSS_LK_REGS_H
#define VTSS_LK_REGS_H

#define VTSS_FLA_IO_ORIGIN1_OFFSET  0x06000000
#define VTSS_FLA_IO_OFFSET1(offset) (VTSS_FLA_IO_ORIGIN1_OFFSET + offset)


/* Main target address offsets */
#define VTSS_TO_AFI             (VTSS_FLA_IO_OFFSET1(0x00240000U) >> 2U)
#define VTSS_TO_ANA_AC          (VTSS_FLA_IO_OFFSET1(0x00900000U) >> 2U)
#define VTSS_TO_ANA_ACL         (VTSS_FLA_IO_OFFSET1(0x00050000U) >> 2U)
#define VTSS_TO_ANA_AC_OAM_MOD  (VTSS_FLA_IO_OFFSET1(0x00070000U) >> 2U)
#define VTSS_TO_ANA_AC_POL      (VTSS_FLA_IO_OFFSET1(0x00200000U) >> 2U)
#define VTSS_TO_ANA_AC_SDLB     (VTSS_FLA_IO_OFFSET1(0x00500000U) >> 2U)
#define VTSS_TO_ANA_CL          (VTSS_FLA_IO_OFFSET1(0x00400000U) >> 2U)
#define VTSS_TO_ANA_L2          (VTSS_FLA_IO_OFFSET1(0x00800000U) >> 2U)
#define VTSS_TO_ANA_L3          (VTSS_FLA_IO_OFFSET1(0x00480000U) >> 2U)
#define VTSS_TO_ASM             (VTSS_FLA_IO_OFFSET1(0x01200000U) >> 2U)
#define VTSS_TO_DEV10G_0        (VTSS_FLA_IO_OFFSET1(0x01008000U) >> 2U)
#define VTSS_TO_DEV10G_1        (VTSS_FLA_IO_OFFSET1(0x01018000U) >> 2U)
#define VTSS_TO_DEV10G_2        (VTSS_FLA_IO_OFFSET1(0x01028000U) >> 2U)
#define VTSS_TO_DEV10G_3        (VTSS_FLA_IO_OFFSET1(0x01038000U) >> 2U)
#define VTSS_TO_DEV10G_4        (VTSS_FLA_IO_OFFSET1(0x01048000U) >> 2U)
#define VTSS_TO_DEV10G_5        (VTSS_FLA_IO_OFFSET1(0x01058000U) >> 2U)
#define VTSS_TO_DEV10G_6        (VTSS_FLA_IO_OFFSET1(0x01068000U) >> 2U)
#define VTSS_TO_DEV10G_7        (VTSS_FLA_IO_OFFSET1(0x01078000U) >> 2U)
#define VTSS_TO_DEV10G_8        (VTSS_FLA_IO_OFFSET1(0x01088000U) >> 2U)
#define VTSS_TO_DEV10G_9        (VTSS_FLA_IO_OFFSET1(0x01098000U) >> 2U)
#define VTSS_TO_DEV10G_10       (VTSS_FLA_IO_OFFSET1(0x010a8000U) >> 2U)
#define VTSS_TO_DEV10G_11       (VTSS_FLA_IO_OFFSET1(0x010b8000U) >> 2U)
#define VTSS_TO_DEV10G_12       (VTSS_FLA_IO_OFFSET1(0x010c8000U) >> 2U)
#define VTSS_TO_DEV10G_13       (VTSS_FLA_IO_OFFSET1(0x010d8000U) >> 2U)
#define VTSS_TO_DEV10G_14       (VTSS_FLA_IO_OFFSET1(0x010e8000U) >> 2U)
#define VTSS_TO_DEV10G_15       (VTSS_FLA_IO_OFFSET1(0x010f8000U) >> 2U)
#define VTSS_TO_DEV2G5_0        (VTSS_FLA_IO_OFFSET1(0x01004000U) >> 2U)
#define VTSS_TO_DEV2G5_1        (VTSS_FLA_IO_OFFSET1(0x01010000U) >> 2U)
#define VTSS_TO_DEV2G5_2        (VTSS_FLA_IO_OFFSET1(0x01014000U) >> 2U)
#define VTSS_TO_DEV2G5_3        (VTSS_FLA_IO_OFFSET1(0x01020000U) >> 2U)
#define VTSS_TO_DEV2G5_4        (VTSS_FLA_IO_OFFSET1(0x01024000U) >> 2U)
#define VTSS_TO_DEV2G5_5        (VTSS_FLA_IO_OFFSET1(0x01030000U) >> 2U)
#define VTSS_TO_DEV2G5_6        (VTSS_FLA_IO_OFFSET1(0x01034000U) >> 2U)
#define VTSS_TO_DEV2G5_7        (VTSS_FLA_IO_OFFSET1(0x01040000U) >> 2U)
#define VTSS_TO_DEV2G5_8        (VTSS_FLA_IO_OFFSET1(0x01044000U) >> 2U)
#define VTSS_TO_DEV2G5_9        (VTSS_FLA_IO_OFFSET1(0x01050000U) >> 2U)
#define VTSS_TO_DEV2G5_10       (VTSS_FLA_IO_OFFSET1(0x01054000U) >> 2U)
#define VTSS_TO_DEV2G5_11       (VTSS_FLA_IO_OFFSET1(0x01060000U) >> 2U)
#define VTSS_TO_DEV2G5_12       (VTSS_FLA_IO_OFFSET1(0x01064000U) >> 2U)
#define VTSS_TO_DEV2G5_13       (VTSS_FLA_IO_OFFSET1(0x01070000U) >> 2U)
#define VTSS_TO_DEV2G5_14       (VTSS_FLA_IO_OFFSET1(0x01074000U) >> 2U)
#define VTSS_TO_DEV2G5_15       (VTSS_FLA_IO_OFFSET1(0x01080000U) >> 2U)
#define VTSS_TO_DEV2G5_16       (VTSS_FLA_IO_OFFSET1(0x01084000U) >> 2U)
#define VTSS_TO_DEV2G5_17       (VTSS_FLA_IO_OFFSET1(0x01090000U) >> 2U)
#define VTSS_TO_DEV2G5_18       (VTSS_FLA_IO_OFFSET1(0x01094000U) >> 2U)
#define VTSS_TO_DEV2G5_19       (VTSS_FLA_IO_OFFSET1(0x010a0000U) >> 2U)
#define VTSS_TO_DEV2G5_20       (VTSS_FLA_IO_OFFSET1(0x010a4000U) >> 2U)
#define VTSS_TO_DEV2G5_21       (VTSS_FLA_IO_OFFSET1(0x010b0000U) >> 2U)
#define VTSS_TO_DEV2G5_22       (VTSS_FLA_IO_OFFSET1(0x010b4000U) >> 2U)
#define VTSS_TO_DEV2G5_23       (VTSS_FLA_IO_OFFSET1(0x010c0000U) >> 2U)
#define VTSS_TO_DEV2G5_24       (VTSS_FLA_IO_OFFSET1(0x010c4000U) >> 2U)
#define VTSS_TO_DEV2G5_25       (VTSS_FLA_IO_OFFSET1(0x010d0000U) >> 2U)
#define VTSS_TO_DEV2G5_26       (VTSS_FLA_IO_OFFSET1(0x010d4000U) >> 2U)
#define VTSS_TO_DEV2G5_27       (VTSS_FLA_IO_OFFSET1(0x010e0000U) >> 2U)
#define VTSS_TO_DEV2G5_28       (VTSS_FLA_IO_OFFSET1(0x010e4000U) >> 2U)
#define VTSS_TO_DEV2G5_29       (VTSS_FLA_IO_OFFSET1(0x010f0000U) >> 2U)
#define VTSS_TO_DEV2G5_30       (VTSS_FLA_IO_OFFSET1(0x010f4000U) >> 2U)
#define VTSS_TO_DEV2G5_31       (VTSS_FLA_IO_OFFSET1(0x01100000U) >> 2U)
#define VTSS_TO_DEVCPU_GCB      (VTSS_FLA_IO_OFFSET1(0x00010000U) >> 2U)
#define VTSS_TO_DEVCPU_PTP      (VTSS_FLA_IO_OFFSET1(0x00040000U) >> 2U)
#define VTSS_TO_DSM             (VTSS_FLA_IO_OFFSET1(0x01104000U) >> 2U)
#define VTSS_TO_EACL            (VTSS_FLA_IO_OFFSET1(0x002c0000U) >> 2U)
#define VTSS_TO_HSCH            (VTSS_FLA_IO_OFFSET1(0x00580000U) >> 2U)
#define VTSS_TO_LRN             (VTSS_FLA_IO_OFFSET1(0x00060000U) >> 2U)
#define VTSS_TO_PCS10G_BR_0     (VTSS_FLA_IO_OFFSET1(0x0100c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_1     (VTSS_FLA_IO_OFFSET1(0x0101c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_2     (VTSS_FLA_IO_OFFSET1(0x0102c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_3     (VTSS_FLA_IO_OFFSET1(0x0103c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_4     (VTSS_FLA_IO_OFFSET1(0x0104c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_5     (VTSS_FLA_IO_OFFSET1(0x0105c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_6     (VTSS_FLA_IO_OFFSET1(0x0106c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_7     (VTSS_FLA_IO_OFFSET1(0x0107c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_8     (VTSS_FLA_IO_OFFSET1(0x0108c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_9     (VTSS_FLA_IO_OFFSET1(0x0109c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_10    (VTSS_FLA_IO_OFFSET1(0x010ac000U) >> 2U)
#define VTSS_TO_PCS10G_BR_11    (VTSS_FLA_IO_OFFSET1(0x010bc000U) >> 2U)
#define VTSS_TO_PCS10G_BR_12    (VTSS_FLA_IO_OFFSET1(0x010cc000U) >> 2U)
#define VTSS_TO_PCS10G_BR_13    (VTSS_FLA_IO_OFFSET1(0x010dc000U) >> 2U)
#define VTSS_TO_PCS10G_BR_14    (VTSS_FLA_IO_OFFSET1(0x010ec000U) >> 2U)
#define VTSS_TO_PCS10G_BR_15    (VTSS_FLA_IO_OFFSET1(0x010fc000U) >> 2U)
#define VTSS_TO_PORT_CONF       (VTSS_FLA_IO_OFFSET1(0x01108000U) >> 2U)
#define VTSS_TO_QFWD            (VTSS_FLA_IO_OFFSET1(0x000b0000U) >> 2U)
#define VTSS_TO_QRES            (VTSS_FLA_IO_OFFSET1(0x00280000U) >> 2U)
#define VTSS_TO_QSYS            (VTSS_FLA_IO_OFFSET1(0x000a0000U) >> 2U)
#define VTSS_TO_REW             (VTSS_FLA_IO_OFFSET1(0x00600000U) >> 2U)
#define VTSS_TO_VCAP_ES0        (VTSS_FLA_IO_OFFSET1(0x000e0000U) >> 2U)
#define VTSS_TO_VCAP_ES2        (VTSS_FLA_IO_OFFSET1(0x000d0000U) >> 2U)
#define VTSS_TO_VCAP_IP6PFX     (VTSS_FLA_IO_OFFSET1(0x00090000U) >> 2U)
#define VTSS_TO_VCAP_SUPER      (VTSS_FLA_IO_OFFSET1(0x00080000U) >> 2U)
#define VTSS_TO_VOP             (VTSS_FLA_IO_OFFSET1(0x00a00000U) >> 2U)
#define VTSS_TO_VOP_DLR         (VTSS_FLA_IO_OFFSET1(0x00780000U) >> 2U)
#define VTSS_TO_VOP_L3          (VTSS_FLA_IO_OFFSET1(0x00b00000U) >> 2U)
#define VTSS_TO_VOP_MPLS        (VTSS_FLA_IO_OFFSET1(0x00680000U) >> 2U)
#define VTSS_TO_VOP_MRP         (VTSS_FLA_IO_OFFSET1(0x00700000U) >> 2U)
#define VTSS_TO_XQS             (VTSS_FLA_IO_OFFSET1(0x000c0000U) >> 2U)

#define FA_REG(...)    __VA_ARGS__

/* AFI_MISC_CTRL  t_sz:1 ga:6346, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_AFI_MISC_CTRL        FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_AFI_MISC_CTRL_AFI_ENA(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_MISC_CTRL_AFI_ENA             VTSS_BIT(0U)
#define VTSS_X_AFI_MISC_CTRL_AFI_ENA(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_NEW_FRM_CTRL  t_sz:1 ga:6346, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_AFI_NEW_FRM_CTRL     FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_AFI_NEW_FRM_CTRL_VLD(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_NEW_FRM_CTRL_VLD              VTSS_BIT(0U)
#define VTSS_X_AFI_NEW_FRM_CTRL_VLD(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_NEW_FRM_INFO  t_sz:1 ga:6346, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_AFI_NEW_FRM_INFO     FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_AFI_NEW_FRM_INFO_FRM_INFO(x)      VTSS_ENCODE_BITFIELD(x,0U,25U)
#define VTSS_M_AFI_NEW_FRM_INFO_FRM_INFO         VTSS_ENCODE_BITMASK(0U,25U)
#define VTSS_X_AFI_NEW_FRM_INFO_FRM_INFO(x)      VTSS_EXTRACT_BITFIELD(x,0U,25U)

/* AFI_ERR  t_sz:1 ga:6346, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_AFI_ERR              FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_AFI_ERR_ERR_FRM_OUT_NEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_ERR_ERR_FRM_OUT_NEG_STICKY    VTSS_BIT(0U)
#define VTSS_X_AFI_ERR_ERR_FRM_OUT_NEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_WARN  t_sz:1 ga:6346, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_AFI_WARN             FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_AFI_WARN_WARN_NEW_FRM_VLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_WARN_WARN_NEW_FRM_VLD_STICKY    VTSS_BIT(0U)
#define VTSS_X_AFI_WARN_WARN_NEW_FRM_VLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_WARN_WARN_FRM_OUT_MAX_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_WARN_WARN_FRM_OUT_MAX_STICKY    VTSS_BIT(1U)
#define VTSS_X_AFI_WARN_WARN_FRM_OUT_MAX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_WARN_WARN_ENQ_STOP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_WARN_WARN_ENQ_STOP_STICKY     VTSS_BIT(2U)
#define VTSS_X_AFI_WARN_WARN_ENQ_STOP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_WARN_WARN_TTI_BUSY_STICKY(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_AFI_WARN_WARN_TTI_BUSY_STICKY     VTSS_BIT(3U)
#define VTSS_X_AFI_WARN_WARN_TTI_BUSY_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY    VTSS_BIT(4U)
#define VTSS_X_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* AFI_STICKY_INFO  t_sz:1 ga:6346, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_AFI_STICKY_INFO      FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_STICKY_INFO_PORT_NUM          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_STICKY_INFO_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_AFI_STICKY_INFO_TTI_PTR(x)        VTSS_ENCODE_BITFIELD(x,8U,9U)
#define VTSS_M_AFI_STICKY_INFO_TTI_PTR           VTSS_ENCODE_BITMASK(8U,9U)
#define VTSS_X_AFI_STICKY_INFO_TTI_PTR(x)        VTSS_EXTRACT_BITFIELD(x,8U,9U)

#define VTSS_F_AFI_STICKY_INFO_STICKY_INFO_WR_CNT(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_AFI_STICKY_INFO_STICKY_INFO_WR_CNT    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_AFI_STICKY_INFO_STICKY_INFO_WR_CNT(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

/* AFI_STICKY_INFO_ENA  t_sz:1 ga:6346, gw:8, ra:6, gc:1, rc:1  */
#define VTSS_AFI_STICKY_INFO_ENA  FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA    VTSS_BIT(0U)
#define VTSS_X_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA    VTSS_BIT(1U)
#define VTSS_X_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA    VTSS_BIT(2U)
#define VTSS_X_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA    VTSS_BIT(3U)
#define VTSS_X_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* AFI_DTI_DURATION_TICK_LEN  t_sz:1 ga:6346, gw:8, ra:7, gc:1, rc:1  */
#define VTSS_AFI_DTI_DURATION_TICK_LEN FA_REG(VTSS_TO_AFI,6346U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* AFI_FRM_NEXT_AND_TYPE  t_sz:1 ga:4096, gw:4, ra:0, gc:512, rc:1  */
#define VTSS_AFI_FRM_NEXT_AND_TYPE(gi) FA_REG(VTSS_TO_AFI,4096U,gi,4U,0U,0U,512U,1U)

#define VTSS_F_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE    VTSS_BIT(16U)
#define VTSS_X_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* AFI_FRM_ENTRY_PART0  t_sz:1 ga:4096, gw:4, ra:1, gc:512, rc:1  */
#define VTSS_AFI_FRM_ENTRY_PART0(gi) FA_REG(VTSS_TO_AFI,4096U,gi,4U,0U,1U,512U,1U)

#define VTSS_F_AFI_FRM_ENTRY_PART0_PART0(x)      VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_AFI_FRM_ENTRY_PART0_PART0         VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_AFI_FRM_ENTRY_PART0_PART0(x)      VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* AFI_FRM_ENTRY_PART1  t_sz:1 ga:4096, gw:4, ra:2, gc:512, rc:1  */
#define VTSS_AFI_FRM_ENTRY_PART1(gi) FA_REG(VTSS_TO_AFI,4096U,gi,4U,0U,2U,512U,1U)

#define VTSS_F_AFI_FRM_ENTRY_PART1_PART1(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_FRM_ENTRY_PART1_PART1         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_FRM_ENTRY_PART1_PART1(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* AFI_DTI_MODE  t_sz:1 ga:6144, gw:8, ra:0, gc:16, rc:1  */
#define VTSS_AFI_DTI_MODE(gi)     FA_REG(VTSS_TO_AFI,6144U,gi,8U,0U,0U,16U,1U)

#define VTSS_F_AFI_DTI_MODE_MODE(x)              VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_AFI_DTI_MODE_MODE                 VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_AFI_DTI_MODE_MODE(x)              VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT(x) VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT    VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT(x) VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_AFI_DTI_MODE_FRM_INJ_CNT(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_DTI_MODE_FRM_INJ_CNT          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_DTI_MODE_FRM_INJ_CNT(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_DTI_MODE_FC_POSTPONE_LEN(x)   VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_DTI_MODE_FC_POSTPONE_LEN      VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_DTI_MODE_FC_POSTPONE_LEN(x)   VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_DTI_MODE_DTI_NEXT(x)          VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_AFI_DTI_MODE_DTI_NEXT             VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_AFI_DTI_MODE_DTI_NEXT(x)          VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_AFI_DTI_MODE_FC_POSTPONE_MODE(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_AFI_DTI_MODE_FC_POSTPONE_MODE     VTSS_BIT(31U)
#define VTSS_X_AFI_DTI_MODE_FC_POSTPONE_MODE(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

/* AFI_DTI_PORT_QU  t_sz:1 ga:6144, gw:8, ra:1, gc:16, rc:1  */
#define VTSS_AFI_DTI_PORT_QU(gi)  FA_REG(VTSS_TO_AFI,6144U,gi,8U,0U,1U,16U,1U)

#define VTSS_F_AFI_DTI_PORT_QU_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_DTI_PORT_QU_PORT_NUM          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_DTI_PORT_QU_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_AFI_DTI_PORT_QU_QU_NUM(x)         VTSS_ENCODE_BITFIELD(x,8U,14U)
#define VTSS_M_AFI_DTI_PORT_QU_QU_NUM            VTSS_ENCODE_BITMASK(8U,14U)
#define VTSS_X_AFI_DTI_PORT_QU_QU_NUM(x)         VTSS_EXTRACT_BITFIELD(x,8U,14U)

/* AFI_DTI_FRM  t_sz:1 ga:6144, gw:8, ra:2, gc:16, rc:1  */
#define VTSS_AFI_DTI_FRM(gi)      FA_REG(VTSS_TO_AFI,6144U,gi,8U,0U,2U,16U,1U)

#define VTSS_F_AFI_DTI_FRM_FIRST_FRM_PTR(x)      VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_DTI_FRM_FIRST_FRM_PTR         VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_DTI_FRM_FIRST_FRM_PTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_DTI_FRM_NEXT_FRM_PTR(x)       VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_AFI_DTI_FRM_NEXT_FRM_PTR          VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_AFI_DTI_FRM_NEXT_FRM_PTR(x)       VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* AFI_DTI_CNT  t_sz:1 ga:6144, gw:8, ra:3, gc:16, rc:1  */
#define VTSS_AFI_DTI_CNT(gi)      FA_REG(VTSS_TO_AFI,6144U,gi,8U,0U,3U,16U,1U)

#define VTSS_F_AFI_DTI_CNT_CNT(x)                VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_CNT_CNT                   VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_CNT_CNT(x)                VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_DURATION  t_sz:1 ga:6144, gw:8, ra:4, gc:16, rc:1  */
#define VTSS_AFI_DTI_DURATION(gi) FA_REG(VTSS_TO_AFI,6144U,gi,8U,0U,4U,16U,1U)

#define VTSS_F_AFI_DTI_DURATION_DURATION(x)      VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_DURATION_DURATION         VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_DURATION_DURATION(x)      VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_FC_CNT_DOWN  t_sz:1 ga:6354, gw:3, ra:0, gc:16, rc:1  */
#define VTSS_AFI_DTI_FC_CNT_DOWN(gi) FA_REG(VTSS_TO_AFI,6354U,gi,3U,0U,0U,16U,1U)

#define VTSS_F_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_DTI_CNT_DOWN  t_sz:1 ga:6354, gw:3, ra:1, gc:16, rc:1  */
#define VTSS_AFI_DTI_CNT_DOWN(gi) FA_REG(VTSS_TO_AFI,6354U,gi,3U,0U,1U,16U,1U)

#define VTSS_F_AFI_DTI_CNT_DOWN_CNT_DOWN(x)      VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_CNT_DOWN_CNT_DOWN         VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_CNT_DOWN_CNT_DOWN(x)      VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_CTRL  t_sz:1 ga:6354, gw:3, ra:2, gc:16, rc:1  */
#define VTSS_AFI_DTI_CTRL(gi)     FA_REG(VTSS_TO_AFI,6354U,gi,3U,0U,2U,16U,1U)

#define VTSS_F_AFI_DTI_CTRL_ENA(x)               VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_DTI_CTRL_ENA                  VTSS_BIT(0U)
#define VTSS_X_AFI_DTI_CTRL_ENA(x)               VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_DTI_CTRL_BW(x)                VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_DTI_CTRL_BW                   VTSS_BIT(1U)
#define VTSS_X_AFI_DTI_CTRL_BW(x)                VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* AFI_TTI_PORT_QU  t_sz:1 ga:0, gw:8, ra:0, gc:512, rc:1  */
#define VTSS_AFI_TTI_PORT_QU(gi)  FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,0U,512U,1U)

#define VTSS_F_AFI_TTI_PORT_QU_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_TTI_PORT_QU_PORT_NUM          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_TTI_PORT_QU_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_AFI_TTI_PORT_QU_QU_NUM(x)         VTSS_ENCODE_BITFIELD(x,8U,14U)
#define VTSS_M_AFI_TTI_PORT_QU_QU_NUM            VTSS_ENCODE_BITMASK(8U,14U)
#define VTSS_X_AFI_TTI_PORT_QU_QU_NUM(x)         VTSS_EXTRACT_BITFIELD(x,8U,14U)

/* AFI_TTI_TIMER  t_sz:1 ga:0, gw:8, ra:1, gc:512, rc:1  */
#define VTSS_AFI_TTI_TIMER(gi)    FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,1U,512U,1U)

#define VTSS_F_AFI_TTI_TIMER_TICK_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_AFI_TTI_TIMER_TICK_IDX            VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_AFI_TTI_TIMER_TICK_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_AFI_TTI_TIMER_JITTER(x)           VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_AFI_TTI_TIMER_JITTER              VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_AFI_TTI_TIMER_JITTER(x)           VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_AFI_TTI_TIMER_TIMER_ENA(x)        VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_AFI_TTI_TIMER_TIMER_ENA           VTSS_BIT(6U)
#define VTSS_X_AFI_TTI_TIMER_TIMER_ENA(x)        VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_AFI_TTI_TIMER_TIMER_LEN(x)        VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_AFI_TTI_TIMER_TIMER_LEN           VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_AFI_TTI_TIMER_TIMER_LEN(x)        VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* AFI_TTI_FRM  t_sz:1 ga:0, gw:8, ra:2, gc:512, rc:1  */
#define VTSS_AFI_TTI_FRM(gi)      FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,2U,512U,1U)

#define VTSS_F_AFI_TTI_FRM_FRM_PTR(x)            VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_FRM_FRM_PTR               VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_FRM_FRM_PTR(x)            VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* AFI_TTI_TICKS  t_sz:1 ga:0, gw:8, ra:3, gc:512, rc:1  */
#define VTSS_AFI_TTI_TICKS(gi)    FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,3U,512U,1U)

#define VTSS_F_AFI_TTI_TICKS_TICK_CNT(x)         VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_TICKS_TICK_CNT            VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_TICKS_TICK_CNT(x)         VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_TTI_TICKS_LAST_TICK_ERA(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_TTI_TICKS_LAST_TICK_ERA       VTSS_BIT(16U)
#define VTSS_X_AFI_TTI_TICKS_LAST_TICK_ERA(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* AFI_TTI_MISC_CFG  t_sz:1 ga:0, gw:8, ra:4, gc:512, rc:1  */
#define VTSS_AFI_TTI_MISC_CFG(gi) FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,4U,512U,1U)

#define VTSS_F_AFI_TTI_MISC_CFG_INJ_CNT_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_TTI_MISC_CFG_INJ_CNT_ENA      VTSS_BIT(0U)
#define VTSS_X_AFI_TTI_MISC_CFG_INJ_CNT_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_TTI_TICK_BASE  t_sz:1 ga:6402, gw:11, ra:0, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_BASE    FA_REG(VTSS_TO_AFI,6402U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_BASE_BASE_LEN(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_AFI_TTI_TICK_BASE_BASE_LEN        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_AFI_TTI_TICK_BASE_BASE_LEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_AFI_TTI_TICK_BASE_BASE_CNT(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_AFI_TTI_TICK_BASE_BASE_CNT        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_AFI_TTI_TICK_BASE_BASE_CNT(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* AFI_TTI_TICK_LEN_0_3  t_sz:1 ga:6402, gw:11, ra:1, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_LEN_0_3 FA_REG(VTSS_TO_AFI,6402U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN0(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN0         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN0(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN1(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN1         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN1(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN2(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN2         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN2(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN3(x)      VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN3         VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN3(x)      VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* AFI_TTI_TICK_LEN_4_7  t_sz:1 ga:6402, gw:11, ra:2, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_LEN_4_7 FA_REG(VTSS_TO_AFI,6402U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN4(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN4         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN4(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN5(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN5         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN5(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN6(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN6         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN6(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN7(x)      VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN7         VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN7(x)      VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* AFI_TTI_TICK_STATE  t_sz:1 ga:6402, gw:11, ra:3, gc:1, rc:8  */
#define VTSS_AFI_TTI_TICK_STATE(ri) FA_REG(VTSS_TO_AFI,6402U,0U,0U,ri,3U,1U,8U)

#define VTSS_F_AFI_TTI_TICK_STATE_TICK_CNT(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_STATE_TICK_CNT       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_STATE_TICK_CNT(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_AFI_TTI_TICK_STATE_TICK_ERA(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_TTI_TICK_STATE_TICK_ERA       VTSS_BIT(16U)
#define VTSS_X_AFI_TTI_TICK_STATE_TICK_ERA(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* AFI_TTI_CAL_SLOT_PTRS  t_sz:1 ga:6413, gw:17, ra:0, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_SLOT_PTRS(ri) FA_REG(VTSS_TO_AFI,6413U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR(x) VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR    VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR(x) VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* AFI_TTI_CAL_SLOT_CNT  t_sz:1 ga:6413, gw:17, ra:4, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_SLOT_CNT(ri) FA_REG(VTSS_TO_AFI,6413U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_CAL_STATE  t_sz:1 ga:6413, gw:17, ra:8, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_STATE(ri) FA_REG(VTSS_TO_AFI,6413U,0U,0U,ri,8U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_STATE_SLOT_TIME_MAX(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_AFI_TTI_CAL_STATE_SLOT_TIME_MAX    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_AFI_TTI_CAL_STATE_SLOT_TIME_MAX(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* AFI_TTI_CTRL  t_sz:1 ga:6413, gw:17, ra:12, gc:1, rc:1  */
#define VTSS_AFI_TTI_CTRL         FA_REG(VTSS_TO_AFI,6413U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_ENA(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_ENA              VTSS_BIT(0U)
#define VTSS_X_AFI_TTI_CTRL_TTI_ENA(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_INIT             VTSS_BIT(1U)
#define VTSS_X_AFI_TTI_CTRL_TTI_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_SERIAL_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_SERIAL_ENA       VTSS_BIT(2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_SERIAL_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_LEN(x)       VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_LEN          VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_LEN(x)       VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CSR_RSV(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CSR_RSV          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CSR_RSV(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_PTR(x)       VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_PTR          VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_PTR(x)       VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_CNT(x)       VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_CNT          VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_CNT(x)       VTSS_EXTRACT_BITFIELD(x,20U,8U)

/* AFI_TTI_INJ_CNT  t_sz:1 ga:6413, gw:17, ra:14, gc:1, rc:1  */
#define VTSS_AFI_TTI_INJ_CNT      FA_REG(VTSS_TO_AFI,6413U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_AFI_TTI_INJ_CNT_TTI_INJ_CNT(x)    VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_AFI_TTI_INJ_CNT_TTI_INJ_CNT       VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_AFI_TTI_INJ_CNT_TTI_INJ_CNT(x)    VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* AFI_TTI_RAND_STATE  t_sz:1 ga:6413, gw:17, ra:15, gc:1, rc:1  */
#define VTSS_AFI_TTI_RAND_STATE   FA_REG(VTSS_TO_AFI,6413U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_AFI_TTI_RAND_STATE_TTI_RAND_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_AFI_TTI_RAND_STATE_TTI_RAND_STATE    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_AFI_TTI_RAND_STATE_TTI_RAND_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* AFI_TTI_PORT_FRM_OUT  t_sz:1 ga:6413, gw:17, ra:16, gc:1, rc:1  */
#define VTSS_AFI_TTI_PORT_FRM_OUT FA_REG(VTSS_TO_AFI,6413U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* AFI_PORT_FRM_OUT  t_sz:1 ga:6272, gw:2, ra:0, gc:37, rc:1  */
#define VTSS_AFI_PORT_FRM_OUT(gi) FA_REG(VTSS_TO_AFI,6272U,gi,2U,0U,0U,37U,1U)

#define VTSS_F_AFI_PORT_FRM_OUT_FRM_OUT_CNT(x)   VTSS_ENCODE_BITFIELD(x,16U,11U)
#define VTSS_M_AFI_PORT_FRM_OUT_FRM_OUT_CNT      VTSS_ENCODE_BITMASK(16U,11U)
#define VTSS_X_AFI_PORT_FRM_OUT_FRM_OUT_CNT(x)   VTSS_EXTRACT_BITFIELD(x,16U,11U)

/* AFI_PORT_CFG  t_sz:1 ga:6272, gw:2, ra:1, gc:37, rc:1  */
#define VTSS_AFI_PORT_CFG(gi)     FA_REG(VTSS_TO_AFI,6272U,gi,2U,0U,1U,37U,1U)

#define VTSS_F_AFI_PORT_CFG_FRM_OUT_MAX(x)       VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_AFI_PORT_CFG_FRM_OUT_MAX          VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_AFI_PORT_CFG_FRM_OUT_MAX(x)       VTSS_EXTRACT_BITFIELD(x,0U,10U)

#define VTSS_F_AFI_PORT_CFG_FC_SKIP_TTI_INJ(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_PORT_CFG_FC_SKIP_TTI_INJ      VTSS_BIT(16U)
#define VTSS_X_AFI_PORT_CFG_FC_SKIP_TTI_INJ(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* ANA_AC_RAM_CTRL_RAM_INIT  t_sz:1 ga:54873, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_RAM_CTRL_RAM_INIT FA_REG(VTSS_TO_ANA_AC,54873U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_TEST_OPT(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_TEST_OPT    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_TEST_OPT(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_COREMEM_CM_ADDR  t_sz:1 ga:54874, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_ADDR FA_REG(VTSS_TO_ANA_AC,54874U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_ADDR_CM_ADDR(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_ADDR_CM_ADDR    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_ADDR_CM_ADDR(x) (x)


/* ANA_AC_COREMEM_CM_DATA_WR  t_sz:1 ga:54874, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_DATA_WR FA_REG(VTSS_TO_ANA_AC,54874U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR(x) (x)


/* ANA_AC_COREMEM_CM_DATA_RD  t_sz:1 ga:54874, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_DATA_RD FA_REG(VTSS_TO_ANA_AC,54874U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD(x) (x)


/* ANA_AC_COREMEM_CM_OP  t_sz:1 ga:54874, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_OP FA_REG(VTSS_TO_ANA_AC,54874U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_OP_CM_OP(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_COREMEM_CM_OP_CM_OP        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_COREMEM_CM_OP_CM_OP(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_PS_COMMON_MISC_CTRL  t_sz:1 ga:68800, gw:88, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_MISC_CTRL FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,9U,8U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_PORT_NUM    VTSS_ENCODE_BITMASK(9U,8U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,9U,8U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_TO_CPU_KILL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_TO_CPU_KILL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_TO_CPU_KILL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_AC_PS_COMMON_PS_COMMON_CFG  t_sz:1 ga:68800, gw:88, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PS_COMMON_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_SFLOW_CFG  t_sz:1 ga:68800, gw:88, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_SFLOW_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

/* ANA_AC_PS_COMMON_SFLOW_RESET_CTRL  t_sz:1 ga:68800, gw:88, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG  t_sz:1 ga:68800, gw:88, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK(x) (x)


/* ANA_AC_PS_COMMON_STACK_CFG  t_sz:1 ga:68800, gw:88, ra:7, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK(x) (x)


/* ANA_AC_PS_COMMON_STACK_A_CFG  t_sz:1 ga:68800, gw:88, ra:10, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_A_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK(x) (x)


/* ANA_AC_PS_COMMON_OWN_UPSID  t_sz:1 ga:68800, gw:88, ra:13, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_OWN_UPSID FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_AC_PS_COMMON_COMMON_VSTAX_CFG  t_sz:1 ga:68800, gw:88, ra:16, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA    VTSS_BIT(23U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA    VTSS_BIT(22U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA    VTSS_BIT(21U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* ANA_AC_PS_COMMON_STACK_TTL_CFG  t_sz:1 ga:68800, gw:88, ra:17, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_TTL_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_AC_PS_COMMON_VSTAX_CTRL  t_sz:1 ga:68800, gw:88, ra:18, gc:1, rc:32  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_CTRL(ri) FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,ri,18U,1U,32U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG  t_sz:1 ga:68800, gw:88, ra:83, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,83U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK(x) (x)


/* ANA_AC_PS_COMMON_CPU_CFG  t_sz:1 ga:68800, gw:88, ra:86, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_CPU_CFG FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,86U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_PS_COMMON_PS_DBG_CTRL  t_sz:1 ga:68800, gw:88, ra:87, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PS_DBG_CTRL FA_REG(VTSS_TO_ANA_AC,68800U,0U,0U,0U,87U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_MIRROR_PROBE_PROBE_CFG  t_sz:1 ga:55109, gw:8, ra:0, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_CFG(gi) FA_REG(VTSS_TO_ANA_AC,55109U,gi,8U,0U,0U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID(x) VTSS_ENCODE_BITFIELD(x,6U,13U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID    VTSS_ENCODE_BITMASK(6U,13U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID(x) VTSS_EXTRACT_BITFIELD(x,6U,13U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_MIRROR_PROBE_PROBE_CFG2  t_sz:1 ga:55109, gw:8, ra:1, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,55109U,gi,8U,0U,1U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG  t_sz:1 ga:55109, gw:8, ra:2, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG(gi) FA_REG(VTSS_TO_ANA_AC,55109U,gi,8U,0U,2U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK(x) (x)


/* ANA_AC_AGGR_AGGR_CFG  t_sz:1 ga:55168, gw:4, ra:0, gc:16, rc:1  */
#define VTSS_ANA_AC_AGGR_AGGR_CFG(gi) FA_REG(VTSS_TO_ANA_AC,55168U,gi,4U,0U,0U,16U,1U)

#define VTSS_F_ANA_AC_AGGR_AGGR_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_AGGR_AGGR_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_AGGR_AGGR_CFG_PORT_MASK(x) (x)


/* ANA_AC_SRC_SRC_CFG  t_sz:1 ga:55040, gw:1, ra:0, gc:69, rc:1  */
#define VTSS_ANA_AC_SRC_SRC_CFG(gi) FA_REG(VTSS_TO_ANA_AC,55040U,gi,1U,0U,0U,69U,1U)

#define VTSS_F_ANA_AC_SRC_SRC_CFG_PORT_MASK(x)   (x)
#define VTSS_M_ANA_AC_SRC_SRC_CFG_PORT_MASK      0xffffffffU
#define VTSS_X_ANA_AC_SRC_SRC_CFG_PORT_MASK(x)   (x)


/* ANA_AC_SFLOW_SFLOW_CTRL  t_sz:1 ga:55232, gw:2, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_SFLOW_SFLOW_CTRL(gi) FA_REG(VTSS_TO_ANA_AC,55232U,gi,2U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS(x) VTSS_ENCODE_BITFIELD(x,17U,15U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS    VTSS_ENCODE_BITMASK(17U,15U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS(x) VTSS_EXTRACT_BITFIELD(x,17U,15U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_AC_SFLOW_SFLOW_CNT  t_sz:1 ga:55232, gw:2, ra:1, gc:32, rc:1  */
#define VTSS_ANA_AC_SFLOW_SFLOW_CNT(gi) FA_REG(VTSS_TO_ANA_AC,55232U,gi,2U,0U,1U,32U,1U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG  t_sz:1 ga:53376, gw:4, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG(gi) FA_REG(VTSS_TO_ANA_AC,53376U,gi,4U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_UPSID_UPSID_CFG  t_sz:1 ga:53376, gw:4, ra:1, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_UPSID_CFG(gi) FA_REG(VTSS_TO_ANA_AC,53376U,gi,4U,0U,1U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK(x) (x)


/* ANA_AC_GLAG_MBR_CNT_CFG  t_sz:1 ga:54880, gw:1, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_GLAG_MBR_CNT_CFG(gi) FA_REG(VTSS_TO_ANA_AC,54880U,gi,1U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

/* ANA_AC_PGID_PGID_CFG  t_sz:1 ga:49152, gw:4, ra:0, gc:1056, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_CFG(gi) FA_REG(VTSS_TO_ANA_AC,49152U,gi,4U,0U,0U,1056U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_PGID_PGID_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PGID_PGID_CFG_PORT_MASK(x) (x)


/* ANA_AC_PGID_PGID_MISC_CFG  t_sz:1 ga:49152, gw:4, ra:3, gc:1056, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_AC,49152U,gi,4U,0U,3U,1056U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_OBEY_VLAN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_OBEY_VLAN    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_OBEY_VLAN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_CSD_CSD_CFG  t_sz:1 ga:32768, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_AC_CSD_CSD_CFG(gi) FA_REG(VTSS_TO_ANA_AC,32768U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_ANA_AC_CSD_CSD_CFG_PORT_MASK(x)   (x)
#define VTSS_M_ANA_AC_CSD_CSD_CFG_PORT_MASK      0xffffffffU
#define VTSS_X_ANA_AC_CSD_CSD_CFG_PORT_MASK(x)   (x)


/* ANA_AC_LAG_RST_LAG_RST_CFG  t_sz:1 ga:55136, gw:4, ra:0, gc:8, rc:1  */
#define VTSS_ANA_AC_LAG_RST_LAG_RST_CFG(gi) FA_REG(VTSS_TO_ANA_AC,55136U,gi,4U,0U,0U,8U,1U)

#define VTSS_F_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK(x) (x)


/* ANA_AC_PS_STICKY_STICKY  t_sz:1 ga:54878, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_STICKY_STICKY FA_REG(VTSS_TO_ANA_AC,54878U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ACL_CPU_DIS_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ACL_CPU_DIS_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ACL_CPU_DIS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_STICKY_MASK_STICKY_MASK  t_sz:1 ga:68888, gw:16, ra:0, gc:4, rc:1  */
#define VTSS_ANA_AC_PS_STICKY_MASK_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_AC,68888U,gi,16U,0U,0U,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ACL_CPU_DIS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ACL_CPU_DIS_STICKY_MASK    VTSS_BIT(27U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ACL_CPU_DIS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_FRER_GEN_FRER_GEN  t_sz:1 ga:55296, gw:1, ra:0, gc:2048, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_FRER_GEN(gi) FA_REG(VTSS_TO_ANA_AC,55296U,gi,1U,0U,0U,2048U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_FRER_GEN_RESET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_FRER_GEN_FRER_GEN_RESET    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_FRER_GEN_FRER_GEN_RESET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_FRER_GEN_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_FRER_GEN_FRER_GEN_ENABLE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_FRER_GEN_FRER_GEN_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC  t_sz:1 ga:54879, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC FA_REG(VTSS_TO_ANA_AC,54879U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE  t_sz:1 ga:54872, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE FA_REG(VTSS_TO_ANA_AC,54872U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_TSN_SF_TSN_SF  t_sz:1 ga:55133, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_TSN_SF FA_REG(VTSS_TO_ANA_AC,55133U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_MAX_SDU_CNT_INCL_BLOCKED(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_MAX_SDU_CNT_INCL_BLOCKED    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_MAX_SDU_CNT_INCL_BLOCKED(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_PORT_NUM     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_TSN_SF_CFG_TSN_SF_CFG  t_sz:1 ga:53504, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_ANA_AC_TSN_SF_CFG_TSN_SF_CFG(gi) FA_REG(VTSS_TO_ANA_AC,53504U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_POL_ON_EOF(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_POL_ON_EOF    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_POL_ON_EOF(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU(x) VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU    VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU(x) VTSS_EXTRACT_BITFIELD(x,2U,14U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS  t_sz:1 ga:54864, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS FA_REG(VTSS_TO_ANA_AC,54864U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN(x) VTSS_ENCODE_BITFIELD(x,12U,14U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN    VTSS_ENCODE_BITMASK(12U,14U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN(x) VTSS_EXTRACT_BITFIELD(x,12U,14U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID(x) VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID    VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID(x) VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_TSN_SF_STATUS_TSTAMP_LO  t_sz:1 ga:54864, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSTAMP_LO FA_REG(VTSS_TO_ANA_AC,54864U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO(x) (x)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO    0xffffffffU
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO(x) (x)


/* ANA_AC_TSN_SF_STATUS_TSTAMP_HI  t_sz:1 ga:54864, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSTAMP_HI FA_REG(VTSS_TO_ANA_AC,54864U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_SG_ACCESS_SG_ACCESS_CTRL  t_sz:1 ga:68952, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL FA_REG(VTSS_TO_ANA_AC,68952U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE    VTSS_BIT(28U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG  t_sz:1 ga:68952, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG FA_REG(VTSS_TO_ANA_AC,68952U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD  t_sz:1 ga:68952, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD FA_REG(VTSS_TO_ANA_AC,68952U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_1  t_sz:1 ga:68768, gw:32, ra:12, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1 FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_2  t_sz:1 ga:68768, gw:32, ra:13, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2 FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_3  t_sz:1 ga:68768, gw:32, ra:14, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3 FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS(x) VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS    VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS(x) VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX    VTSS_BIT(27U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_4  t_sz:1 ga:68768, gw:32, ra:15, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4 FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_5  t_sz:1 ga:68768, gw:32, ra:16, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5 FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT(x) (x)


/* ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG  t_sz:1 ga:68768, gw:32, ra:0, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG(ri) FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG  t_sz:1 ga:68768, gw:32, ra:4, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG(ri) FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL(x) (x)


/* ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG  t_sz:1 ga:68768, gw:32, ra:8, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG(ri) FA_REG(VTSS_TO_ANA_AC,68768U,0U,0U,ri,8U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_1  t_sz:1 ga:54868, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_1 FA_REG(VTSS_TO_ANA_AC,54868U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_2  t_sz:1 ga:54868, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_2 FA_REG(VTSS_TO_ANA_AC,54868U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_3  t_sz:1 ga:54868, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_3 FA_REG(VTSS_TO_ANA_AC,54868U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX(x) VTSS_ENCODE_BITFIELD(x,25U,3U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX    VTSS_ENCODE_BITMASK(25U,3U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX(x) VTSS_EXTRACT_BITFIELD(x,25U,3U)

/* ANA_AC_SG_STATUS_SG_STATUS_REG_4  t_sz:1 ga:54868, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_4 FA_REG(VTSS_TO_ANA_AC,54868U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT(x) (x)


/* ANA_AC_SG_STATUS_STICKY_SG_STICKY  t_sz:1 ga:55134, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_STICKY_SG_STICKY FA_REG(VTSS_TO_ANA_AC,55134U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:68955, gw:5, ra:0, gc:1, rc:4  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,68955U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET  t_sz:1 ga:68955, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET FA_REG(VTSS_TO_ANA_AC,68955U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY  t_sz:1 ga:54272, gw:16, ra:0, gc:37, rc:1  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY(gi) FA_REG(VTSS_TO_ANA_AC,54272U,gi,16U,0U,0U,37U,1U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS(x) VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS    VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS(x) VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG  t_sz:1 ga:54272, gw:16, ra:1, gc:37, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC,54272U,gi,16U,ri,1U,37U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT  t_sz:1 ga:54272, gw:16, ra:5, gc:37, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,54272U,gi,16U,ri,5U,37U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT  t_sz:1 ga:54272, gw:16, ra:9, gc:37, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,54272U,gi,16U,ri,9U,37U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:68960, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68960U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG  t_sz:1 ga:68960, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68960U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:68960, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,68960U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT  t_sz:1 ga:54912, gw:4, ra:0, gc:32, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,54912U,gi,4U,ri,0U,32U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT  t_sz:1 ga:54912, gw:4, ra:2, gc:32, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,54912U,gi,4U,ri,2U,32U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:68966, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68966U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG  t_sz:1 ga:68966, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68966U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:68966, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,68966U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT  t_sz:1 ga:67584, gw:4, ra:0, gc:296, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,67584U,gi,4U,ri,0U,296U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT  t_sz:1 ga:67584, gw:4, ra:2, gc:296, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,67584U,gi,4U,ri,2U,296U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:68972, gw:21, ra:0, gc:1, rc:7  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68972U,0U,0U,ri,0U,1U,7U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG  t_sz:1 ga:68972, gw:21, ra:7, gc:1, rc:7  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68972U,0U,0U,ri,7U,1U,7U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:68972, gw:21, ra:14, gc:1, rc:7  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,68972U,0U,0U,ri,14U,1U,7U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT  t_sz:1 ga:0, gw:16, ra:0, gc:2048, rc:7  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,0U,gi,16U,ri,0U,2048U,7U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT  t_sz:1 ga:0, gw:16, ra:7, gc:2048, rc:3  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,0U,gi,16U,ri,7U,2048U,3U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:68993, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68993U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG  t_sz:1 ga:68993, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68993U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:68993, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,68993U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT  t_sz:1 ga:53760, gw:4, ra:0, gc:128, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,53760U,gi,4U,ri,0U,128U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT  t_sz:1 ga:53760, gw:4, ra:2, gc:128, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,53760U,gi,4U,ri,2U,128U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:68999, gw:18, ra:0, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68999U,0U,0U,ri,0U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG  t_sz:1 ga:68999, gw:18, ra:6, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,68999U,0U,0U,ri,6U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:68999, gw:18, ra:12, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,68999U,0U,0U,ri,12U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT  t_sz:1 ga:65536, gw:16, ra:0, gc:128, rc:6  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,65536U,gi,16U,ri,0U,128U,6U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT  t_sz:1 ga:65536, gw:16, ra:6, gc:128, rc:6  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,65536U,gi,16U,ri,6U,128U,6U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:69017, gw:24, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,69017U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG  t_sz:1 ga:69017, gw:24, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,69017U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:69017, gw:24, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,69017U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT  t_sz:1 ga:57344, gw:16, ra:0, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,57344U,gi,16U,ri,0U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT  t_sz:1 ga:57344, gw:16, ra:8, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,57344U,gi,16U,ri,8U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:69041, gw:24, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,69041U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG  t_sz:1 ga:69041, gw:24, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,69041U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:69041, gw:24, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,69041U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT  t_sz:1 ga:61440, gw:16, ra:0, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,61440U,gi,16U,ri,0U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT  t_sz:1 ga:61440, gw:16, ra:8, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,61440U,gi,16U,ri,8U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_ACL_VCAP_S2_CFG  t_sz:1 ga:2048, gw:148, ra:0, gc:1, rc:37  */
#define VTSS_ANA_ACL_VCAP_S2_CFG(ri) FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,0U,1U,37U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA    VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_ENA       VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_SWAP_SIP  t_sz:1 ga:2048, gw:148, ra:70, gc:1, rc:32  */
#define VTSS_ANA_ACL_SWAP_SIP(ri) FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,70U,1U,32U)

#define VTSS_F_ANA_ACL_SWAP_SIP_SIP(x)           (x)
#define VTSS_M_ANA_ACL_SWAP_SIP_SIP              0xffffffffU
#define VTSS_X_ANA_ACL_SWAP_SIP_SIP(x)           (x)


/* ANA_ACL_PTP_MISC_CTRL  t_sz:1 ga:2048, gw:148, ra:102, gc:1, rc:1  */
#define VTSS_ANA_ACL_PTP_MISC_CTRL FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,102U,1U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR    VTSS_BIT(6U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_SWAP_IP_CTRL  t_sz:1 ga:2048, gw:148, ra:103, gc:1, rc:1  */
#define VTSS_ANA_ACL_SWAP_IP_CTRL FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,103U,1U,1U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL(x) VTSS_ENCODE_BITFIELD(x,18U,6U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL    VTSS_ENCODE_BITMASK(18U,6U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL(x) VTSS_EXTRACT_BITFIELD(x,18U,6U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,8U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL    VTSS_ENCODE_BITMASK(2U,8U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,8U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_VCAP_S2_MISC_CTRL  t_sz:1 ga:2048, gw:148, ra:104, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_MISC_CTRL FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE    VTSS_BIT(10U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE    VTSS_BIT(9U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_VCAP_S2_MISC_CTRL2  t_sz:1 ga:2048, gw:148, ra:105, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_MISC_CTRL2 FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_VCAP_S2_RLEG_STAT  t_sz:1 ga:2048, gw:148, ra:106, gc:1, rc:4  */
#define VTSS_ANA_ACL_VCAP_S2_RLEG_STAT(ri) FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,106U,1U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK    VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_VCAP_S2_FRAGMENT_CFG  t_sz:1 ga:2048, gw:148, ra:110, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_FRAGMENT_CFG FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_VCAP_S2_RNG_CTRL  t_sz:1 ga:2048, gw:148, ra:111, gc:1, rc:16  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_CTRL(ri) FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,111U,1U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_ACL_VCAP_S2_RNG_VALUE_CFG  t_sz:1 ga:2048, gw:148, ra:127, gc:1, rc:16  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_VALUE_CFG(ri) FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,127U,1U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_ACL_VCAP_S2_RNG_OFFSET_CFG  t_sz:1 ga:2048, gw:148, ra:143, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,143U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_VOE_LOOPBACK_CFG  t_sz:1 ga:2048, gw:148, ra:144, gc:1, rc:1  */
#define VTSS_ANA_ACL_VOE_LOOPBACK_CFG FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,144U,1U,1U)

#define VTSS_F_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_OWN_UPSID  t_sz:1 ga:2048, gw:148, ra:145, gc:1, rc:1  */
#define VTSS_ANA_ACL_OWN_UPSID    FA_REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,145U,1U,1U)

#define VTSS_F_ANA_ACL_OWN_UPSID_OWN_UPSID(x)    VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_ACL_OWN_UPSID_OWN_UPSID       VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_ACL_OWN_UPSID_OWN_UPSID(x)    VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_ACL_PTP_CFG  t_sz:1 ga:2196, gw:3, ra:0, gc:37, rc:1  */
#define VTSS_ANA_ACL_PTP_CFG(gi)  FA_REG(VTSS_TO_ANA_ACL,2196U,gi,3U,0U,0U,37U,1U)

#define VTSS_F_ANA_ACL_PTP_CFG_PTP_PORT_NUM(x)   VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_PTP_CFG_PTP_PORT_NUM      VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_PTP_CFG_PTP_PORT_NUM(x)   VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_MAPPED_PORT_CFG  t_sz:1 ga:2196, gw:3, ra:1, gc:37, rc:1  */
#define VTSS_ANA_ACL_MAPPED_PORT_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,2196U,gi,3U,0U,1U,37U,1U)

#define VTSS_F_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_MISC_CFG  t_sz:1 ga:2196, gw:3, ra:2, gc:37, rc:1  */
#define VTSS_ANA_ACL_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,2196U,gi,3U,0U,2U,37U,1U)

#define VTSS_F_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_ACL_VCAP_S2_KEY_SEL  t_sz:1 ga:2307, gw:4, ra:0, gc:101, rc:4  */
#define VTSS_ANA_ACL_VCAP_S2_KEY_SEL(gi,ri) FA_REG(VTSS_TO_ANA_ACL,2307U,gi,4U,ri,0U,101U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_ARP_7TUPLE_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_MAC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_MAC_KEY_SEL    VTSS_BIT(14U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_MAC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL    VTSS_BIT(12U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_CNT_A  t_sz:1 ga:0, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_ACL_CNT_A(gi)    FA_REG(VTSS_TO_ANA_ACL,0U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_ANA_ACL_CNT_A_CNT(x)              (x)
#define VTSS_M_ANA_ACL_CNT_A_CNT                 0xffffffffU
#define VTSS_X_ANA_ACL_CNT_A_CNT(x)              (x)


/* ANA_ACL_CNT_B  t_sz:1 ga:1024, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_ACL_CNT_B(gi)    FA_REG(VTSS_TO_ANA_ACL,1024U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_ANA_ACL_CNT_B_CNT(x)              (x)
#define VTSS_M_ANA_ACL_CNT_B_CNT                 0xffffffffU
#define VTSS_X_ANA_ACL_CNT_B_CNT(x)              (x)


/* ANA_ACL_PTP_CLOCK_ID_MSB  t_sz:1 ga:2711, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_CLOCK_ID_MSB(gi) FA_REG(VTSS_TO_ANA_ACL,2711U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)
#define VTSS_M_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB    0xffffffffU
#define VTSS_X_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)


/* ANA_ACL_PTP_CLOCK_ID_LSB  t_sz:1 ga:2711, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_CLOCK_ID_LSB(gi) FA_REG(VTSS_TO_ANA_ACL,2711U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)
#define VTSS_M_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB    0xffffffffU
#define VTSS_X_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)


/* ANA_ACL_PTP_SRC_PORT_CFG  t_sz:1 ga:2711, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_SRC_PORT_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,2711U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL    VTSS_BIT(16U)
#define VTSS_X_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_ACL_PTP_MISC_CFG  t_sz:1 ga:2711, gw:4, ra:3, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,2711U,gi,4U,0U,3U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_ACL_SEC_LOOKUP_STICKY  t_sz:1 ga:2727, gw:4, ra:0, gc:1, rc:4  */
#define VTSS_ANA_ACL_SEC_LOOKUP_STICKY(ri) FA_REG(VTSS_TO_ANA_ACL,2727U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_OAM_MOD_SRV_LM_CNT_LSB  t_sz:1 ga:1280, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,1280U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_LM_CNT_LSB  t_sz:1 ga:2048, gw:4, ra:0, gc:256, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,2048U,gi,4U,0U,0U,256U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB  t_sz:1 ga:2048, gw:4, ra:1, gc:256, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,2048U,gi,4U,0U,1U,256U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB  t_sz:1 ga:2048, gw:4, ra:2, gc:256, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,2048U,gi,4U,0U,2U,256U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB  t_sz:1 ga:2048, gw:4, ra:3, gc:256, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,2048U,gi,4U,0U,3U,256U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_TEMP_CNT_REG  t_sz:1 ga:0, gw:8, ra:0, gc:133, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_TEMP_CNT_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,0U,133U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_OAM_MOD_LM_CNT_FRAME  t_sz:1 ga:0, gw:8, ra:1, gc:133, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_LM_CNT_FRAME(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,1U,133U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_OAM_MOD_CCM_LM_INFO_REG  t_sz:1 ga:0, gw:8, ra:2, gc:133, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_INFO_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,2U,133U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_AC_OAM_MOD_CCM_LM_TX_B_REG  t_sz:1 ga:0, gw:8, ra:3, gc:133, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,3U,133U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)


/* ANA_AC_OAM_MOD_CCM_LM_RX_B_REG  t_sz:1 ga:0, gw:8, ra:4, gc:133, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,4U,133U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)


/* ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG  t_sz:1 ga:1064, gw:72, ra:0, gc:1, rc:32  */
#define VTSS_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG(ri) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,1064U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG  t_sz:1 ga:1064, gw:72, ra:65, gc:1, rc:3  */
#define VTSS_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG(ri) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,1064U,0U,0U,ri,65U,1U,3U)

#define VTSS_F_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB  t_sz:1 ga:1064, gw:72, ra:68, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,1064U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB  t_sz:1 ga:1064, gw:72, ra:69, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,1064U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB  t_sz:1 ga:1064, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,1064U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB  t_sz:1 ga:1064, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,1064U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)


/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG  t_sz:1 ga:4392, gw:290, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG  t_sz:1 ga:4392, gw:290, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL  t_sz:1 ga:4392, gw:290, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL(ri) FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG  t_sz:1 ga:4392, gw:290, ra:24, gc:1, rc:32  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,ri,24U,1U,32U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG  t_sz:1 ga:4392, gw:290, ra:88, gc:1, rc:32  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,ri,88U,1U,32U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL  t_sz:1 ga:4392, gw:290, ra:152, gc:1, rc:32  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL(ri) FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,ri,152U,1U,32U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,3U,5U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT    VTSS_ENCODE_BITMASK(3U,5U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,3U,5U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG  t_sz:1 ga:4392, gw:290, ra:216, gc:1, rc:37  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,ri,216U,1U,37U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG  t_sz:1 ga:4392, gw:290, ra:286, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,0U,286U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_POL_ON_EOF(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_POL_ON_EOF    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_POL_ON_EOF(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG  t_sz:1 ga:4392, gw:290, ra:287, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,0U,287U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STICKY  t_sz:1 ga:4392, gw:290, ra:288, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STICKY FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,0U,288U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(22U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(5U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,4U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STICKY1  t_sz:1 ga:4392, gw:290, ra:289, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1 FA_REG(VTSS_TO_ANA_AC_POL,4392U,0U,0U,0U,289U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0  t_sz:1 ga:0, gw:2048, ra:0, gc:1, rc:148  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0(ri) FA_REG(VTSS_TO_ANA_AC_POL,0U,0U,0U,ri,0U,1U,148U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1  t_sz:1 ga:0, gw:2048, ra:512, gc:1, rc:148  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1(ri) FA_REG(VTSS_TO_ANA_AC_POL,0U,0U,0U,ri,512U,1U,148U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG  t_sz:1 ga:0, gw:2048, ra:1024, gc:1, rc:148  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,0U,0U,0U,ri,1024U,1U,148U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP  t_sz:1 ga:4096, gw:8, ra:0, gc:37, rc:1  */
#define VTSS_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP(gi) FA_REG(VTSS_TO_ANA_AC_POL,4096U,gi,8U,0U,0U,37U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG  t_sz:1 ga:4096, gw:8, ra:1, gc:37, rc:4  */
#define VTSS_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,4096U,gi,8U,ri,1U,37U,4U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL  t_sz:1 ga:4682, gw:5, ra:0, gc:40, rc:5  */
#define VTSS_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,4682U,gi,5U,ri,0U,40U,5U)

#define VTSS_F_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BDLB_DLB_CTRL  t_sz:1 ga:4882, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BDLB_DLB_CTRL FA_REG(VTSS_TO_ANA_AC_POL,4882U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BDLB_DLB_STICKY  t_sz:1 ga:4882, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BDLB_DLB_STICKY FA_REG(VTSS_TO_ANA_AC_POL,4882U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BDLB_MISC_CFG  t_sz:1 ga:2048, gw:8, ra:0, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BDLB_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,0U,0U,128U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_EIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_EIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_EIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_YELLOW_INC_DP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_YELLOW_INC_DP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_YELLOW_INC_DP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BDLB_DLB_CFG  t_sz:1 ga:2048, gw:8, ra:1, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BDLB_DLB_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,0U,1U,128U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL(x) VTSS_ENCODE_BITFIELD(x,17U,11U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL    VTSS_ENCODE_BITMASK(17U,11U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL(x) VTSS_EXTRACT_BITFIELD(x,17U,11U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL    VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_POL_BDLB_LB_CFG  t_sz:1 ga:2048, gw:8, ra:2, gc:128, rc:2  */
#define VTSS_ANA_AC_POL_BDLB_LB_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,ri,2U,128U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_AC_POL_BDLB_LB_BUCKET_VAL  t_sz:1 ga:2048, gw:8, ra:4, gc:128, rc:2  */
#define VTSS_ANA_AC_POL_BDLB_LB_BUCKET_VAL(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,ri,4U,128U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_ENCODE_BITFIELD(x,9U,19U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL    VTSS_ENCODE_BITMASK(9U,19U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_EXTRACT_BITFIELD(x,9U,19U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL  t_sz:1 ga:4884, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL FA_REG(VTSS_TO_ANA_AC_POL,4884U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG  t_sz:1 ga:4884, gw:5, ra:1, gc:1, rc:3  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,4884U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY  t_sz:1 ga:4884, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY FA_REG(VTSS_TO_ANA_AC_POL,4884U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_POL_BUM_SLB_MISC_CFG  t_sz:1 ga:3072, gw:8, ra:0, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BUM_SLB_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,0U,0U,128U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BUM_SLB_SLB_CFG  t_sz:1 ga:3072, gw:8, ra:1, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BUM_SLB_SLB_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,0U,1U,128U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,11U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL    VTSS_ENCODE_BITMASK(10U,11U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,11U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL    VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_POL_BUM_SLB_LB_CFG  t_sz:1 ga:3072, gw:8, ra:2, gc:128, rc:3  */
#define VTSS_ANA_AC_POL_BUM_SLB_LB_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,ri,2U,128U,3U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL  t_sz:1 ga:3072, gw:8, ra:5, gc:128, rc:3  */
#define VTSS_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,ri,5U,128U,3U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_ENCODE_BITFIELD(x,9U,19U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL    VTSS_ENCODE_BITMASK(9U,19U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_EXTRACT_BITFIELD(x,9U,19U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_XLB_NEXT_TR_CTRL  t_sz:1 ga:8192, gw:11, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_XLB_NEXT_TR_ORG  t_sz:1 ga:8192, gw:11, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_ORG FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_XLB_NEXT_TR_NEW  t_sz:1 ga:8192, gw:11, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_NEW FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_MISC_CTRL  t_sz:1 ga:8192, gw:11, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MISC_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* ANA_AC_SDLB_MISC_RATE_CTRL  t_sz:1 ga:8192, gw:11, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MISC_RATE_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET  t_sz:1 ga:8192, gw:11, ra:5, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_LBSET(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_LBSET    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_LBSET(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_VLD(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_VLD    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_VLD(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR  t_sz:1 ga:8192, gw:11, ra:6, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_LBSET(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_LBSET    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_LBSET(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_VLD(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_VLD    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_VLD(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_WARN  t_sz:1 ga:8192, gw:11, ra:7, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_WARN     FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* ANA_AC_SDLB_FAIL  t_sz:1 ga:8192, gw:11, ra:8, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_FAIL     FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* ANA_AC_SDLB_TBL_ACC_CTRL  t_sz:1 ga:8192, gw:11, ra:9, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_TBL_ACC_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,5U,9U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR    VTSS_ENCODE_BITMASK(5U,9U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,5U,9U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* ANA_AC_SDLB_TBL_ACC_VAL  t_sz:1 ga:8192, gw:11, ra:10, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_TBL_ACC_VAL FA_REG(VTSS_TO_ANA_AC_SDLB,8192U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* ANA_AC_SDLB_XLB_START  t_sz:1 ga:8203, gw:6, ra:0, gc:6, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_START(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,8203U,gi,6U,0U,0U,6U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_START_LBSET_START(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_START_LBSET_START    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_START_LBSET_START(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_PUP_INTERVAL  t_sz:1 ga:8203, gw:6, ra:1, gc:6, rc:1  */
#define VTSS_ANA_AC_SDLB_PUP_INTERVAL(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,8203U,gi,6U,0U,1U,6U,1U)

#define VTSS_F_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* ANA_AC_SDLB_PUP_CTRL  t_sz:1 ga:8203, gw:6, ra:2, gc:6, rc:1  */
#define VTSS_ANA_AC_SDLB_PUP_CTRL(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,8203U,gi,6U,0U,2U,6U,1U)

#define VTSS_F_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

#define VTSS_F_ANA_AC_SDLB_PUP_CTRL_PUP_ENA(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_PUP_CTRL_PUP_ENA      VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_PUP_CTRL_PUP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_LBGRP_MISC  t_sz:1 ga:8203, gw:6, ra:3, gc:6, rc:1  */
#define VTSS_ANA_AC_SDLB_LBGRP_MISC(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,8203U,gi,6U,0U,3U,6U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* ANA_AC_SDLB_FRM_RATE_TOKENS  t_sz:1 ga:8203, gw:6, ra:4, gc:6, rc:1  */
#define VTSS_ANA_AC_SDLB_FRM_RATE_TOKENS(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,8203U,gi,6U,0U,4U,6U,1U)

#define VTSS_F_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_LBGRP_STATE_TBL  t_sz:1 ga:8203, gw:6, ra:5, gc:6, rc:1  */
#define VTSS_ANA_AC_SDLB_LBGRP_STATE_TBL(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,8203U,gi,6U,0U,5U,6U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT(x) VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT    VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT(x) VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* ANA_AC_SDLB_PUP_TOKENS  t_sz:1 ga:0, gw:16, ra:0, gc:512, rc:2  */
#define VTSS_ANA_AC_SDLB_PUP_TOKENS(gi,ri) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,0U,512U,2U)

#define VTSS_F_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_THRES  t_sz:1 ga:0, gw:16, ra:2, gc:512, rc:2  */
#define VTSS_ANA_AC_SDLB_THRES(gi,ri) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,2U,512U,2U)

#define VTSS_F_ANA_AC_SDLB_THRES_THRES(x)        VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_SDLB_THRES_THRES           VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_SDLB_THRES_THRES(x)        VTSS_EXTRACT_BITFIELD(x,0U,10U)

#define VTSS_F_ANA_AC_SDLB_THRES_THRES_HYS(x)    VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_ANA_AC_SDLB_THRES_THRES_HYS       VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_ANA_AC_SDLB_THRES_THRES_HYS(x)    VTSS_EXTRACT_BITFIELD(x,16U,10U)

/* ANA_AC_SDLB_XLB_NEXT  t_sz:1 ga:0, gw:16, ra:4, gc:512, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,4U,512U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_LBGRP(x)     VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_LBGRP        VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_LBGRP(x)     VTSS_EXTRACT_BITFIELD(x,24U,3U)

/* ANA_AC_SDLB_INH_CTRL  t_sz:1 ga:0, gw:16, ra:5, gc:512, rc:2  */
#define VTSS_ANA_AC_SDLB_INH_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,5U,512U,2U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_INH_MODE(x)  VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_INH_MODE     VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_INH_MODE(x)  VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_INH_LB(x)    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_INH_LB       VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_INH_LB(x)    VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_INH_LBSET_ADDR  t_sz:1 ga:0, gw:16, ra:7, gc:512, rc:1  */
#define VTSS_ANA_AC_SDLB_INH_LBSET_ADDR(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,7U,512U,1U)

#define VTSS_F_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_DLB_MISC  t_sz:1 ga:0, gw:16, ra:8, gc:512, rc:1  */
#define VTSS_ANA_AC_SDLB_DLB_MISC(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,8U,512U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_MODE    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

/* ANA_AC_SDLB_DLB_CFG  t_sz:1 ga:0, gw:16, ra:9, gc:512, rc:1  */
#define VTSS_ANA_AC_SDLB_DLB_CFG(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,9U,512U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_EIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_EIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_EIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DLB_MODE(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DLB_MODE      VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DLB_MODE(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_CSC_CFG  t_sz:1 ga:24576, gw:128, ra:0, gc:37, rc:1  */
#define VTSS_ANA_CL_CSC_CFG(gi)   FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,0U,37U,1U)

#define VTSS_F_ANA_CL_CSC_CFG_CSC_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CSC_CFG_CSC_ENA            VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CSC_CFG_CSC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_CL_FILTER_CTRL  t_sz:1 ga:24576, gw:128, ra:1, gc:37, rc:1  */
#define VTSS_ANA_CL_FILTER_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,1U,37U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_CTRL  t_sz:1 ga:24576, gw:128, ra:2, gc:37, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,2U,37U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_CTRL  t_sz:1 ga:24576, gw:128, ra:5, gc:37, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,5U,37U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_STACKING_CTRL  t_sz:1 ga:24576, gw:128, ra:6, gc:37, rc:1  */
#define VTSS_ANA_CL_STACKING_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,6U,37U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_IGR_DROP_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_ANA_CL_STACKING_CTRL_IGR_DROP_ENA    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_ANA_CL_STACKING_CTRL_IGR_DROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_TPID_CTRL  t_sz:1 ga:24576, gw:128, ra:7, gc:37, rc:1  */
#define VTSS_ANA_CL_VLAN_TPID_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,7U,37U,1U)

#define VTSS_F_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_VLAN_CTRL  t_sz:1 ga:24576, gw:128, ra:8, gc:37, rc:1  */
#define VTSS_ANA_CL_VLAN_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,8U,37U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,26U,5U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(26U,5U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,26U,5U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL     VTSS_BIT(20U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_POP_CNT     VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_PCP(x)      VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_PCP         VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_PCP(x)      VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_DEI(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_DEI         VTSS_BIT(12U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_DEI(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VID(x)      VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VID         VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VID(x)      VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_CL_VLAN_CTRL_2  t_sz:1 ga:24576, gw:128, ra:9, gc:37, rc:1  */
#define VTSS_ANA_CL_VLAN_CTRL_2(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,9U,37U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_PCP_DEI_TRANS_CFG  t_sz:1 ga:24576, gw:128, ra:10, gc:37, rc:16  */
#define VTSS_ANA_CL_PCP_DEI_TRANS_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,10U,37U,16U)

#define VTSS_F_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_PORT_ID_CFG  t_sz:1 ga:24576, gw:128, ra:26, gc:37, rc:1  */
#define VTSS_ANA_CL_PORT_ID_CFG(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,26U,37U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_PAG_VAL(x)     VTSS_ENCODE_BITFIELD(x,14U,8U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_PAG_VAL        VTSS_ENCODE_BITMASK(14U,8U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_PAG_VAL(x)     VTSS_EXTRACT_BITFIELD(x,14U,8U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_GLAG_NUM(x)    VTSS_ENCODE_BITFIELD(x,9U,5U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_GLAG_NUM       VTSS_ENCODE_BITMASK(9U,5U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_GLAG_NUM(x)    VTSS_EXTRACT_BITFIELD(x,9U,5U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_LPORT_NUM(x)   VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_LPORT_NUM      VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_LPORT_NUM(x)   VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_CL_PCP_DEI_MAP_CFG  t_sz:1 ga:24576, gw:128, ra:27, gc:37, rc:16  */
#define VTSS_ANA_CL_PCP_DEI_MAP_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,27U,37U,16U)

#define VTSS_F_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_QOS_CFG  t_sz:1 ga:24576, gw:128, ra:43, gc:37, rc:1  */
#define VTSS_ANA_CL_QOS_CFG(gi)   FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,43U,37U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEI_STAG_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DEI_STAG_ONLY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_QOS_CFG_DEI_STAG_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_KEEP_ENA(x)   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_KEEP_ENA      VTSS_BIT(10U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_KEEP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_KEEP_ENA(x)        VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_KEEP_ENA           VTSS_BIT(9U)
#define VTSS_X_ANA_CL_QOS_CFG_KEEP_ENA(x)        VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA     VTSS_BIT(8U)
#define VTSS_X_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_DP_ENA(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_DP_ENA        VTSS_BIT(6U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_DP_ENA(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_QOS_ENA(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_QOS_ENA       VTSS_BIT(5U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_QOS_ENA(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_DP_VAL     VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_MAP_CFG  t_sz:1 ga:24576, gw:128, ra:44, gc:37, rc:2  */
#define VTSS_ANA_CL_MAP_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,44U,37U,2U)

#define VTSS_F_ANA_CL_MAP_CFG_MAP_KEY(x)         VTSS_ENCODE_BITFIELD(x,9U,4U)
#define VTSS_M_ANA_CL_MAP_CFG_MAP_KEY            VTSS_ENCODE_BITMASK(9U,4U)
#define VTSS_X_ANA_CL_MAP_CFG_MAP_KEY(x)         VTSS_EXTRACT_BITFIELD(x,9U,4U)

#define VTSS_F_ANA_CL_MAP_CFG_MAP_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_CL_MAP_CFG_MAP_IDX            VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_CL_MAP_CFG_MAP_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_CL_CAPTURE_CFG  t_sz:1 ga:24576, gw:128, ra:46, gc:37, rc:1  */
#define VTSS_ANA_CL_CAPTURE_CFG(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,46U,37U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAPTURE_Y1731_AG_CFG  t_sz:1 ga:24576, gw:128, ra:47, gc:37, rc:1  */
#define VTSS_ANA_CL_CAPTURE_Y1731_AG_CFG(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,47U,37U,1U)

#define VTSS_F_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x) (x)


/* ANA_CL_CAPTURE_GXRP_CFG  t_sz:1 ga:24576, gw:128, ra:48, gc:37, rc:1  */
#define VTSS_ANA_CL_CAPTURE_GXRP_CFG(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,48U,37U,1U)

#define VTSS_F_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x) (x)


/* ANA_CL_CAPTURE_BPDU_CFG  t_sz:1 ga:24576, gw:128, ra:49, gc:37, rc:1  */
#define VTSS_ANA_CL_CAPTURE_BPDU_CFG(gi) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,0U,49U,37U,1U)

#define VTSS_F_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x) (x)


/* ANA_CL_ADV_CL_CFG_2  t_sz:1 ga:24576, gw:128, ra:50, gc:37, rc:6  */
#define VTSS_ANA_CL_ADV_CL_CFG_2(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,50U,37U,6U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_CL_CFG  t_sz:1 ga:24576, gw:128, ra:56, gc:37, rc:6  */
#define VTSS_ANA_CL_ADV_CL_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,56U,37U,6U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,26U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(26U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,26U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(6U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_LOOKUP_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_LOOKUP_ENA      VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_LOOKUP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_PORT_RNG_CTRL  t_sz:1 ga:24576, gw:128, ra:62, gc:37, rc:8  */
#define VTSS_ANA_CL_ADV_PORT_RNG_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,62U,37U,8U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_ADV_PORT_RNG_VALUE_CFG  t_sz:1 ga:24576, gw:128, ra:70, gc:37, rc:8  */
#define VTSS_ANA_CL_ADV_PORT_RNG_VALUE_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,24576U,gi,128U,ri,70U,37U,8U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_OWN_UPSID  t_sz:1 ga:30204, gw:189, ra:0, gc:1, rc:1  */
#define VTSS_ANA_CL_OWN_UPSID     FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_CL_OWN_UPSID_OWN_UPSID(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_CL_OWN_UPSID_OWN_UPSID        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_CL_OWN_UPSID_OWN_UPSID(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_CL_AGGR_CFG  t_sz:1 ga:30204, gw:189, ra:3, gc:1, rc:1  */
#define VTSS_ANA_CL_AGGR_CFG      FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA     VTSS_BIT(12U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_RND_ENA(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_RND_ENA      VTSS_BIT(9U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_RND_ENA(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA     VTSS_BIT(1U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_STAG_CFG  t_sz:1 ga:30204, gw:189, ra:4, gc:1, rc:3  */
#define VTSS_ANA_CL_VLAN_STAG_CFG(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,4U,1U,3U)

#define VTSS_F_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_ETAG_CFG  t_sz:1 ga:30204, gw:189, ra:7, gc:1, rc:1  */
#define VTSS_ANA_CL_ETAG_CFG      FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_CL_ETAG_CFG_ETAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_CFG_ETAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_CFG_ETAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_RTAG_CFG  t_sz:1 ga:30204, gw:189, ra:8, gc:1, rc:1  */
#define VTSS_ANA_CL_RTAG_CFG      FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_CL_RTAG_CFG_HSR_TPID_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_RTAG_CFG_HSR_TPID_ENA      VTSS_BIT(1U)
#define VTSS_X_ANA_CL_RTAG_CFG_HSR_TPID_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_RTAG_CFG_RTAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_RTAG_CFG_RTAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_RTAG_CFG_RTAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CPU_PROTO_QU_CFG  t_sz:1 ga:30204, gw:189, ra:9, gc:1, rc:1  */
#define VTSS_ANA_CL_CPU_PROTO_QU_CFG FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CPU_8021_QU_CFG  t_sz:1 ga:30204, gw:189, ra:10, gc:1, rc:16  */
#define VTSS_ANA_CL_CPU_8021_QU_CFG(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,10U,1U,16U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CPU_8021_QOS_CFG  t_sz:1 ga:30204, gw:189, ra:26, gc:1, rc:16  */
#define VTSS_ANA_CL_CPU_8021_QOS_CFG(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,26U,1U,16U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_VRAP_CFG  t_sz:1 ga:30204, gw:189, ra:42, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_CFG      FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_VRAP_CFG_VRAP_VID(x)       VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_CL_VRAP_CFG_VRAP_VID          VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_CL_VRAP_CFG_VRAP_VID(x)       VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_CL_VRAP_HDR_DATA  t_sz:1 ga:30204, gw:189, ra:43, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_HDR_DATA FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA(x) (x)
#define VTSS_M_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA    0xffffffffU
#define VTSS_X_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA(x) (x)


/* ANA_CL_VRAP_HDR_MASK  t_sz:1 ga:30204, gw:189, ra:44, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_HDR_MASK FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK(x) (x)
#define VTSS_M_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK    0xffffffffU
#define VTSS_X_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK(x) (x)


/* ANA_CL_ADV_RNG_CTRL  t_sz:1 ga:30204, gw:189, ra:45, gc:1, rc:8  */
#define VTSS_ANA_CL_ADV_RNG_CTRL(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,45U,1U,8U)

#define VTSS_F_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_ADV_RNG_VALUE_CFG  t_sz:1 ga:30204, gw:189, ra:53, gc:1, rc:8  */
#define VTSS_ANA_CL_ADV_RNG_VALUE_CFG(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,53U,1U,8U)

#define VTSS_F_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_COMMON_VSTAX_CFG  t_sz:1 ga:30204, gw:189, ra:61, gc:1, rc:1  */
#define VTSS_ANA_CL_COMMON_VSTAX_CFG FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_MISC_CTRL  t_sz:1 ga:30204, gw:189, ra:62, gc:1, rc:1  */
#define VTSS_ANA_CL_CLM_MISC_CTRL FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,6U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA    VTSS_ENCODE_BITMASK(11U,6U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,6U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,6U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA    VTSS_ENCODE_BITMASK(5U,6U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,6U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_FRAGMENT_CFG  t_sz:1 ga:30204, gw:189, ra:63, gc:1, rc:1  */
#define VTSS_ANA_CL_CLM_FRAGMENT_CFG FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_DSCP_CFG  t_sz:1 ga:30204, gw:189, ra:64, gc:1, rc:64  */
#define VTSS_ANA_CL_DSCP_CFG(ri)  FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_QOS_VAL(x)   VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_QOS_VAL      VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_QOS_VAL(x)   VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_DP_VAL(x)    VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_DP_VAL       VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_DP_VAL(x)    VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_REWR_ENA     VTSS_BIT(1U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_QOS_MAP_CFG  t_sz:1 ga:30204, gw:189, ra:128, gc:1, rc:32  */
#define VTSS_ANA_CL_QOS_MAP_CFG(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,128U,1U,32U)

#define VTSS_F_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

/* ANA_CL_MPLS_RSV_LBL_CFG  t_sz:1 ga:30204, gw:189, ra:160, gc:1, rc:16  */
#define VTSS_ANA_CL_MPLS_RSV_LBL_CFG(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,160U,1U,16U)

#define VTSS_F_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_KEY_CFG  t_sz:1 ga:30204, gw:189, ra:176, gc:1, rc:6  */
#define VTSS_ANA_CL_CLM_KEY_CFG(ri) FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,ri,176U,1U,6U)

#define VTSS_F_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MPLS_MISC_CFG  t_sz:1 ga:30204, gw:189, ra:182, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_MISC_CFG FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,182U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* ANA_CL_MPLS_LM_CFG  t_sz:1 ga:30204, gw:189, ra:183, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_LM_CFG   FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,183U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MPLS_CFG  t_sz:1 ga:30204, gw:189, ra:184, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_CFG      FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,184U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA    VTSS_BIT(30U)
#define VTSS_X_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU    VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_OAM_CFG  t_sz:1 ga:30204, gw:189, ra:185, gc:1, rc:1  */
#define VTSS_ANA_CL_OAM_CFG       FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,185U,1U,1U)

#define VTSS_F_ANA_CL_OAM_CFG_VCCV2_LABEL(x)     VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_ANA_CL_OAM_CFG_VCCV2_LABEL        VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_ANA_CL_OAM_CFG_VCCV2_LABEL(x)     VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_ANA_CL_OAM_CFG_VCCV2_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_OAM_CFG_VCCV2_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_CL_OAM_CFG_VCCV2_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_CTRL  t_sz:1 ga:30204, gw:189, ra:186, gc:1, rc:1  */
#define VTSS_ANA_CL_MIP_CTRL      FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,186U,1U,1U)

#define VTSS_F_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_GRE_MISC_CFG  t_sz:1 ga:30204, gw:189, ra:187, gc:1, rc:1  */
#define VTSS_ANA_CL_GRE_MISC_CFG  FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,187U,1U,1U)

#define VTSS_F_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MISC_CFG  t_sz:1 ga:30204, gw:189, ra:188, gc:1, rc:1  */
#define VTSS_ANA_CL_MISC_CFG      FA_REG(VTSS_TO_ANA_CL,30204U,0U,0U,0U,188U,1U,1U)

#define VTSS_F_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MISC_CFG_CSC_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_ANA_CL_MISC_CFG_CSC_PIPELINE_PT    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_ANA_CL_MISC_CFG_CSC_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_PROFILE_CFG  t_sz:1 ga:29312, gw:1, ra:0, gc:18, rc:1  */
#define VTSS_ANA_CL_PROFILE_CFG(gi) FA_REG(VTSS_TO_ANA_CL,29312U,gi,1U,0U,0U,18U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_PROFILE_CFG_LM_CNT_DIS     VTSS_BIT(22U)
#define VTSS_X_ANA_CL_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NORMALIZE_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NORMALIZE_DIS    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NORMALIZE_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_CL_PROFILE_CFG_FWD_SEL(x)     VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_PROFILE_CFG_FWD_SEL        VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_PROFILE_CFG_FWD_SEL(x)     VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_PROFILE_CFG_CPU_QU(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PROFILE_CFG_CPU_QU         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PROFILE_CFG_CPU_QU(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_MIP_CFG  t_sz:1 ga:29440, gw:8, ra:0, gc:32, rc:1  */
#define VTSS_ANA_CL_MIP_CFG(gi)   FA_REG(VTSS_TO_ANA_CL,29440U,gi,8U,0U,0U,32U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_MEL_VAL(x)         VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_ANA_CL_MIP_CFG_MEL_VAL            VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_ANA_CL_MIP_CFG_MEL_VAL(x)         VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_ANA_CL_MIP_CFG_CCM_COPY_ENA(x)    VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_CCM_COPY_ENA       VTSS_BIT(18U)
#define VTSS_X_ANA_CL_MIP_CFG_CCM_COPY_ENA(x)    VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_LBM_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_LBM_REDIR_ENA      VTSS_BIT(17U)
#define VTSS_X_ANA_CL_MIP_CFG_LBM_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_LTM_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_LTM_REDIR_ENA      VTSS_BIT(16U)
#define VTSS_X_ANA_CL_MIP_CFG_LTM_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_RAPS_CFG(x)        VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_CL_MIP_CFG_RAPS_CFG           VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_CL_MIP_CFG_RAPS_CFG(x)        VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_CL_MIP_CFG_CPU_MIP_QU(x)      VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_CL_MIP_CFG_CPU_MIP_QU         VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_CL_MIP_CFG_CPU_MIP_QU(x)      VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_CL_MIP_CFG_PIPELINE_PT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_PIPELINE_PT        VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_CFG_PIPELINE_PT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CCM_HMO_CTRL  t_sz:1 ga:29440, gw:8, ra:1, gc:32, rc:1  */
#define VTSS_ANA_CL_CCM_HMO_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,29440U,gi,8U,0U,1U,32U,1U)

#define VTSS_F_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_CL_VID_CTRL  t_sz:1 ga:29440, gw:8, ra:2, gc:32, rc:1  */
#define VTSS_ANA_CL_MIP_CL_VID_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,29440U,gi,8U,0U,2U,32U,1U)

#define VTSS_F_ANA_CL_MIP_CL_VID_CTRL_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_ANA_CL_MIP_CL_VID_CTRL_VID_VAL    VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_ANA_CL_MIP_CL_VID_CTRL_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_ANA_CL_MIP_CL_VID_CTRL_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_CL_MIP_CL_VID_CTRL_VID_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_CL_MIP_CL_VID_CTRL_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_LBM_MAC_HIGH  t_sz:1 ga:29440, gw:8, ra:3, gc:32, rc:1  */
#define VTSS_ANA_CL_LBM_MAC_HIGH(gi) FA_REG(VTSS_TO_ANA_CL,29440U,gi,8U,0U,3U,32U,1U)

#define VTSS_F_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_LBM_MAC_LOW  t_sz:1 ga:29440, gw:8, ra:4, gc:32, rc:1  */
#define VTSS_ANA_CL_LBM_MAC_LOW(gi) FA_REG(VTSS_TO_ANA_CL,29440U,gi,8U,0U,4U,32U,1U)

#define VTSS_F_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW(x) (x)
#define VTSS_M_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW    0xffffffffU
#define VTSS_X_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW(x) (x)


/* ANA_CL_L2CP_ENTRY_CFG  t_sz:1 ga:32768, gw:1, ra:0, gc:1536, rc:1  */
#define VTSS_ANA_CL_L2CP_ENTRY_CFG(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,1U,0U,0U,1536U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL     VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA     VTSS_BIT(9U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_SET_CTRL  t_sz:1 ga:30720, gw:16, ra:0, gc:128, rc:1  */
#define VTSS_ANA_CL_SET_CTRL(gi)  FA_REG(VTSS_TO_ANA_CL,30720U,gi,16U,0U,0U,128U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_PATH_ENA(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_PATH_ENA          VTSS_BIT(7U)
#define VTSS_X_ANA_CL_SET_CTRL_PATH_ENA(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_TC_ENA(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_TC_ENA            VTSS_BIT(6U)
#define VTSS_X_ANA_CL_SET_CTRL_TC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DP_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DP_ENA            VTSS_BIT(5U)
#define VTSS_X_ANA_CL_SET_CTRL_DP_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_COSID_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_COSID_ENA         VTSS_BIT(4U)
#define VTSS_X_ANA_CL_SET_CTRL_COSID_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_QOS_ENA(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_QOS_ENA           VTSS_BIT(3U)
#define VTSS_X_ANA_CL_SET_CTRL_QOS_ENA(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DEI_ENA(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DEI_ENA           VTSS_BIT(2U)
#define VTSS_X_ANA_CL_SET_CTRL_DEI_ENA(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_PCP_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_PCP_ENA           VTSS_BIT(1U)
#define VTSS_X_ANA_CL_SET_CTRL_PCP_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DSCP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DSCP_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_CL_SET_CTRL_DSCP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MAP_ENTRY  t_sz:1 ga:30720, gw:16, ra:1, gc:128, rc:8  */
#define VTSS_ANA_CL_MAP_ENTRY(gi,ri) FA_REG(VTSS_TO_ANA_CL,30720U,gi,16U,ri,1U,128U,8U)

#define VTSS_F_ANA_CL_MAP_ENTRY_FWD_DIS(x)       VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_FWD_DIS          VTSS_BIT(25U)
#define VTSS_X_ANA_CL_MAP_ENTRY_FWD_DIS(x)       VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL    VTSS_BIT(24U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PATH_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PATH_COSID_VAL    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PATH_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_TC_VAL(x)        VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_TC_VAL           VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_TC_VAL(x)        VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DP_VAL(x)        VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DP_VAL           VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DP_VAL(x)        VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_CL_MAP_ENTRY_COSID_VAL(x)     VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_COSID_VAL        VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_COSID_VAL(x)     VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_QOS_VAL(x)       VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_QOS_VAL          VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_QOS_VAL(x)       VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DEI_VAL(x)       VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DEI_VAL          VTSS_BIT(9U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DEI_VAL(x)       VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PCP_VAL(x)       VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PCP_VAL          VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PCP_VAL(x)       VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DSCP_VAL(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DSCP_VAL         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DSCP_VAL(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_CL_ISDX_CFG  t_sz:1 ga:16384, gw:4, ra:0, gc:2048, rc:1  */
#define VTSS_ANA_CL_ISDX_CFG(gi)  FA_REG(VTSS_TO_ANA_CL,16384U,gi,4U,0U,0U,2048U,1U)

#define VTSS_F_ANA_CL_ISDX_CFG_MIP_IDX(x)        VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_ANA_CL_ISDX_CFG_MIP_IDX           VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_ANA_CL_ISDX_CFG_MIP_IDX(x)        VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_ANA_CL_ISDX_CFG_L2CP_IDX(x)       VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_ANA_CL_ISDX_CFG_L2CP_IDX          VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_ANA_CL_ISDX_CFG_L2CP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_ANA_CL_ISDX_CFG_IGR_LPORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,1U,6U)
#define VTSS_M_ANA_CL_ISDX_CFG_IGR_LPORT_NUM     VTSS_ENCODE_BITMASK(1U,6U)
#define VTSS_X_ANA_CL_ISDX_CFG_IGR_LPORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,1U,6U)

#define VTSS_F_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_OAM_MEP_CFG  t_sz:1 ga:16384, gw:4, ra:1, gc:2048, rc:1  */
#define VTSS_ANA_CL_OAM_MEP_CFG(gi) FA_REG(VTSS_TO_ANA_CL,16384U,gi,4U,0U,1U,2048U,1U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_MEP_IDX(x)     VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_MEP_IDX        VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_MEP_IDX(x)     VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IPT  t_sz:1 ga:16384, gw:4, ra:2, gc:2048, rc:1  */
#define VTSS_ANA_CL_IPT(gi)       FA_REG(VTSS_TO_ANA_CL,16384U,gi,4U,0U,2U,2048U,1U)

#define VTSS_F_ANA_CL_IPT_IPT_CFG(x)             VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_ANA_CL_IPT_IPT_CFG                VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_ANA_CL_IPT_IPT_CFG(x)             VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_ANA_CL_IPT_PROT_PIPELINE_PT(x)    VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_ANA_CL_IPT_PROT_PIPELINE_PT       VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_ANA_CL_IPT_PROT_PIPELINE_PT(x)    VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_ANA_CL_IPT_PPT_IDX(x)             VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_IPT_PPT_IDX                VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_IPT_PPT_IDX(x)             VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_PP_CFG  t_sz:1 ga:29330, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_ANA_CL_PP_CFG        FA_REG(VTSS_TO_ANA_CL,29330U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_CL_PP_CFG_STATE(x)            (x)
#define VTSS_M_ANA_CL_PP_CFG_STATE               0xffffffffU
#define VTSS_X_ANA_CL_PP_CFG_STATE(x)            (x)


/* ANA_CL_LPM_AFFIX  t_sz:1 ga:29696, gw:4, ra:0, gc:127, rc:1  */
#define VTSS_ANA_CL_LPM_AFFIX(gi) FA_REG(VTSS_TO_ANA_CL,29696U,gi,4U,0U,0U,127U,1U)

#define VTSS_F_ANA_CL_LPM_AFFIX_LPM_AFFIX(x)     VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_CL_LPM_AFFIX_LPM_AFFIX        VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_CL_LPM_AFFIX_LPM_AFFIX(x)     VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_CL_VD2_CAPTURE_CFG  t_sz:1 ga:29696, gw:4, ra:1, gc:127, rc:1  */
#define VTSS_ANA_CL_VD2_CAPTURE_CFG(gi) FA_REG(VTSS_TO_ANA_CL,29696U,gi,4U,0U,1U,127U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VD2_QOS_CFG  t_sz:1 ga:29696, gw:4, ra:2, gc:127, rc:1  */
#define VTSS_ANA_CL_VD2_QOS_CFG(gi) FA_REG(VTSS_TO_ANA_CL,29696U,gi,4U,0U,2U,127U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CSC_DISC_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_CL_CSC_DISC_CFG(gi) FA_REG(VTSS_TO_ANA_CL,0U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK(x) (x)
#define VTSS_M_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK(x) (x)


/* ANA_CL_FILTER_STICKY  t_sz:1 ga:29346, gw:12, ra:0, gc:1, rc:1  */
#define VTSS_ANA_CL_FILTER_STICKY FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_STICKY  t_sz:1 ga:29346, gw:12, ra:1, gc:1, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_STICKY(ri) FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_STICKY  t_sz:1 ga:29346, gw:12, ra:4, gc:1, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_STICKY FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLASS_STICKY  t_sz:1 ga:29346, gw:12, ra:5, gc:1, rc:1  */
#define VTSS_ANA_CL_CLASS_STICKY  FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_PORT_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_STACK_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_STACK_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_STACK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_TAG_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAT_STICKY  t_sz:1 ga:29346, gw:12, ra:6, gc:1, rc:1  */
#define VTSS_ANA_CL_CAT_STICKY    FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_VRAP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_VRAP_STICKY     VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CAT_STICKY_VRAP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IGMP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IGMP_STICKY     VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CAT_STICKY_IGMP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_AG_STICKY(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_AG_STICKY       VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CAT_STICKY_AG_STICKY(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_BPDU_STICKY(x)  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_BPDU_STICKY     VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CAT_STICKY_BPDU_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_GXRP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_GXRP_STICKY     VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAT_STICKY_GXRP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MLD_STICKY(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MLD_STICKY      VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAT_STICKY_MLD_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_CL_ADV_CL_MPLS_STICKY  t_sz:1 ga:29346, gw:12, ra:7, gc:1, rc:1  */
#define VTSS_ANA_CL_ADV_CL_MPLS_STICKY FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_CL_STICKY  t_sz:1 ga:29346, gw:12, ra:8, gc:1, rc:1  */
#define VTSS_ANA_CL_ADV_CL_STICKY FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_STICKY  t_sz:1 ga:29346, gw:12, ra:9, gc:1, rc:1  */
#define VTSS_ANA_CL_MIP_STICKY    FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IP_HDR_CHK_STICKY  t_sz:1 ga:29346, gw:12, ra:10, gc:1, rc:1  */
#define VTSS_ANA_CL_IP_HDR_CHK_STICKY FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_GRE_HDR_CHK_STICKY  t_sz:1 ga:29346, gw:12, ra:11, gc:1, rc:1  */
#define VTSS_ANA_CL_GRE_HDR_CHK_STICKY FA_REG(VTSS_TO_ANA_CL,29346U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_FILTER_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:0, gc:4, rc:1  */
#define VTSS_ANA_CL_FILTER_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,0U,0U,4U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:1, gc:4, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_STICKY_MASK(gi,ri) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,ri,1U,4U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:4, gc:4, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,0U,4U,4U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLASS_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:5, gc:4, rc:1  */
#define VTSS_ANA_CL_CLASS_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,0U,5U,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAT_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:6, gc:4, rc:1  */
#define VTSS_ANA_CL_CAT_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,0U,6U,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_CL_MIP_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:7, gc:4, rc:1  */
#define VTSS_ANA_CL_MIP_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,0U,7U,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IP_HDR_CHK_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:8, gc:4, rc:1  */
#define VTSS_ANA_CL_IP_HDR_CHK_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,0U,8U,4U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_GRE_HDR_CHK_STICKY_MASK  t_sz:1 ga:29358, gw:10, ra:9, gc:4, rc:1  */
#define VTSS_ANA_CL_GRE_HDR_CHK_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,29358U,gi,10U,0U,9U,4U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FWD_CFG  t_sz:1 ga:140482, gw:178, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_FWD_CFG       FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_CPU_DMAC_QU(x)     VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L2_FWD_CFG_CPU_DMAC_QU        VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L2_FWD_CFG_CPU_DMAC_QU(x)     VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L2_FWD_CFG_LOOPBACK_ENA(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_LOOPBACK_ENA       VTSS_BIT(7U)
#define VTSS_X_ANA_L2_FWD_CFG_LOOPBACK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FILTER_MODE_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FILTER_MODE_SEL    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_FWD_CFG_FILTER_MODE_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FWD_ENA(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FWD_ENA            VTSS_BIT(0U)
#define VTSS_X_ANA_L2_FWD_CFG_FWD_ENA(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_CFG  t_sz:1 ga:140482, gw:178, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_CFG       FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_SEC_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_SEC_REDIR_ENA      VTSS_BIT(26U)
#define VTSS_X_ANA_L2_LRN_CFG_SEC_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AGE_SIZE(x)        VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGE_SIZE           VTSS_BIT(17U)
#define VTSS_X_ANA_L2_LRN_CFG_AGE_SIZE(x)        VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_LRN_QU(x)      VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_LRN_QU         VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_LRN_QU(x)      VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_AGE_LOCKED_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGE_LOCKED_ENA     VTSS_BIT(3U)
#define VTSS_X_ANA_L2_LRN_CFG_AGE_LOCKED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FILTER_OTHER_CTRL  t_sz:1 ga:140482, gw:178, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_OTHER_CTRL FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FILTER_LOCAL_CTRL  t_sz:1 ga:140482, gw:178, ra:3, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_LOCAL_CTRL FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA(x) (x)
#define VTSS_M_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA    0xffffffffU
#define VTSS_X_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA(x) (x)


/* ANA_L2_AUTO_LRN_CFG  t_sz:1 ga:140482, gw:178, ra:6, gc:1, rc:1  */
#define VTSS_ANA_L2_AUTO_LRN_CFG  FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA(x) (x)
#define VTSS_M_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA    0xffffffffU
#define VTSS_X_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA(x) (x)


/* ANA_L2_LRN_SECUR_CFG  t_sz:1 ga:140482, gw:178, ra:9, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_CFG FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA(x) (x)
#define VTSS_M_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA    0xffffffffU
#define VTSS_X_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA(x) (x)


/* ANA_L2_LRN_SECUR_LOCKED_CFG  t_sz:1 ga:140482, gw:178, ra:12, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_LOCKED_CFG FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA(x) (x)
#define VTSS_M_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA    0xffffffffU
#define VTSS_X_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA(x) (x)


/* ANA_L2_LRN_COPY_CFG  t_sz:1 ga:140482, gw:178, ra:15, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_COPY_CFG  FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA(x) (x)
#define VTSS_M_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA    0xffffffffU
#define VTSS_X_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA(x) (x)


/* ANA_L2_PORT_DLB_CFG  t_sz:1 ga:140482, gw:178, ra:18, gc:1, rc:32  */
#define VTSS_ANA_L2_PORT_DLB_CFG(ri) FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,ri,18U,1U,32U)

#define VTSS_F_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX(x) VTSS_ENCODE_BITFIELD(x,10U,9U)
#define VTSS_M_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX    VTSS_ENCODE_BITMASK(10U,9U)
#define VTSS_X_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX(x) VTSS_EXTRACT_BITFIELD(x,10U,9U)

#define VTSS_F_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L2_PORT_ISDX_LIMIT_CFG  t_sz:1 ga:140482, gw:178, ra:83, gc:1, rc:32  */
#define VTSS_ANA_L2_PORT_ISDX_LIMIT_CFG(ri) FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,ri,83U,1U,32U)

#define VTSS_F_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L2_SCAN_FID_CTRL  t_sz:1 ga:140482, gw:178, ra:148, gc:1, rc:1  */
#define VTSS_ANA_L2_SCAN_FID_CTRL FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,148U,1U,1U)

#define VTSS_F_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_SCAN_FID_CFG  t_sz:1 ga:140482, gw:178, ra:149, gc:1, rc:16  */
#define VTSS_ANA_L2_SCAN_FID_CFG(ri) FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,ri,149U,1U,16U)

#define VTSS_F_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L2_MOVELOG_STICKY  t_sz:1 ga:140482, gw:178, ra:165, gc:1, rc:1  */
#define VTSS_ANA_L2_MOVELOG_STICKY FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,165U,1U,1U)

#define VTSS_F_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY(x) (x)
#define VTSS_M_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY    0xffffffffU
#define VTSS_X_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY(x) (x)


/* ANA_L2_OWN_UPSID  t_sz:1 ga:140482, gw:178, ra:168, gc:1, rc:1  */
#define VTSS_ANA_L2_OWN_UPSID     FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,168U,1U,1U)

#define VTSS_F_ANA_L2_OWN_UPSID_OWN_UPSID(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L2_OWN_UPSID_OWN_UPSID        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L2_OWN_UPSID_OWN_UPSID(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_L2_VSTAX_CTRL  t_sz:1 ga:140482, gw:178, ra:171, gc:1, rc:1  */
#define VTSS_ANA_L2_VSTAX_CTRL    FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,171U,1U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR  t_sz:1 ga:140482, gw:178, ra:172, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR          FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,172U,1U,1U)

#define VTSS_F_ANA_L2_INTR_CHANGE2SW_INTR(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_INTR_CHANGE2SW_INTR        VTSS_BIT(7U)
#define VTSS_X_ANA_L2_INTR_CHANGE2SW_INTR(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_INTR_IP6PFX_VCAP_INTR(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_IP6PFX_VCAP_INTR      VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_IP6PFX_VCAP_INTR(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_SUPER_VCAP_INTR(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_SUPER_VCAP_INTR       VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_SUPER_VCAP_INTR(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_VCAP_S2_INTR(x)       VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_VCAP_S2_INTR          VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_VCAP_S2_INTR(x)       VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_PORT_LRN_LIMIT_INTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_PORT_LRN_LIMIT_INTR    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_PORT_LRN_LIMIT_INTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_FID_LIMIT_INTR(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_FID_LIMIT_INTR        VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_FID_LIMIT_INTR(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_ISDX_LIMIT_INTR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_ISDX_LIMIT_INTR       VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_ISDX_LIMIT_INTR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR_ENA  t_sz:1 ga:140482, gw:178, ra:173, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR_ENA      FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,173U,1U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_CHANGE2SW_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_CHANGE2SW_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_INTR_ENA_CHANGE2SW_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR_IDENT  t_sz:1 ga:140482, gw:178, ra:174, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR_IDENT    FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,174U,1U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_CHANGE2SW_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_CHANGE2SW_INTR_IDENT    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_INTR_IDENT_CHANGE2SW_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_SECUR_LOCKED_COPY_CFG  t_sz:1 ga:140482, gw:178, ra:175, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG FA_REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,175U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG_COPY_MOVED_LOCKED_ENA(x) (x)
#define VTSS_M_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG_COPY_MOVED_LOCKED_ENA    0xffffffffU
#define VTSS_X_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG_COPY_MOVED_LOCKED_ENA(x) (x)


/* ANA_L2_FID_LIMIT_STATUS  t_sz:1 ga:131072, gw:2, ra:0, gc:4608, rc:1  */
#define VTSS_ANA_L2_FID_LIMIT_STATUS(gi) FA_REG(VTSS_TO_ANA_L2,131072U,gi,2U,0U,0U,4608U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_FID_LIMIT_CTRL  t_sz:1 ga:131072, gw:2, ra:1, gc:4608, rc:1  */
#define VTSS_ANA_L2_FID_LIMIT_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,131072U,gi,2U,0U,1U,4608U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_ISDX_LIMIT_STATUS  t_sz:1 ga:143360, gw:2, ra:0, gc:256, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_STATUS(gi) FA_REG(VTSS_TO_ANA_L2,143360U,gi,2U,0U,0U,256U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_ISDX_LIMIT_CTRL  t_sz:1 ga:143360, gw:2, ra:1, gc:256, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,143360U,gi,2U,0U,1U,256U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_PORT_LIMIT_STATUS  t_sz:1 ga:140288, gw:2, ra:0, gc:64, rc:1  */
#define VTSS_ANA_L2_PORT_LIMIT_STATUS(gi) FA_REG(VTSS_TO_ANA_L2,140288U,gi,2U,0U,0U,64U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_PORT_LIMIT_CTRL  t_sz:1 ga:140288, gw:2, ra:1, gc:64, rc:1  */
#define VTSS_ANA_L2_PORT_LIMIT_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,140288U,gi,2U,0U,1U,64U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_SERVICE_CTRL  t_sz:1 ga:0, gw:32, ra:0, gc:2048, rc:1  */
#define VTSS_ANA_L2_SERVICE_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,0U,2048U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA    VTSS_BIT(26U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_AGGR_VAL(x)   VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_AGGR_VAL      VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_AGGR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS    VTSS_BIT(20U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_FWD_TYPE(x)   VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_FWD_TYPE      VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_FWD_TYPE(x)   VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_FWD_ADDR(x)   VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_FWD_ADDR      VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_FWD_ADDR(x)   VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_L2_PORT_MASK_CFG  t_sz:1 ga:0, gw:32, ra:1, gc:2048, rc:1  */
#define VTSS_ANA_L2_PORT_MASK_CFG(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,1U,2048U,1U)

#define VTSS_F_ANA_L2_PORT_MASK_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_L2_PORT_MASK_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_L2_PORT_MASK_CFG_PORT_MASK(x) (x)


/* ANA_L2_QGRP_CFG  t_sz:1 ga:0, gw:32, ra:4, gc:2048, rc:1  */
#define VTSS_ANA_L2_QGRP_CFG(gi)  FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,4U,2048U,1U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_ENA(x)       VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_ENA          VTSS_BIT(12U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_IDX(x)       VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_IDX          VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_L2_MISC_CFG  t_sz:1 ga:0, gw:32, ra:5, gc:2048, rc:1  */
#define VTSS_ANA_L2_MISC_CFG(gi)  FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,5U,2048U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_CT_DIS(x)         VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_CT_DIS            VTSS_BIT(27U)
#define VTSS_X_ANA_L2_MISC_CFG_CT_DIS(x)         VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_RSDX_DIS(x)       VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_RSDX_DIS          VTSS_BIT(26U)
#define VTSS_X_ANA_L2_MISC_CFG_RSDX_DIS(x)       VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_PIPELINE_PT(x)    VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_ANA_L2_MISC_CFG_PIPELINE_PT       VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_ANA_L2_MISC_CFG_PIPELINE_PT(x)    VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_ANA_L2_MISC_CFG_BUM_SLB_ENA(x)    VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_BUM_SLB_ENA       VTSS_BIT(20U)
#define VTSS_X_ANA_L2_MISC_CFG_BUM_SLB_ENA(x)    VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_BUM_SLB_IDX(x)    VTSS_ENCODE_BITFIELD(x,10U,7U)
#define VTSS_M_ANA_L2_MISC_CFG_BUM_SLB_IDX       VTSS_ENCODE_BITMASK(10U,7U)
#define VTSS_X_ANA_L2_MISC_CFG_BUM_SLB_IDX(x)    VTSS_EXTRACT_BITFIELD(x,10U,7U)

#define VTSS_F_ANA_L2_MISC_CFG_BDLB_IDX(x)       VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L2_MISC_CFG_BDLB_IDX          VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L2_MISC_CFG_BDLB_IDX(x)       VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L2_DLB_COS_CFG  t_sz:1 ga:0, gw:32, ra:6, gc:2048, rc:8  */
#define VTSS_ANA_L2_DLB_COS_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,ri,6U,2048U,8U)

#define VTSS_F_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L2_DLB_CFG  t_sz:1 ga:0, gw:32, ra:14, gc:2048, rc:1  */
#define VTSS_ANA_L2_DLB_CFG(gi)   FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,14U,2048U,1U)

#define VTSS_F_ANA_L2_DLB_CFG_DLB_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_L2_DLB_CFG_DLB_IDX            VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_L2_DLB_CFG_DLB_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_L2_ISDX_BASE_CFG  t_sz:1 ga:0, gw:32, ra:15, gc:2048, rc:1  */
#define VTSS_ANA_L2_ISDX_BASE_CFG(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,15U,2048U,1U)

#define VTSS_F_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_L2_ISDX_COS_CFG  t_sz:1 ga:0, gw:32, ra:16, gc:2048, rc:8  */
#define VTSS_ANA_L2_ISDX_COS_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,ri,16U,2048U,8U)

#define VTSS_F_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L2_ISDX_LIMIT_CFG  t_sz:1 ga:0, gw:32, ra:24, gc:2048, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_CFG(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,24U,2048U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L2_TSN_CFG  t_sz:1 ga:0, gw:32, ra:25, gc:2048, rc:1  */
#define VTSS_ANA_L2_TSN_CFG(gi)   FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,25U,2048U,1U)

#define VTSS_F_ANA_L2_TSN_CFG_TSN_SFID(x)        VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L2_TSN_CFG_TSN_SFID           VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L2_TSN_CFG_TSN_SFID(x)        VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L2_STICKY  t_sz:1 ga:140660, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_STICKY        FA_REG(VTSS_TO_ANA_L2,140660U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_STICKY_PMAC_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_STICKY_PMAC_ENTRY_FOUND_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_STICKY_PMAC_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_STICKY_VLAN_IGNORE_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_STICKY_VLAN_IGNORE_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_STICKY_VLAN_IGNORE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_STICKY_SRC_IGNORE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_STICKY_SRC_IGNORE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_STICKY_SRC_IGNORE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_FLOOD_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_STICKY_FWD_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_STICKY_LEARN_KNOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_STICKY_LEARN_KNOWN_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_STICKY_LEARN_KNOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_STICKY_MASK  t_sz:1 ga:140661, gw:1, ra:0, gc:4, rc:1  */
#define VTSS_ANA_L2_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L2,140661U,gi,1U,0U,0U,4U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_PMAC_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_PMAC_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_STICKY_MASK_PMAC_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_PMAC_ACCESS_CTRL  t_sz:1 ga:140665, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_ACCESS_CTRL FA_REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CTRL_PMAC_ACCESS_CMD(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CTRL_PMAC_ACCESS_CMD    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CTRL_PMAC_ACCESS_CMD(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_L2_PMAC_INDEX  t_sz:1 ga:140665, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_INDEX    FA_REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_INDEX_PMAC_INDEX(x)   VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_ANA_L2_PMAC_INDEX_PMAC_INDEX      VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_ANA_L2_PMAC_INDEX_PMAC_INDEX(x)   VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* ANA_L2_PMAC_ACCESS_CFG_2  t_sz:1 ga:140665, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_ACCESS_CFG_2 FA_REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_QU    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_COPY    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLAN_IGNORE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLAN_IGNORE    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLAN_IGNORE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR_TYPE(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR_TYPE    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR_TYPE(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR(x) VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR    VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR(x) VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLD    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_PMAC_CFG  t_sz:1 ga:140665, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_CFG      FA_REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_PMAC_ENA(x)       VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_PMAC_CFG_PMAC_ENA          VTSS_BIT(24U)
#define VTSS_X_ANA_L2_PMAC_CFG_PMAC_ENA(x)       VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_PMAC_OUI(x)       VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L2_PMAC_CFG_PMAC_OUI          VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L2_PMAC_CFG_PMAC_OUI(x)       VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L2_PMAC_CFG_2  t_sz:1 ga:140665, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_CFG_2    FA_REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_2_PMAC_CHK_DMAC_LSB_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_PMAC_CFG_2_PMAC_CHK_DMAC_LSB_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_PMAC_CFG_2_PMAC_CHK_DMAC_LSB_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_2_PMAC_DMAC_LSB(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_L2_PMAC_CFG_2_PMAC_DMAC_LSB    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_L2_PMAC_CFG_2_PMAC_DMAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_L2_PMAC_VLAN_CFG  t_sz:1 ga:140665, gw:9, ra:5, gc:1, rc:4  */
#define VTSS_ANA_L2_PMAC_VLAN_CFG(ri) FA_REG(VTSS_TO_ANA_L2,140665U,0U,0U,ri,5U,1U,4U)

#define VTSS_F_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L3_MISC_CTRL  t_sz:1 ga:92688, gw:46, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_MISC_CTRL     FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_MISC_CTRL_AC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_MISC_CTRL_AC_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_MISC_CTRL_AC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_CTRL  t_sz:1 ga:92688, gw:46, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_CTRL     FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_CTRL_VLAN_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_CTRL_VLAN_ENA         VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_CTRL_VLAN_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3_UC_ENA  t_sz:1 ga:92688, gw:46, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_UC_ENA     FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L3_L3_UC_ENA_L3_UC_ENA(x)     (x)
#define VTSS_M_ANA_L3_L3_UC_ENA_L3_UC_ENA        0xffffffffU
#define VTSS_X_ANA_L3_L3_UC_ENA_L3_UC_ENA(x)     (x)


/* ANA_L3_L3_MC_ENA  t_sz:1 ga:92688, gw:46, ra:5, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_MC_ENA     FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_L3_L3_MC_ENA_L3_MC_ENA(x)     (x)
#define VTSS_M_ANA_L3_L3_MC_ENA_L3_MC_ENA        0xffffffffU
#define VTSS_X_ANA_L3_L3_MC_ENA_L3_MC_ENA(x)     (x)


/* ANA_L3_SKIP_RLEG_DMAC_CHK  t_sz:1 ga:92688, gw:46, ra:8, gc:1, rc:1  */
#define VTSS_ANA_L3_SKIP_RLEG_DMAC_CHK FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK(x) (x)
#define VTSS_M_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK    0xffffffffU
#define VTSS_X_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK(x) (x)


/* ANA_L3_PORT_FWD_CTRL  t_sz:1 ga:92688, gw:46, ra:11, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_FWD_CTRL FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA(x) (x)
#define VTSS_M_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA    0xffffffffU
#define VTSS_X_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA(x) (x)


/* ANA_L3_PORT_LRN_CTRL  t_sz:1 ga:92688, gw:46, ra:14, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_LRN_CTRL FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA(x) (x)
#define VTSS_M_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA    0xffffffffU
#define VTSS_X_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA(x) (x)


/* ANA_L3_VLAN_FILTER_CTRL  t_sz:1 ga:92688, gw:46, ra:17, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_FILTER_CTRL FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA(x) (x)
#define VTSS_M_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA(x) (x)


/* ANA_L3_VLAN_ISOLATED_CFG  t_sz:1 ga:92688, gw:46, ra:20, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_ISOLATED_CFG FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK(x) (x)
#define VTSS_M_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK(x) (x)


/* ANA_L3_VLAN_COMMUNITY_CFG  t_sz:1 ga:92688, gw:46, ra:23, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_COMMUNITY_CFG FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK(x) (x)
#define VTSS_M_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK(x) (x)


/* ANA_L3_ROUTING_CFG  t_sz:1 ga:92688, gw:46, ra:26, gc:1, rc:1  */
#define VTSS_ANA_L3_ROUTING_CFG   FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_L3_ENA_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_L3_ENA_MODE    VTSS_BIT(30U)
#define VTSS_X_ANA_L3_ROUTING_CFG_L3_ENA_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA    VTSS_BIT(29U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR    VTSS_BIT(22U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR    VTSS_BIT(21U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ROUTING_CFG2  t_sz:1 ga:92688, gw:46, ra:27, gc:1, rc:1  */
#define VTSS_ANA_L3_ROUTING_CFG2  FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* ANA_L3_RLEG_CFG_0  t_sz:1 ga:92688, gw:46, ra:28, gc:1, rc:1  */
#define VTSS_ANA_L3_RLEG_CFG_0    FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* ANA_L3_RLEG_CFG_1  t_sz:1 ga:92688, gw:46, ra:29, gc:1, rc:1  */
#define VTSS_ANA_L3_RLEG_CFG_1    FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L3_CPU_QU_CFG  t_sz:1 ga:92688, gw:46, ra:30, gc:1, rc:1  */
#define VTSS_ANA_L3_CPU_QU_CFG    FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU(x)  VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU     VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU(x)  VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_CPU_QU_CFG2  t_sz:1 ga:92688, gw:46, ra:31, gc:1, rc:1  */
#define VTSS_ANA_L3_CPU_QU_CFG2   FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_VRRP_IP4_CFG_0  t_sz:1 ga:92688, gw:46, ra:32, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP4_CFG_0 FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* ANA_L3_VRRP_IP4_CFG_1  t_sz:1 ga:92688, gw:46, ra:33, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP4_CFG_1 FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_VRRP_IP6_CFG_0  t_sz:1 ga:92688, gw:46, ra:34, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP6_CFG_0 FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L3_VRRP_IP6_CFG_1  t_sz:1 ga:92688, gw:46, ra:35, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP6_CFG_1 FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_SIP_SECURE_ENA  t_sz:1 ga:92688, gw:46, ra:36, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_SECURE_ENA FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA(x) (x)
#define VTSS_M_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA    0xffffffffU
#define VTSS_X_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA(x) (x)


/* ANA_L3_SIP_SECURE_ENA1  t_sz:1 ga:92688, gw:46, ra:37, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_SECURE_ENA1 FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_L3_DIP_SECURE_ENA  t_sz:1 ga:92688, gw:46, ra:39, gc:1, rc:1  */
#define VTSS_ANA_L3_DIP_SECURE_ENA FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA(x) (x)
#define VTSS_M_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA    0xffffffffU
#define VTSS_X_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA(x) (x)


/* ANA_L3_SIP_RPF_ENA  t_sz:1 ga:92688, gw:46, ra:42, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_RPF_ENA   FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA(x) (x)
#define VTSS_M_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA    0xffffffffU
#define VTSS_X_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA(x) (x)


/* ANA_L3_SIP_RPF_ENA1  t_sz:1 ga:92688, gw:46, ra:43, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_RPF_ENA1  FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_L3_SERVICE_CFG  t_sz:1 ga:92688, gw:46, ra:45, gc:1, rc:1  */
#define VTSS_ANA_L3_SERVICE_CFG   FA_REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VMID_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:4608, rc:1  */
#define VTSS_ANA_L3_VMID_CFG(gi)  FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,0U,4608U,1U)

#define VTSS_F_ANA_L3_VMID_CFG_VMID(x)           VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L3_VMID_CFG_VMID              VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L3_VMID_CFG_VMID(x)           VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L3_BUM_CFG  t_sz:1 ga:0, gw:16, ra:1, gc:4608, rc:1  */
#define VTSS_ANA_L3_BUM_CFG(gi)   FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,1U,4608U,1U)

#define VTSS_F_ANA_L3_BUM_CFG_BUM_SLB_IDX(x)     VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L3_BUM_CFG_BUM_SLB_IDX        VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L3_BUM_CFG_BUM_SLB_IDX(x)     VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L3_VLAN_CFG  t_sz:1 ga:0, gw:16, ra:2, gc:4608, rc:1  */
#define VTSS_ANA_L3_VLAN_CFG(gi)  FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,2U,4608U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_PGID_CPU_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_PGID_CPU_DIS    VTSS_BIT(31U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_PGID_CPU_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR(x)  VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR     VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR(x)  VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_FID(x)       VTSS_ENCODE_BITFIELD(x,8U,13U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_FID          VTSS_ENCODE_BITMASK(8U,13U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_FID(x)       VTSS_EXTRACT_BITFIELD(x,8U,13U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_LRN_DIS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_LRN_DIS      VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_LRN_DIS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA     VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_CTRL  t_sz:1 ga:0, gw:16, ra:3, gc:4608, rc:1  */
#define VTSS_ANA_L3_TUPE_CTRL(gi) FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,3U,4608U,1U)

#define VTSS_F_ANA_L3_TUPE_CTRL_TUPE_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_TUPE_CTRL_TUPE_CTRL        VTSS_BIT(0U)
#define VTSS_X_ANA_L3_TUPE_CTRL_TUPE_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_MASK_CFG  t_sz:1 ga:0, gw:16, ra:4, gc:4608, rc:1  */
#define VTSS_ANA_L3_VLAN_MASK_CFG(gi) FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,4U,4608U,1U)

#define VTSS_F_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK(x) (x)
#define VTSS_M_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK(x) (x)


/* ANA_L3_QGRP_CFG  t_sz:1 ga:0, gw:16, ra:7, gc:4608, rc:1  */
#define VTSS_ANA_L3_QGRP_CFG(gi)  FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,7U,4608U,1U)

#define VTSS_F_ANA_L3_QGRP_CFG_QGRP_IDX(x)       VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L3_QGRP_CFG_QGRP_IDX          VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L3_QGRP_CFG_QGRP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,0U,7U)

#define VTSS_F_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE     VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* ANA_L3_MISC  t_sz:1 ga:0, gw:16, ra:8, gc:4608, rc:1  */
#define VTSS_ANA_L3_MISC(gi)      FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,8U,4608U,1U)

#define VTSS_F_ANA_L3_MISC_FV_LAG_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_MISC_FV_LAG_IDX            VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_MISC_FV_LAG_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_MSTP_FWD_CFG  t_sz:1 ga:92160, gw:8, ra:0, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_FWD_CFG(gi) FA_REG(VTSS_TO_ANA_L3,92160U,gi,8U,0U,0U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK(x) (x)
#define VTSS_M_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK    0xffffffffU
#define VTSS_X_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK(x) (x)


/* ANA_L3_MSTP_LRN_CFG  t_sz:1 ga:92160, gw:8, ra:3, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_LRN_CFG(gi) FA_REG(VTSS_TO_ANA_L3,92160U,gi,8U,0U,3U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK(x) (x)
#define VTSS_M_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK    0xffffffffU
#define VTSS_X_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK(x) (x)


/* ANA_L3_RLEG_CTRL  t_sz:1 ga:90112, gw:16, ra:0, gc:127, rc:1  */
#define VTSS_ANA_L3_RLEG_CTRL(gi) FA_REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,0U,127U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_EVID(x)     VTSS_ENCODE_BITFIELD(x,19U,13U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_EVID        VTSS_ENCODE_BITMASK(19U,13U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_EVID(x)     VTSS_EXTRACT_BITFIELD(x,19U,13U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VRRP_CFG  t_sz:1 ga:90112, gw:16, ra:1, gc:127, rc:4  */
#define VTSS_ANA_L3_VRRP_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L3,90112U,gi,16U,ri,1U,127U,4U)

#define VTSS_F_ANA_L3_VRRP_CFG_RLEG_IP4_VRID(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_VRRP_CFG_RLEG_IP4_VRID     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_VRRP_CFG_RLEG_IP4_VRID(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_L3_VRRP_CFG_RLEG_IP6_VRID(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_L3_VRRP_CFG_RLEG_IP6_VRID     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_L3_VRRP_CFG_RLEG_IP6_VRID(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

/* ANA_L3_VMID_MC  t_sz:1 ga:90112, gw:16, ra:5, gc:127, rc:1  */
#define VTSS_ANA_L3_VMID_MC(gi)   FA_REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,5U,127U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

/* ANA_L3_SIP_RPF  t_sz:1 ga:90112, gw:16, ra:6, gc:127, rc:1  */
#define VTSS_ANA_L3_SIP_RPF(gi)   FA_REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,6U,127U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_RLEG_RGID_MASK(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_SIP_RPF_RLEG_RGID_MASK     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_SIP_RPF_RLEG_RGID_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L3_MAX_LEN  t_sz:1 ga:90112, gw:16, ra:7, gc:127, rc:1  */
#define VTSS_ANA_L3_MAX_LEN(gi)   FA_REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,7U,127U,1U)

#define VTSS_F_ANA_L3_MAX_LEN_IP6_MAX_LEN(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_L3_MAX_LEN_IP6_MAX_LEN        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_L3_MAX_LEN_IP6_MAX_LEN(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_L3_MAX_LEN_IP4_MAX_LEN(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_MAX_LEN_IP4_MAX_LEN        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_MAX_LEN_IP4_MAX_LEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_VMID_ENCAP  t_sz:1 ga:90112, gw:16, ra:8, gc:127, rc:1  */
#define VTSS_ANA_L3_VMID_ENCAP(gi) FA_REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,8U,127U,1U)

#define VTSS_F_ANA_L3_VMID_ENCAP_ENCAP_ID(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L3_VMID_ENCAP_ENCAP_ID        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L3_VMID_ENCAP_ENCAP_ID(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_ENA(x)    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_ENA       VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_ENA(x)    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_SIP_ID(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_SIP_ID    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_SIP_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* ANA_L3_VMID_MISC  t_sz:1 ga:90112, gw:16, ra:9, gc:127, rc:1  */
#define VTSS_ANA_L3_VMID_MISC(gi) FA_REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,9U,127U,1U)

#define VTSS_F_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_ANA_L3_VMID_MISC_RSDX(x)          VTSS_ENCODE_BITFIELD(x,16U,11U)
#define VTSS_M_ANA_L3_VMID_MISC_RSDX             VTSS_ENCODE_BITMASK(16U,11U)
#define VTSS_X_ANA_L3_VMID_MISC_RSDX(x)          VTSS_EXTRACT_BITFIELD(x,16U,11U)

/* ANA_L3_ARP_PTR_REMAP_CFG  t_sz:1 ga:92736, gw:1, ra:0, gc:64, rc:1  */
#define VTSS_ANA_L3_ARP_PTR_REMAP_CFG(gi) FA_REG(VTSS_TO_ANA_L3,92736U,gi,1U,0U,0U,64U,1U)

#define VTSS_F_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

#define VTSS_F_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

/* ANA_L3_ARP_CFG_0  t_sz:1 ga:73728, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_0(gi) FA_REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_MAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_L3_ARP_CFG_0_MAC_MSB          VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_L3_ARP_CFG_0_MAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ARP_VMID(x)      VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ARP_VMID         VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ARP_VMID(x)      VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SIP_RPF_ENA(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SIP_RPF_ENA      VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SIP_RPF_ENA(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ARP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ARP_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ARP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ARP_CFG_1  t_sz:1 ga:73728, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_1(gi) FA_REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_1_MAC_LSB(x)       (x)
#define VTSS_M_ANA_L3_ARP_CFG_1_MAC_LSB          0xffffffffU
#define VTSS_X_ANA_L3_ARP_CFG_1_MAC_LSB(x)       (x)


/* ANA_L3_ARP_CFG_2  t_sz:1 ga:73728, gw:8, ra:2, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_2(gi) FA_REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,2U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_2_TTL_DECR_DIS(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_2_TTL_DECR_DIS     VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ARP_CFG_2_TTL_DECR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ARP_ENCAP  t_sz:1 ga:73728, gw:8, ra:3, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_ENCAP(gi) FA_REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,3U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_ENCAP_ENCAP_ID(x)      VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L3_ARP_ENCAP_ENCAP_ID         VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L3_ARP_ENCAP_ENCAP_ID(x)      VTSS_EXTRACT_BITFIELD(x,0U,5U)

#define VTSS_F_ANA_L3_ARP_ENCAP_SIP_ID(x)        VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_L3_ARP_ENCAP_SIP_ID           VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_L3_ARP_ENCAP_SIP_ID(x)        VTSS_EXTRACT_BITFIELD(x,16U,8U)

/* ANA_L3_ARP_MISC  t_sz:1 ga:73728, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_MISC(gi)  FA_REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_ARP_MISC_RSDX(x)           VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_L3_ARP_MISC_RSDX              VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_L3_ARP_MISC_RSDX(x)           VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_L3_EVMID_MASK_CFG  t_sz:1 ga:81920, gw:8, ra:0, gc:1024, rc:4  */
#define VTSS_ANA_L3_EVMID_MASK_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,ri,0U,1024U,4U)

#define VTSS_F_ANA_L3_EVMID_MASK_CFG_EVMID_MASK(x) (x)
#define VTSS_M_ANA_L3_EVMID_MASK_CFG_EVMID_MASK    0xffffffffU
#define VTSS_X_ANA_L3_EVMID_MASK_CFG_EVMID_MASK(x) (x)


/* ANA_L3_L3MC_CTRL  t_sz:1 ga:81920, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_ANA_L3_L3MC_CTRL(gi) FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_TTL_DECR_DIS(x)  VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_TTL_DECR_DIS     VTSS_BIT(26U)
#define VTSS_X_ANA_L3_L3MC_CTRL_TTL_DECR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_L3_L3MC_CTRL_RPF_VMID(x)      VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_L3_L3MC_CTRL_RPF_VMID         VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_L3_L3MC_CTRL_RPF_VMID(x)      VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_ANA_L3_L3MC_CTRL_CPU_QU(x)        VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_L3MC_CTRL_CPU_QU           VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_L3MC_CTRL_CPU_QU(x)        VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_L3_L3MC_CTRL_RPF_CHK_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_RPF_CHK_ENA      VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3MC_CTRL_RPF_CHK_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3MC_NEXT_PTR  t_sz:1 ga:81920, gw:8, ra:5, gc:1024, rc:1  */
#define VTSS_ANA_L3_L3MC_NEXT_PTR(gi) FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,5U,1024U,1U)

#define VTSS_F_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L3_L3_LPM_REMAP_STICKY  t_sz:1 ga:92144, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_LPM_REMAP_STICKY FA_REG(VTSS_TO_ANA_L3,92144U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_STICKY  t_sz:1 ga:92145, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_STICKY   FA_REG(VTSS_TO_ANA_L3,92145U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3_ARP_IPMC_STICKY  t_sz:1 ga:92145, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_ARP_IPMC_STICKY FA_REG(VTSS_TO_ANA_L3,92145U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_RLEG_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_ANA_L3_RLEG_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ROUT_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_ANA_L3_ROUT_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_SECUR_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_ANA_L3_SECUR_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_MSTP_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:3, gc:4, rc:1  */
#define VTSS_ANA_L3_VLAN_MSTP_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,3U,4U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_RX_IN_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:0, gc:32, rc:1  */
#define VTSS_ASM_RX_IN_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,0U,32U,1U)

#define VTSS_F_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)


/* ASM_RX_SYMBOL_ERR_CNT  t_sz:1 ga:0, gw:128, ra:1, gc:32, rc:1  */
#define VTSS_ASM_RX_SYMBOL_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,1U,32U,1U)

#define VTSS_F_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)


/* ASM_RX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:2, gc:32, rc:1  */
#define VTSS_ASM_RX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,2U,32U,1U)

#define VTSS_F_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT(x)  (x)
#define VTSS_M_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT     0xffffffffU
#define VTSS_X_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT(x)  (x)


/* ASM_RX_UNSUP_OPCODE_CNT  t_sz:1 ga:0, gw:128, ra:3, gc:32, rc:1  */
#define VTSS_ASM_RX_UNSUP_OPCODE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,3U,32U,1U)

#define VTSS_F_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)


/* ASM_RX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:4, gc:32, rc:1  */
#define VTSS_ASM_RX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,4U,32U,1U)

#define VTSS_F_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)


/* ASM_RX_BAD_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:5, gc:32, rc:1  */
#define VTSS_ASM_RX_BAD_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,5U,32U,1U)

#define VTSS_F_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)


/* ASM_RX_UC_CNT  t_sz:1 ga:0, gw:128, ra:6, gc:32, rc:1  */
#define VTSS_ASM_RX_UC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,6U,32U,1U)

#define VTSS_F_ASM_RX_UC_CNT_RX_UC_CNT(x)        (x)
#define VTSS_M_ASM_RX_UC_CNT_RX_UC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_UC_CNT_RX_UC_CNT(x)        (x)


/* ASM_RX_MC_CNT  t_sz:1 ga:0, gw:128, ra:7, gc:32, rc:1  */
#define VTSS_ASM_RX_MC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,7U,32U,1U)

#define VTSS_F_ASM_RX_MC_CNT_RX_MC_CNT(x)        (x)
#define VTSS_M_ASM_RX_MC_CNT_RX_MC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_MC_CNT_RX_MC_CNT(x)        (x)


/* ASM_RX_BC_CNT  t_sz:1 ga:0, gw:128, ra:8, gc:32, rc:1  */
#define VTSS_ASM_RX_BC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,8U,32U,1U)

#define VTSS_F_ASM_RX_BC_CNT_RX_BC_CNT(x)        (x)
#define VTSS_M_ASM_RX_BC_CNT_RX_BC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_BC_CNT_RX_BC_CNT(x)        (x)


/* ASM_RX_CRC_ERR_CNT  t_sz:1 ga:0, gw:128, ra:9, gc:32, rc:1  */
#define VTSS_ASM_RX_CRC_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,9U,32U,1U)

#define VTSS_F_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)


/* ASM_RX_UNDERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:10, gc:32, rc:1  */
#define VTSS_ASM_RX_UNDERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,10U,32U,1U)

#define VTSS_F_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)


/* ASM_RX_FRAGMENTS_CNT  t_sz:1 ga:0, gw:128, ra:11, gc:32, rc:1  */
#define VTSS_ASM_RX_FRAGMENTS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,11U,32U,1U)

#define VTSS_F_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)


/* ASM_RX_IN_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:12, gc:32, rc:1  */
#define VTSS_ASM_RX_IN_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,12U,32U,1U)

#define VTSS_F_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:13, gc:32, rc:1  */
#define VTSS_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,13U,32U,1U)

#define VTSS_F_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_RX_OVERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:14, gc:32, rc:1  */
#define VTSS_ASM_RX_OVERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,14U,32U,1U)

#define VTSS_F_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)


/* ASM_RX_JABBERS_CNT  t_sz:1 ga:0, gw:128, ra:15, gc:32, rc:1  */
#define VTSS_ASM_RX_JABBERS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,15U,32U,1U)

#define VTSS_F_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)
#define VTSS_M_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)


/* ASM_RX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:16, gc:32, rc:1  */
#define VTSS_ASM_RX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,16U,32U,1U)

#define VTSS_F_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)


/* ASM_RX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:17, gc:32, rc:1  */
#define VTSS_ASM_RX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,17U,32U,1U)

#define VTSS_F_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)


/* ASM_RX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:18, gc:32, rc:1  */
#define VTSS_ASM_RX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,18U,32U,1U)

#define VTSS_F_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)


/* ASM_RX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:19, gc:32, rc:1  */
#define VTSS_ASM_RX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,19U,32U,1U)

#define VTSS_F_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)


/* ASM_RX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:20, gc:32, rc:1  */
#define VTSS_ASM_RX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,20U,32U,1U)

#define VTSS_F_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)


/* ASM_RX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:21, gc:32, rc:1  */
#define VTSS_ASM_RX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,21U,32U,1U)

#define VTSS_F_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)


/* ASM_RX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:22, gc:32, rc:1  */
#define VTSS_ASM_RX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,22U,32U,1U)

#define VTSS_F_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_RX_IPG_SHRINK_CNT  t_sz:1 ga:0, gw:128, ra:23, gc:32, rc:1  */
#define VTSS_ASM_RX_IPG_SHRINK_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,23U,32U,1U)

#define VTSS_F_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)
#define VTSS_M_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)


/* ASM_TX_OUT_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:24, gc:32, rc:1  */
#define VTSS_ASM_TX_OUT_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,24U,32U,1U)

#define VTSS_F_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)
#define VTSS_M_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)


/* ASM_TX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:25, gc:32, rc:1  */
#define VTSS_ASM_TX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,25U,32U,1U)

#define VTSS_F_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT(x)  (x)
#define VTSS_M_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT     0xffffffffU
#define VTSS_X_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT(x)  (x)


/* ASM_TX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:26, gc:32, rc:1  */
#define VTSS_ASM_TX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,26U,32U,1U)

#define VTSS_F_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)


/* ASM_TX_UC_CNT  t_sz:1 ga:0, gw:128, ra:27, gc:32, rc:1  */
#define VTSS_ASM_TX_UC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,27U,32U,1U)

#define VTSS_F_ASM_TX_UC_CNT_TX_UC_CNT(x)        (x)
#define VTSS_M_ASM_TX_UC_CNT_TX_UC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_UC_CNT_TX_UC_CNT(x)        (x)


/* ASM_TX_MC_CNT  t_sz:1 ga:0, gw:128, ra:28, gc:32, rc:1  */
#define VTSS_ASM_TX_MC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,28U,32U,1U)

#define VTSS_F_ASM_TX_MC_CNT_TX_MC_CNT(x)        (x)
#define VTSS_M_ASM_TX_MC_CNT_TX_MC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_MC_CNT_TX_MC_CNT(x)        (x)


/* ASM_TX_BC_CNT  t_sz:1 ga:0, gw:128, ra:29, gc:32, rc:1  */
#define VTSS_ASM_TX_BC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,29U,32U,1U)

#define VTSS_F_ASM_TX_BC_CNT_TX_BC_CNT(x)        (x)
#define VTSS_M_ASM_TX_BC_CNT_TX_BC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_BC_CNT_TX_BC_CNT(x)        (x)


/* ASM_TX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:30, gc:32, rc:1  */
#define VTSS_ASM_TX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,30U,32U,1U)

#define VTSS_F_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)


/* ASM_TX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:31, gc:32, rc:1  */
#define VTSS_ASM_TX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,31U,32U,1U)

#define VTSS_F_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)


/* ASM_TX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:32, gc:32, rc:1  */
#define VTSS_ASM_TX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,32U,32U,1U)

#define VTSS_F_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)


/* ASM_TX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:33, gc:32, rc:1  */
#define VTSS_ASM_TX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,33U,32U,1U)

#define VTSS_F_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)


/* ASM_TX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:34, gc:32, rc:1  */
#define VTSS_ASM_TX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,34U,32U,1U)

#define VTSS_F_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)


/* ASM_TX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:35, gc:32, rc:1  */
#define VTSS_ASM_TX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,35U,32U,1U)

#define VTSS_F_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)


/* ASM_TX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:36, gc:32, rc:1  */
#define VTSS_ASM_TX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,36U,32U,1U)

#define VTSS_F_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_RX_ALIGNMENT_LOST_CNT  t_sz:1 ga:0, gw:128, ra:37, gc:32, rc:1  */
#define VTSS_ASM_RX_ALIGNMENT_LOST_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,37U,32U,1U)

#define VTSS_F_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)


/* ASM_RX_TAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:38, gc:32, rc:1  */
#define VTSS_ASM_RX_TAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,38U,32U,1U)

#define VTSS_F_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)


/* ASM_RX_UNTAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:39, gc:32, rc:1  */
#define VTSS_ASM_RX_UNTAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,39U,32U,1U)

#define VTSS_F_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)


/* ASM_TX_TAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:40, gc:32, rc:1  */
#define VTSS_ASM_TX_TAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,40U,32U,1U)

#define VTSS_F_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)


/* ASM_TX_UNTAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:41, gc:32, rc:1  */
#define VTSS_ASM_TX_UNTAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,41U,32U,1U)

#define VTSS_F_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)


/* ASM_PMAC_RX_SYMBOL_ERR_CNT  t_sz:1 ga:0, gw:128, ra:42, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SYMBOL_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,42U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)


/* ASM_PMAC_RX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:43, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,43U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)


/* ASM_PMAC_RX_UNSUP_OPCODE_CNT  t_sz:1 ga:0, gw:128, ra:44, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_UNSUP_OPCODE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,44U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)


/* ASM_PMAC_RX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:45, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,45U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)


/* ASM_PMAC_RX_BAD_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:46, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_BAD_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,46U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)


/* ASM_PMAC_RX_UC_CNT  t_sz:1 ga:0, gw:128, ra:47, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_UC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,47U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)


/* ASM_PMAC_RX_MC_CNT  t_sz:1 ga:0, gw:128, ra:48, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_MC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,48U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)


/* ASM_PMAC_RX_BC_CNT  t_sz:1 ga:0, gw:128, ra:49, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_BC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,49U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)


/* ASM_PMAC_RX_CRC_ERR_CNT  t_sz:1 ga:0, gw:128, ra:50, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_CRC_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,50U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)


/* ASM_PMAC_RX_UNDERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:51, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_UNDERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,51U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)


/* ASM_PMAC_RX_FRAGMENTS_CNT  t_sz:1 ga:0, gw:128, ra:52, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_FRAGMENTS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,52U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)


/* ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:53, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,53U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:54, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,54U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_PMAC_RX_OVERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:55, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_OVERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,55U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)


/* ASM_PMAC_RX_JABBERS_CNT  t_sz:1 ga:0, gw:128, ra:56, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_JABBERS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,56U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)


/* ASM_PMAC_RX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:57, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,57U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)


/* ASM_PMAC_RX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:58, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,58U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)


/* ASM_PMAC_RX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:59, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,59U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)


/* ASM_PMAC_RX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:60, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,60U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)


/* ASM_PMAC_RX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:61, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,61U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)


/* ASM_PMAC_RX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:62, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,62U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)


/* ASM_PMAC_RX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:63, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,63U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_PMAC_TX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:64, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,64U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)


/* ASM_PMAC_TX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:65, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,65U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)


/* ASM_PMAC_TX_UC_CNT  t_sz:1 ga:0, gw:128, ra:66, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_UC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,66U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)


/* ASM_PMAC_TX_MC_CNT  t_sz:1 ga:0, gw:128, ra:67, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_MC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,67U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)


/* ASM_PMAC_TX_BC_CNT  t_sz:1 ga:0, gw:128, ra:68, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_BC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,68U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)


/* ASM_PMAC_TX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:69, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,69U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)


/* ASM_PMAC_TX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:70, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,70U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)


/* ASM_PMAC_TX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:71, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,71U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)


/* ASM_PMAC_TX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:72, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,72U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)


/* ASM_PMAC_TX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:73, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,73U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)


/* ASM_PMAC_TX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:74, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,74U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)


/* ASM_PMAC_TX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:75, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,75U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_PMAC_RX_ALIGNMENT_LOST_CNT  t_sz:1 ga:0, gw:128, ra:76, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_ALIGNMENT_LOST_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,76U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)


/* ASM_MM_RX_ASSEMBLY_ERR_CNT  t_sz:1 ga:0, gw:128, ra:77, gc:32, rc:1  */
#define VTSS_ASM_MM_RX_ASSEMBLY_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,77U,32U,1U)

#define VTSS_F_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)


/* ASM_MM_RX_SMD_ERR_CNT  t_sz:1 ga:0, gw:128, ra:78, gc:32, rc:1  */
#define VTSS_ASM_MM_RX_SMD_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,78U,32U,1U)

#define VTSS_F_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)


/* ASM_MM_RX_ASSEMBLY_OK_CNT  t_sz:1 ga:0, gw:128, ra:79, gc:32, rc:1  */
#define VTSS_ASM_MM_RX_ASSEMBLY_OK_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,79U,32U,1U)

#define VTSS_F_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)


/* ASM_MM_RX_MERGE_FRAG_CNT  t_sz:1 ga:0, gw:128, ra:80, gc:32, rc:1  */
#define VTSS_ASM_MM_RX_MERGE_FRAG_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,80U,32U,1U)

#define VTSS_F_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)


/* ASM_MM_TX_PFRAGMENT_CNT  t_sz:1 ga:0, gw:128, ra:81, gc:32, rc:1  */
#define VTSS_ASM_MM_TX_PFRAGMENT_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,81U,32U,1U)

#define VTSS_F_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)
#define VTSS_M_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT    0xffffffffU
#define VTSS_X_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)


/* ASM_TX_MULTI_COLL_CNT  t_sz:1 ga:0, gw:128, ra:82, gc:32, rc:1  */
#define VTSS_ASM_TX_MULTI_COLL_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,82U,32U,1U)

#define VTSS_F_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT(x) (x)
#define VTSS_M_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT    0xffffffffU
#define VTSS_X_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT(x) (x)


/* ASM_TX_LATE_COLL_CNT  t_sz:1 ga:0, gw:128, ra:83, gc:32, rc:1  */
#define VTSS_ASM_TX_LATE_COLL_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,83U,32U,1U)

#define VTSS_F_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT(x) (x)
#define VTSS_M_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT    0xffffffffU
#define VTSS_X_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT(x) (x)


/* ASM_TX_XCOLL_CNT  t_sz:1 ga:0, gw:128, ra:84, gc:32, rc:1  */
#define VTSS_ASM_TX_XCOLL_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,84U,32U,1U)

#define VTSS_F_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT(x)  (x)
#define VTSS_M_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT     0xffffffffU
#define VTSS_X_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT(x)  (x)


/* ASM_TX_DEFER_CNT  t_sz:1 ga:0, gw:128, ra:85, gc:32, rc:1  */
#define VTSS_ASM_TX_DEFER_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,85U,32U,1U)

#define VTSS_F_ASM_TX_DEFER_CNT_TX_DEFER_CNT(x)  (x)
#define VTSS_M_ASM_TX_DEFER_CNT_TX_DEFER_CNT     0xffffffffU
#define VTSS_X_ASM_TX_DEFER_CNT_TX_DEFER_CNT(x)  (x)


/* ASM_TX_XDEFER_CNT  t_sz:1 ga:0, gw:128, ra:86, gc:32, rc:1  */
#define VTSS_ASM_TX_XDEFER_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,86U,32U,1U)

#define VTSS_F_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT(x) (x)
#define VTSS_M_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT    0xffffffffU
#define VTSS_X_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT(x) (x)


/* ASM_TX_BACKOFF1_CNT  t_sz:1 ga:0, gw:128, ra:87, gc:32, rc:1  */
#define VTSS_ASM_TX_BACKOFF1_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,87U,32U,1U)

#define VTSS_F_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT(x) (x)
#define VTSS_M_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT    0xffffffffU
#define VTSS_X_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT(x) (x)


/* ASM_TX_CSENSE_CNT  t_sz:1 ga:0, gw:128, ra:88, gc:32, rc:1  */
#define VTSS_ASM_TX_CSENSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,88U,32U,1U)

#define VTSS_F_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT(x) (x)
#define VTSS_M_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT    0xffffffffU
#define VTSS_X_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT(x) (x)


/* ASM_RX_IN_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:89, gc:32, rc:1  */
#define VTSS_ASM_RX_IN_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,89U,32U,1U)

#define VTSS_F_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:90, gc:32, rc:1  */
#define VTSS_ASM_RX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,90U,32U,1U)

#define VTSS_F_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_RX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:91, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,91U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_BAD_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:92, gc:32, rc:1  */
#define VTSS_ASM_RX_BAD_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,92U,32U,1U)

#define VTSS_F_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_RX_BAD_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:93, gc:32, rc:1  */
#define VTSS_ASM_PMAC_RX_BAD_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,93U,32U,1U)

#define VTSS_F_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_TX_OUT_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:94, gc:32, rc:1  */
#define VTSS_ASM_TX_OUT_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,94U,32U,1U)

#define VTSS_F_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_TX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:95, gc:32, rc:1  */
#define VTSS_ASM_TX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,95U,32U,1U)

#define VTSS_F_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_TX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:96, gc:32, rc:1  */
#define VTSS_ASM_PMAC_TX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,96U,32U,1U)

#define VTSS_F_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_SYNC_LOST_ERR_CNT  t_sz:1 ga:0, gw:128, ra:97, gc:32, rc:1  */
#define VTSS_ASM_RX_SYNC_LOST_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,97U,32U,1U)

#define VTSS_F_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT(x) (x)


/* ASM_STAT_CFG  t_sz:1 ga:4608, gw:273, ra:0, gc:1, rc:1  */
#define VTSS_ASM_STAT_CFG         FA_REG(VTSS_TO_ASM,4608U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_STAT_CFG_STAT_CNT_CLR_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_STAT_CFG_STAT_CNT_CLR_SHOT    VTSS_BIT(0U)
#define VTSS_X_ASM_STAT_CFG_STAT_CNT_CLR_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_MAC_ADDR_HIGH_CFG  t_sz:1 ga:4608, gw:273, ra:1, gc:1, rc:34  */
#define VTSS_ASM_MAC_ADDR_HIGH_CFG(ri) FA_REG(VTSS_TO_ASM,4608U,0U,0U,ri,1U,1U,34U)

#define VTSS_F_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ASM_MAC_ADDR_LOW_CFG  t_sz:1 ga:4608, gw:273, ra:68, gc:1, rc:34  */
#define VTSS_ASM_MAC_ADDR_LOW_CFG(ri) FA_REG(VTSS_TO_ASM,4608U,0U,0U,ri,68U,1U,34U)

#define VTSS_F_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ASM_PORT_CFG  t_sz:1 ga:4608, gw:273, ra:135, gc:1, rc:34  */
#define VTSS_ASM_PORT_CFG(ri)     FA_REG(VTSS_TO_ASM,4608U,0U,0U,ri,135U,1U,34U)

#define VTSS_F_ASM_PORT_CFG_OFH_SRC(x)           VTSS_ENCODE_BITFIELD(x,13U,6U)
#define VTSS_M_ASM_PORT_CFG_OFH_SRC              VTSS_ENCODE_BITMASK(13U,6U)
#define VTSS_X_ASM_PORT_CFG_OFH_SRC(x)           VTSS_EXTRACT_BITFIELD(x,13U,6U)

#define VTSS_F_ASM_PORT_CFG_CSC_STAT_DIS(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ASM_PORT_CFG_CSC_STAT_DIS         VTSS_BIT(12U)
#define VTSS_X_ASM_PORT_CFG_CSC_STAT_DIS(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ASM_PORT_CFG_OFH_MODE(x)          VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ASM_PORT_CFG_OFH_MODE             VTSS_BIT(11U)
#define VTSS_X_ASM_PORT_CFG_OFH_MODE(x)          VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA    VTSS_BIT(10U)
#define VTSS_X_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ASM_PORT_CFG_NO_PREAMBLE_ENA(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ASM_PORT_CFG_NO_PREAMBLE_ENA      VTSS_BIT(9U)
#define VTSS_X_ASM_PORT_CFG_NO_PREAMBLE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ASM_PORT_CFG_SKIP_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ASM_PORT_CFG_SKIP_PREAMBLE_ENA    VTSS_BIT(8U)
#define VTSS_X_ASM_PORT_CFG_SKIP_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ASM_PORT_CFG_FRM_AGING_DIS(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ASM_PORT_CFG_FRM_AGING_DIS        VTSS_BIT(7U)
#define VTSS_X_ASM_PORT_CFG_FRM_AGING_DIS(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ASM_PORT_CFG_PAD_ENA(x)           VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ASM_PORT_CFG_PAD_ENA              VTSS_BIT(6U)
#define VTSS_X_ASM_PORT_CFG_PAD_ENA(x)           VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ASM_PORT_CFG_INJ_DISCARD_CFG(x)   VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ASM_PORT_CFG_INJ_DISCARD_CFG      VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ASM_PORT_CFG_INJ_DISCARD_CFG(x)   VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ASM_PORT_CFG_INJ_FORMAT_CFG(x)    VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ASM_PORT_CFG_INJ_FORMAT_CFG       VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ASM_PORT_CFG_INJ_FORMAT_CFG(x)    VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ASM_PORT_CFG_VSTAX2_AWR_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PORT_CFG_VSTAX2_AWR_ENA       VTSS_BIT(1U)
#define VTSS_X_ASM_PORT_CFG_VSTAX2_AWR_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PORT_CFG_PFRM_FLUSH(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PORT_CFG_PFRM_FLUSH           VTSS_BIT(0U)
#define VTSS_X_ASM_PORT_CFG_PFRM_FLUSH(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CPU_FC_CFG  t_sz:1 ga:4608, gw:273, ra:202, gc:1, rc:1  */
#define VTSS_ASM_CPU_FC_CFG       FA_REG(VTSS_TO_ASM,4608U,0U,0U,0U,202U,1U,1U)

#define VTSS_F_ASM_CPU_FC_CFG_CPU_FC_WM(x)       VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ASM_CPU_FC_CFG_CPU_FC_WM          VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ASM_CPU_FC_CFG_CPU_FC_WM(x)       VTSS_EXTRACT_BITFIELD(x,1U,2U)

/* ASM_PAUSE_CFG  t_sz:1 ga:4608, gw:273, ra:203, gc:1, rc:34  */
#define VTSS_ASM_PAUSE_CFG(ri)    FA_REG(VTSS_TO_ASM,4608U,0U,0U,ri,203U,1U,34U)

#define VTSS_F_ASM_PAUSE_CFG_ABORT_PAUSE_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PAUSE_CFG_ABORT_PAUSE_ENA     VTSS_BIT(0U)
#define VTSS_X_ASM_PAUSE_CFG_ABORT_PAUSE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ASM_PAUSE_CFG_ABORT_CTRL_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PAUSE_CFG_ABORT_CTRL_ENA      VTSS_BIT(1U)
#define VTSS_X_ASM_PAUSE_CFG_ABORT_CTRL_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ASM_INJ_VLAN_CFG  t_sz:1 ga:4608, gw:273, ra:270, gc:1, rc:1  */
#define VTSS_ASM_INJ_VLAN_CFG     FA_REG(VTSS_TO_ASM,4608U,0U,0U,0U,270U,1U,1U)

#define VTSS_F_ASM_INJ_VLAN_CFG_INJ_VID_CFG(x)   VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_ASM_INJ_VLAN_CFG_INJ_VID_CFG      VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_ASM_INJ_VLAN_CFG_INJ_VID_CFG(x)   VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_ASM_INJ_VLAN_CFG_INJ_TPID_CFG(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ASM_INJ_VLAN_CFG_INJ_TPID_CFG     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ASM_INJ_VLAN_CFG_INJ_TPID_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ASM_TIME_TICK_CFG  t_sz:1 ga:4608, gw:273, ra:271, gc:1, rc:1  */
#define VTSS_ASM_TIME_TICK_CFG    FA_REG(VTSS_TO_ASM,4608U,0U,0U,0U,271U,1U,1U)

#define VTSS_F_ASM_TIME_TICK_CFG_TIME_TICK_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,23U)
#define VTSS_M_ASM_TIME_TICK_CFG_TIME_TICK_VAL    VTSS_ENCODE_BITMASK(0U,23U)
#define VTSS_X_ASM_TIME_TICK_CFG_TIME_TICK_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,23U)

/* ASM_FIFO_FULL_WM_CFG  t_sz:1 ga:4608, gw:273, ra:272, gc:1, rc:1  */
#define VTSS_ASM_FIFO_FULL_WM_CFG FA_REG(VTSS_TO_ASM,4608U,0U,0U,0U,272U,1U,1U)

#define VTSS_F_ASM_FIFO_FULL_WM_CFG_STOP_WM_EOF(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_ASM_FIFO_FULL_WM_CFG_STOP_WM_EOF    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_ASM_FIFO_FULL_WM_CFG_STOP_WM_EOF(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_ASM_FIFO_FULL_WM_CFG_STOP_WM_ALL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_FIFO_FULL_WM_CFG_STOP_WM_ALL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_FIFO_FULL_WM_CFG_STOP_WM_ALL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_DBG_CFG  t_sz:1 ga:4881, gw:20, ra:0, gc:1, rc:1  */
#define VTSS_ASM_DBG_CFG          FA_REG(VTSS_TO_ASM,4881U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_DBG_CFG_IDLE_TO_VD(x)         VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ASM_DBG_CFG_IDLE_TO_VD            VTSS_BIT(2U)
#define VTSS_X_ASM_DBG_CFG_IDLE_TO_VD(x)         VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ASM_DBG_CFG_FIFO_RST(x)           VTSS_ENCODE_BITFIELD(x,3U,5U)
#define VTSS_M_ASM_DBG_CFG_FIFO_RST              VTSS_ENCODE_BITMASK(3U,5U)
#define VTSS_X_ASM_DBG_CFG_FIFO_RST(x)           VTSS_EXTRACT_BITFIELD(x,3U,5U)

#define VTSS_F_ASM_DBG_CFG_CELL_BUS_DIS(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_DBG_CFG_CELL_BUS_DIS          VTSS_BIT(1U)
#define VTSS_X_ASM_DBG_CFG_CELL_BUS_DIS(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_DBG_CFG_ABORT_DIS(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_DBG_CFG_ABORT_DIS             VTSS_BIT(0U)
#define VTSS_X_ASM_DBG_CFG_ABORT_DIS(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_ERR_STICKY  t_sz:1 ga:4881, gw:20, ra:1, gc:1, rc:5  */
#define VTSS_ASM_ERR_STICKY(ri)   FA_REG(VTSS_TO_ASM,4881U,0U,0U,ri,1U,1U,5U)

#define VTSS_F_ASM_ERR_STICKY_CALENDAR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ASM_ERR_STICKY_CALENDAR_STICKY    VTSS_BIT(7U)
#define VTSS_X_ASM_ERR_STICKY_CALENDAR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ASM_ERR_STICKY_UNUSED_BYTES_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ASM_ERR_STICKY_UNUSED_BYTES_STICKY    VTSS_BIT(6U)
#define VTSS_X_ASM_ERR_STICKY_UNUSED_BYTES_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ASM_ERR_STICKY_FRAGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ASM_ERR_STICKY_FRAGMENT_STICKY    VTSS_BIT(5U)
#define VTSS_X_ASM_ERR_STICKY_FRAGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ASM_ERR_STICKY_MISSING_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ASM_ERR_STICKY_MISSING_EOF_STICKY    VTSS_BIT(4U)
#define VTSS_X_ASM_ERR_STICKY_MISSING_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ASM_ERR_STICKY_INVLD_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ASM_ERR_STICKY_INVLD_ABORT_STICKY    VTSS_BIT(3U)
#define VTSS_X_ASM_ERR_STICKY_INVLD_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ASM_ERR_STICKY_MISSING_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ASM_ERR_STICKY_MISSING_SOF_STICKY    VTSS_BIT(2U)
#define VTSS_X_ASM_ERR_STICKY_MISSING_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* ASM_PRE_CNT_OFLW_STICKY  t_sz:1 ga:4881, gw:20, ra:10, gc:1, rc:1  */
#define VTSS_ASM_PRE_CNT_OFLW_STICKY FA_REG(VTSS_TO_ASM,4881U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CELLBUF_STAT  t_sz:1 ga:4881, gw:20, ra:11, gc:1, rc:5  */
#define VTSS_ASM_CELLBUF_STAT(ri) FA_REG(VTSS_TO_ASM,4881U,0U,0U,ri,11U,1U,5U)

#define VTSS_F_ASM_CELLBUF_STAT_CELLBUF_CNT(x)   VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ASM_CELLBUF_STAT_CELLBUF_CNT      VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ASM_CELLBUF_STAT_CELLBUF_CNT(x)   VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ASM_PORT_STICKY  t_sz:1 ga:4901, gw:34, ra:0, gc:1, rc:34  */
#define VTSS_ASM_PORT_STICKY(ri)  FA_REG(VTSS_TO_ASM,4901U,0U,0U,ri,0U,1U,34U)

#define VTSS_F_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PORT_STICKY_FRM_AGING_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PORT_STICKY_FRM_AGING_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_PORT_STICKY_FRM_AGING_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_PFC_CFG  t_sz:1 ga:4096, gw:16, ra:0, gc:32, rc:1  */
#define VTSS_ASM_PFC_CFG(gi)      FA_REG(VTSS_TO_ASM,4096U,gi,16U,0U,0U,32U,1U)

#define VTSS_F_ASM_PFC_CFG_RX_PFC_ENA(x)         VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_ASM_PFC_CFG_RX_PFC_ENA            VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_ASM_PFC_CFG_RX_PFC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_ASM_PFC_CFG_FC_LINK_SPEED(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ASM_PFC_CFG_FC_LINK_SPEED         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ASM_PFC_CFG_FC_LINK_SPEED(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ASM_PFC_TIMER  t_sz:1 ga:4096, gw:16, ra:1, gc:32, rc:8  */
#define VTSS_ASM_PFC_TIMER(gi,ri) FA_REG(VTSS_TO_ASM,4096U,gi,16U,ri,1U,32U,8U)

#define VTSS_F_ASM_PFC_TIMER_PFC_TIMER_VAL(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ASM_PFC_TIMER_PFC_TIMER_VAL       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ASM_PFC_TIMER_PFC_TIMER_VAL(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ASM_PFC_TIMER_MAX  t_sz:1 ga:4935, gw:7, ra:0, gc:1, rc:7  */
#define VTSS_ASM_PFC_TIMER_MAX(ri) FA_REG(VTSS_TO_ASM,4935U,0U,0U,ri,0U,1U,7U)

#define VTSS_F_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ASM_VD_FC_WM  t_sz:1 ga:4942, gw:3, ra:0, gc:1, rc:3  */
#define VTSS_ASM_VD_FC_WM(ri)     FA_REG(VTSS_TO_ASM,4942U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ASM_VD_FC_WM_VD_FC_WM(x)          VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ASM_VD_FC_WM_VD_FC_WM             VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ASM_VD_FC_WM_VD_FC_WM(x)          VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ASM_LBK_AGING_DIS  t_sz:1 ga:4945, gw:9, ra:0, gc:1, rc:3  */
#define VTSS_ASM_LBK_AGING_DIS(ri) FA_REG(VTSS_TO_ASM,4945U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ASM_LBK_AGING_DIS_LBK_AGING_DIS(x) (x)
#define VTSS_M_ASM_LBK_AGING_DIS_LBK_AGING_DIS    0xffffffffU
#define VTSS_X_ASM_LBK_AGING_DIS_LBK_AGING_DIS(x) (x)


/* ASM_LBK_FIFO_CFG  t_sz:1 ga:4945, gw:9, ra:5, gc:1, rc:4  */
#define VTSS_ASM_LBK_FIFO_CFG(ri) FA_REG(VTSS_TO_ASM,4945U,0U,0U,ri,5U,1U,4U)

#define VTSS_F_ASM_LBK_FIFO_CFG_FIFO_FLUSH(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_LBK_FIFO_CFG_FIFO_FLUSH       VTSS_BIT(0U)
#define VTSS_X_ASM_LBK_FIFO_CFG_FIFO_FLUSH(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_LBK_OVFLW_STICKY  t_sz:1 ga:4954, gw:10, ra:0, gc:1, rc:3  */
#define VTSS_ASM_LBK_OVFLW_STICKY(ri) FA_REG(VTSS_TO_ASM,4954U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY(x) (x)
#define VTSS_M_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY    0xffffffffU
#define VTSS_X_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY(x) (x)


/* ASM_LBK_AGING_STICKY  t_sz:1 ga:4954, gw:10, ra:5, gc:1, rc:3  */
#define VTSS_ASM_LBK_AGING_STICKY(ri) FA_REG(VTSS_TO_ASM,4954U,0U,0U,ri,5U,1U,3U)

#define VTSS_F_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY(x) (x)
#define VTSS_M_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY    0xffffffffU
#define VTSS_X_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY(x) (x)


/* ASM_RAM_INIT  t_sz:1 ga:4964, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ASM_RAM_INIT         FA_REG(VTSS_TO_ASM,4964U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_ASM_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_ASM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_ASM_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_ASM_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_ASM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CM_ADDR  t_sz:1 ga:4965, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ASM_CM_ADDR          FA_REG(VTSS_TO_ASM,4965U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_ASM_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_ASM_CM_ADDR_CM_ADDR(x)            (x)


/* ASM_CM_DATA_WR  t_sz:1 ga:4965, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ASM_CM_DATA_WR       FA_REG(VTSS_TO_ASM,4965U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ASM_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_ASM_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_ASM_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* ASM_CM_DATA_RD  t_sz:1 ga:4965, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ASM_CM_DATA_RD       FA_REG(VTSS_TO_ASM,4965U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ASM_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_ASM_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_ASM_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* ASM_CM_OP  t_sz:1 ga:4965, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ASM_CM_OP            FA_REG(VTSS_TO_ASM,4965U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ASM_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ASM_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ASM_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEV10G_MAC_ENA_CFG  t_sz:16 ga:0, gw:15, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_ENA_CFG(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_MAC_ENA_CFG_RX_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_ENA_CFG_RX_ENA         VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_ENA_CFG_RX_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_ENA_CFG_TX_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_ENA_CFG_TX_ENA         VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_ENA_CFG_TX_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_MODE_CFG  t_sz:16 ga:0, gw:15, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_MODE_CFG(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_RX_RAW_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_RX_RAW_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_RX_RAW_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEV10G_MAC_MAXLEN_CFG  t_sz:16 ga:0, gw:15, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_MAXLEN_CFG(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_MAXLEN_CFG_MAX_LEN(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV10G_MAC_MAXLEN_CFG_MAX_LEN     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV10G_MAC_MAXLEN_CFG_MAX_LEN(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV10G_MAC_NUM_TAGS_CFG  t_sz:16 ga:0, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_NUM_TAGS_CFG(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEV10G_MAC_TAGS_CFG  t_sz:16 ga:0, gw:15, ra:4, gc:1, rc:3  */
#define VTSS_DEV10G_MAC_TAGS_CFG(target,ri) FA_REG(target,0U,0U,0U,ri,4U,1U,3U)

#define VTSS_F_DEV10G_MAC_TAGS_CFG_TAG_ID(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_MAC_TAGS_CFG_TAG_ID        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_MAC_TAGS_CFG_TAG_ID(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_MAC_TAGS_CFG_TAG_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_TAGS_CFG_TAG_ENA       VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_TAGS_CFG_TAG_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* DEV10G_MAC_ADV_CHK_CFG  t_sz:16 ga:0, gw:15, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_ADV_CHK_CFG(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA    VTSS_BIT(24U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA    VTSS_BIT(20U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS    VTSS_BIT(12U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_LFS_CFG  t_sz:16 ga:0, gw:15, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_LFS_CFG(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_LB_CFG  t_sz:16 ga:0, gw:15, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_LB_CFG(target) FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_RX_LANE_STICKY_0  t_sz:16 ga:0, gw:15, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_RX_LANE_STICKY_0(target) FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV10G_MAC_RX_LANE_STICKY_1  t_sz:16 ga:0, gw:15, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_RX_LANE_STICKY_1(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV10G_MAC_TX_MONITOR_STICKY  t_sz:16 ga:0, gw:15, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_TX_MONITOR_STICKY(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_STICKY  t_sz:16 ga:0, gw:15, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_STICKY(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY    VTSS_BIT(9U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_TAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_TX_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_STICKY_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PMAC_STICKY  t_sz:16 ga:0, gw:15, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_STICKY(target) FA_REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_RX_SYMBOL_ERR_CNT  t_sz:16 ga:15, gw:78, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SYMBOL_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)


/* DEV10G_RX_PAUSE_CNT  t_sz:16 ga:15, gw:78, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_RX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT(x) (x)


/* DEV10G_RX_UNSUP_OPCODE_CNT  t_sz:16 ga:15, gw:78, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNSUP_OPCODE_CNT(target) FA_REG(target,15U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)


/* DEV10G_RX_UC_CNT  t_sz:16 ga:15, gw:78, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_RX_UC_CNT_RX_UC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_UC_CNT_RX_UC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_UC_CNT_RX_UC_CNT(x)     (x)


/* DEV10G_RX_MC_CNT  t_sz:16 ga:15, gw:78, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_RX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_RX_MC_CNT_RX_MC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_MC_CNT_RX_MC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_MC_CNT_RX_MC_CNT(x)     (x)


/* DEV10G_RX_BC_CNT  t_sz:16 ga:15, gw:78, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_RX_BC_CNT_RX_BC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_BC_CNT_RX_BC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_BC_CNT_RX_BC_CNT(x)     (x)


/* DEV10G_RX_CRC_ERR_CNT  t_sz:16 ga:15, gw:78, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_RX_CRC_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)


/* DEV10G_RX_UNDERSIZE_CNT  t_sz:16 ga:15, gw:78, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNDERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)


/* DEV10G_RX_FRAGMENTS_CNT  t_sz:16 ga:15, gw:78, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_RX_FRAGMENTS_CNT(target) FA_REG(target,15U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)


/* DEV10G_RX_IN_RANGE_LEN_ERR_CNT  t_sz:16 ga:15, gw:78, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:16 ga:15, gw:78, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_RX_OVERSIZE_CNT  t_sz:16 ga:15, gw:78, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OVERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)


/* DEV10G_RX_JABBERS_CNT  t_sz:16 ga:15, gw:78, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_RX_JABBERS_CNT(target) FA_REG(target,15U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)


/* DEV10G_RX_SIZE64_CNT  t_sz:16 ga:15, gw:78, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)


/* DEV10G_RX_SIZE65TO127_CNT  t_sz:16 ga:15, gw:78, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)


/* DEV10G_RX_SIZE128TO255_CNT  t_sz:16 ga:15, gw:78, ra:15, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)


/* DEV10G_RX_SIZE256TO511_CNT  t_sz:16 ga:15, gw:78, ra:16, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)


/* DEV10G_RX_SIZE512TO1023_CNT  t_sz:16 ga:15, gw:78, ra:17, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_RX_SIZE1024TO1518_CNT  t_sz:16 ga:15, gw:78, ra:18, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_RX_SIZE1519TOMAX_CNT  t_sz:16 ga:15, gw:78, ra:19, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_RX_IPG_SHRINK_CNT  t_sz:16 ga:15, gw:78, ra:20, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IPG_SHRINK_CNT(target) FA_REG(target,15U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)


/* DEV10G_TX_PAUSE_CNT  t_sz:16 ga:15, gw:78, ra:21, gc:1, rc:1  */
#define VTSS_DEV10G_TX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT(x) (x)


/* DEV10G_TX_UC_CNT  t_sz:16 ga:15, gw:78, ra:22, gc:1, rc:1  */
#define VTSS_DEV10G_TX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_DEV10G_TX_UC_CNT_TX_UC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_UC_CNT_TX_UC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_UC_CNT_TX_UC_CNT(x)     (x)


/* DEV10G_TX_MC_CNT  t_sz:16 ga:15, gw:78, ra:23, gc:1, rc:1  */
#define VTSS_DEV10G_TX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_DEV10G_TX_MC_CNT_TX_MC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_MC_CNT_TX_MC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_MC_CNT_TX_MC_CNT(x)     (x)


/* DEV10G_TX_BC_CNT  t_sz:16 ga:15, gw:78, ra:24, gc:1, rc:1  */
#define VTSS_DEV10G_TX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_DEV10G_TX_BC_CNT_TX_BC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_BC_CNT_TX_BC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_BC_CNT_TX_BC_CNT(x)     (x)


/* DEV10G_TX_SIZE64_CNT  t_sz:16 ga:15, gw:78, ra:25, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)


/* DEV10G_TX_SIZE65TO127_CNT  t_sz:16 ga:15, gw:78, ra:26, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)


/* DEV10G_TX_SIZE128TO255_CNT  t_sz:16 ga:15, gw:78, ra:27, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)


/* DEV10G_TX_SIZE256TO511_CNT  t_sz:16 ga:15, gw:78, ra:28, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)


/* DEV10G_TX_SIZE512TO1023_CNT  t_sz:16 ga:15, gw:78, ra:29, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_TX_SIZE1024TO1518_CNT  t_sz:16 ga:15, gw:78, ra:30, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_TX_SIZE1519TOMAX_CNT  t_sz:16 ga:15, gw:78, ra:31, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_RX_ALIGNMENT_LOST_CNT  t_sz:16 ga:15, gw:78, ra:32, gc:1, rc:1  */
#define VTSS_DEV10G_RX_ALIGNMENT_LOST_CNT(target) FA_REG(target,15U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)


/* DEV10G_RX_TAGGED_FRMS_CNT  t_sz:16 ga:15, gw:78, ra:33, gc:1, rc:1  */
#define VTSS_DEV10G_RX_TAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)


/* DEV10G_RX_UNTAGGED_FRMS_CNT  t_sz:16 ga:15, gw:78, ra:34, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNTAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)


/* DEV10G_TX_TAGGED_FRMS_CNT  t_sz:16 ga:15, gw:78, ra:35, gc:1, rc:1  */
#define VTSS_DEV10G_TX_TAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)


/* DEV10G_TX_UNTAGGED_FRMS_CNT  t_sz:16 ga:15, gw:78, ra:36, gc:1, rc:1  */
#define VTSS_DEV10G_TX_UNTAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)


/* DEV10G_PMAC_RX_SYMBOL_ERR_CNT  t_sz:16 ga:15, gw:78, ra:37, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SYMBOL_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_PAUSE_CNT  t_sz:16 ga:15, gw:78, ra:38, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)


/* DEV10G_PMAC_RX_UNSUP_OPCODE_CNT  t_sz:16 ga:15, gw:78, ra:39, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT(target) FA_REG(target,15U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)


/* DEV10G_PMAC_RX_UC_CNT  t_sz:16 ga:15, gw:78, ra:40, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)


/* DEV10G_PMAC_RX_MC_CNT  t_sz:16 ga:15, gw:78, ra:41, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)


/* DEV10G_PMAC_RX_BC_CNT  t_sz:16 ga:15, gw:78, ra:42, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)


/* DEV10G_PMAC_RX_CRC_ERR_CNT  t_sz:16 ga:15, gw:78, ra:43, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_CRC_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_UNDERSIZE_CNT  t_sz:16 ga:15, gw:78, ra:44, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UNDERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)


/* DEV10G_PMAC_RX_FRAGMENTS_CNT  t_sz:16 ga:15, gw:78, ra:45, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_FRAGMENTS_CNT(target) FA_REG(target,15U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)


/* DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT  t_sz:16 ga:15, gw:78, ra:46, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:16 ga:15, gw:78, ra:47, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_OVERSIZE_CNT  t_sz:16 ga:15, gw:78, ra:48, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OVERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)


/* DEV10G_PMAC_RX_JABBERS_CNT  t_sz:16 ga:15, gw:78, ra:49, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_JABBERS_CNT(target) FA_REG(target,15U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE64_CNT  t_sz:16 ga:15, gw:78, ra:50, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE65TO127_CNT  t_sz:16 ga:15, gw:78, ra:51, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE128TO255_CNT  t_sz:16 ga:15, gw:78, ra:52, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE256TO511_CNT  t_sz:16 ga:15, gw:78, ra:53, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE512TO1023_CNT  t_sz:16 ga:15, gw:78, ra:54, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE1024TO1518_CNT  t_sz:16 ga:15, gw:78, ra:55, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE1519TOMAX_CNT  t_sz:16 ga:15, gw:78, ra:56, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_PMAC_TX_PAUSE_CNT  t_sz:16 ga:15, gw:78, ra:57, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)


/* DEV10G_PMAC_TX_UC_CNT  t_sz:16 ga:15, gw:78, ra:58, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)


/* DEV10G_PMAC_TX_MC_CNT  t_sz:16 ga:15, gw:78, ra:59, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)


/* DEV10G_PMAC_TX_BC_CNT  t_sz:16 ga:15, gw:78, ra:60, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE64_CNT  t_sz:16 ga:15, gw:78, ra:61, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE65TO127_CNT  t_sz:16 ga:15, gw:78, ra:62, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE128TO255_CNT  t_sz:16 ga:15, gw:78, ra:63, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE256TO511_CNT  t_sz:16 ga:15, gw:78, ra:64, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE512TO1023_CNT  t_sz:16 ga:15, gw:78, ra:65, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE1024TO1518_CNT  t_sz:16 ga:15, gw:78, ra:66, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE1519TOMAX_CNT  t_sz:16 ga:15, gw:78, ra:67, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT  t_sz:16 ga:15, gw:78, ra:68, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT(target) FA_REG(target,15U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)


/* DEV10G_MM_RX_ASSEMBLY_ERR_CNT  t_sz:16 ga:15, gw:78, ra:69, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_ASSEMBLY_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)


/* DEV10G_MM_RX_SMD_ERR_CNT  t_sz:16 ga:15, gw:78, ra:70, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_SMD_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)


/* DEV10G_MM_RX_ASSEMBLY_OK_CNT  t_sz:16 ga:15, gw:78, ra:71, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_ASSEMBLY_OK_CNT(target) FA_REG(target,15U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)


/* DEV10G_MM_RX_MERGE_FRAG_CNT  t_sz:16 ga:15, gw:78, ra:72, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_MERGE_FRAG_CNT(target) FA_REG(target,15U,0U,0U,0U,72U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)


/* DEV10G_MM_TX_PFRAGMENT_CNT  t_sz:16 ga:15, gw:78, ra:73, gc:1, rc:1  */
#define VTSS_DEV10G_MM_TX_PFRAGMENT_CNT(target) FA_REG(target,15U,0U,0U,0U,73U,1U,1U)

#define VTSS_F_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)
#define VTSS_M_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)


/* DEV10G_RX_HIH_CKSM_ERR_CNT  t_sz:16 ga:15, gw:78, ra:74, gc:1, rc:1  */
#define VTSS_DEV10G_RX_HIH_CKSM_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,74U,1U,1U)

#define VTSS_F_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT(x) (x)


/* DEV10G_RX_XGMII_PROT_ERR_CNT  t_sz:16 ga:15, gw:78, ra:75, gc:1, rc:1  */
#define VTSS_DEV10G_RX_XGMII_PROT_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,75U,1U,1U)

#define VTSS_F_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT  t_sz:16 ga:15, gw:78, ra:76, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,76U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT  t_sz:16 ga:15, gw:78, ra:77, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT(x) (x)


/* DEV10G_RX_IN_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)


/* DEV10G_RX_IN_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_RX_OK_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)


/* DEV10G_RX_OK_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_RX_BAD_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BAD_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)


/* DEV10G_RX_BAD_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BAD_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_TX_OUT_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OUT_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)


/* DEV10G_TX_OUT_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OUT_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_TX_OK_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)


/* DEV10G_TX_OK_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_RX_OK_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)


/* DEV10G_PMAC_RX_OK_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_RX_BAD_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BAD_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)


/* DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_TX_OK_BYTES_CNT  t_sz:16 ga:93, gw:16, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)


/* DEV10G_PMAC_TX_OK_BYTES_MSB_CNT  t_sz:16 ga:93, gw:16, ra:15, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_DEV_RST_CTRL  t_sz:16 ga:109, gw:13, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_RST_CTRL(target) FA_REG(target,109U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA    VTSS_BIT(28U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS    VTSS_BIT(27U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL(x) VTSS_ENCODE_BITFIELD(x,23U,2U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL    VTSS_ENCODE_BITMASK(23U,2U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,23U,2U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_SPEED_SEL(x)  VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_SPEED_SEL     VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_SPEED_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PCS_TX_RST(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PCS_TX_RST    VTSS_BIT(12U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PCS_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PCS_RX_RST(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PCS_RX_RST    VTSS_BIT(8U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PCS_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MAC_TX_RST    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MAC_RX_RST    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_PORT_PROTECT  t_sz:16 ga:109, gw:13, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_PORT_PROTECT(target) FA_REG(target,109U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_LB_CFG  t_sz:16 ga:109, gw:13, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_LB_CFG(target) FA_REG(target,109U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_TX_RADAPT_CFG  t_sz:16 ga:109, gw:13, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_TX_RADAPT_CFG(target) FA_REG(target,109U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS    VTSS_BIT(31U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH    VTSS_BIT(28U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_DEV_MISC_CFG  t_sz:16 ga:109, gw:13, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_MISC_CFG(target) FA_REG(target,109U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR    VTSS_BIT(13U)
#define VTSS_X_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

/* DEV10G_PTP_STAMPER_CFG  t_sz:16 ga:109, gw:13, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_STAMPER_CFG(target) FA_REG(target,109U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEV10G_DEV_STICKY  t_sz:16 ga:109, gw:13, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_STICKY(target) FA_REG(target,109U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_SOF_STICKY    VTSS_BIT(10U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_EOF_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_EOF_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_SOF_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEV10G_INTR  t_sz:16 ga:109, gw:13, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_INTR(target)  FA_REG(target,109U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_INTR_AN_PAGE_RX_INTR(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_AN_PAGE_RX_INTR       VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_AN_PAGE_RX_INTR(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_AN_LINK_UP_INTR(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_AN_LINK_UP_INTR       VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_AN_LINK_UP_INTR(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_AN_LINK_DWN_INTR(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_AN_LINK_DWN_INTR      VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_AN_LINK_DWN_INTR(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_USXGMII_RADAPT_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_USXGMII_RADAPT_INTR    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_USXGMII_RADAPT_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_BR_INTR(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_BR_INTR         VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_SD10G_BR_INTR(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_SSF_INTR(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_SSF_INTR        VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_SD10G_SSF_INTR(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_KR_INTR(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_KR_INTR         VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_SD10G_KR_INTR(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_PCS_BR_INTR(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_PCS_BR_INTR           VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_PCS_BR_INTR(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_TX_LPI_INTR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_TX_LPI_INTR           VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_TX_LPI_INTR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_RX_LPI_INTR(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_RX_LPI_INTR           VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_RX_LPI_INTR(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_LINK_UP_INTR(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_LINK_UP_INTR          VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_LINK_UP_INTR(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_LINK_DWN_INTR(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_LINK_DWN_INTR         VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_LINK_DWN_INTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_INTR_ENA  t_sz:16 ga:109, gw:13, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_INTR_ENA(target) FA_REG(target,109U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA    VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA    VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA    VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_ENA_PCS_BR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_ENA_PCS_BR_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_ENA_PCS_BR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_ENA_TX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_ENA_TX_LPI_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_ENA_TX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_ENA_RX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_ENA_RX_LPI_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_ENA_RX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_ENA_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_ENA_LINK_UP_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_ENA_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_INTR_IDENT  t_sz:16 ga:109, gw:13, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_INTR_IDENT(target) FA_REG(target,109U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT    VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT    VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT    VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT    VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_RX_STATUS  t_sz:16 ga:109, gw:13, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_RX_STATUS(target) FA_REG(target,109U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_EEE_CFG  t_sz:16 ga:109, gw:13, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_EEE_CFG(target) FA_REG(target,109U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_ENA(x)         VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_ENA            VTSS_BIT(22U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_ENA(x)         VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_AGE(x)   VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_AGE      VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_AGE(x)   VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DEV10G_EEE_CFG_PORT_LPI(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_EEE_CFG_PORT_LPI           VTSS_BIT(0U)
#define VTSS_X_DEV10G_EEE_CFG_PORT_LPI(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PFC_PAUSE_MODE_CTRL  t_sz:16 ga:109, gw:13, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_PFC_PAUSE_MODE_CTRL(target) FA_REG(target,109U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_CFG  t_sz:16 ga:122, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_CFG(target) FA_REG(target,122U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_CFG_PCS25G_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_CFG_PCS25G_ENA      VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_CFG_PCS25G_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_SD_CFG  t_sz:16 ga:122, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_SD_CFG(target) FA_REG(target,122U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_SEL(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_SEL       VTSS_BIT(8U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_SEL(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_POL(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_POL       VTSS_BIT(4U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_POL(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_ENA       VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_STATUS  t_sz:16 ga:122, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_STATUS(target) FA_REG(target,122U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_ALIGN_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_ALIGN_DONE    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_STATUS_ALIGN_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_BLOCK_LOCK    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_STATUS_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_HI_BER(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_HI_BER       VTSS_BIT(2U)
#define VTSS_X_DEV10G_PCS25G_STATUS_HI_BER(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEV10G_PCS25G_FEC74_CFG  t_sz:16 ga:122, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_CFG(target) FA_REG(target,122U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEV10G_PCS25G_FEC74_STATUS  t_sz:16 ga:122, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_STATUS(target) FA_REG(target,122U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_FEC74_CERR_CNT  t_sz:16 ga:122, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_CERR_CNT(target) FA_REG(target,122U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT(x) (x)
#define VTSS_M_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT(x) (x)


/* DEV10G_PCS25G_FEC74_NCERR_CNT  t_sz:16 ga:122, gw:8, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_NCERR_CNT(target) FA_REG(target,122U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT(x) (x)
#define VTSS_M_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT(x) (x)


/* DEV10G_PCS25G_RSFEC_CFG  t_sz:16 ga:122, gw:8, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_RSFEC_CFG(target) FA_REG(target,122U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEV10G_ENABLE_CONFIG  t_sz:16 ga:130, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_ENABLE_CONFIG(target) FA_REG(target,130U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_MM_RX_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_MM_TX_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D    VTSS_BIT(8U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DEV10G_VERIF_CONFIG  t_sz:16 ga:130, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_VERIF_CONFIG(target) FA_REG(target,130U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS    VTSS_BIT(0U)
#define VTSS_X_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEV10G_MM_STATUS  t_sz:16 ga:132, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_MM_STATUS(target) FA_REG(target,132U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS    VTSS_BIT(20U)
#define VTSS_X_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS    VTSS_BIT(24U)
#define VTSS_X_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS    VTSS_BIT(28U)
#define VTSS_X_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* DEV10G_USXGMII_ANEG_CFG  t_sz:16 ga:133, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_ANEG_CFG(target) FA_REG(target,133U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER    VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_ANEG_STATUS  t_sz:16 ga:133, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_ANEG_STATUS(target) FA_REG(target,133U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS    VTSS_BIT(5U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_PR(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_PR     VTSS_BIT(2U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_PR(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_PCS_SD_CFG  t_sz:16 ga:133, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_PCS_SD_CFG(target) FA_REG(target,133U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_SD_CFG_SD_POL    VTSS_BIT(1U)
#define VTSS_X_DEV10G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_PCS_STATUS  t_sz:16 ga:133, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_PCS_STATUS(target) FA_REG(target,133U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PTP_CFG  t_sz:16 ga:137, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_CFG(target) FA_REG(target,137U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_PTP_CFG_PCH_ERR_MODE(x)    VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PCH_ERR_MODE       VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PCH_ERR_MODE(x)    VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV10G_PTP_CFG_PCH_SUB_PORT_ID    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV10G_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_ENA(x)         VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_ENA            VTSS_BIT(7U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_ENA(x)         VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_DOM(x)         VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_DOM            VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_DOM(x)         VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_PCH_TX_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_PCH_TX_ENA     VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_PCH_TX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_PCH_RX_MODE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV10G_PTP_RXDLY_CFG  t_sz:16 ga:137, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_RXDLY_CFG(target) FA_REG(target,137U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV10G_PTP_TXDLY_CFG  t_sz:16 ga:137, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_TXDLY_CFG(target) FA_REG(target,137U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV10G_PTP_EVENTS  t_sz:16 ga:137, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_EVENTS(target) FA_REG(target,137U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_TX_CFG  t_sz:16 ga:137, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_TX_CFG(target) FA_REG(target,137U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_DEV_TX_CFG_DEV_TX_DLY(x)   VTSS_ENCODE_BITFIELD(x,14U,14U)
#define VTSS_M_DEV10G_DEV_TX_CFG_DEV_TX_DLY      VTSS_ENCODE_BITMASK(14U,14U)
#define VTSS_X_DEV10G_DEV_TX_CFG_DEV_TX_DLY(x)   VTSS_EXTRACT_BITFIELD(x,14U,14U)

#define VTSS_F_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* DEV10G_DEV_PFRAME_CFG  t_sz:16 ga:137, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_PFRAME_CFG(target) FA_REG(target,137U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PHAD_CTRL  t_sz:16 ga:143, gw:3, ra:0, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_CTRL(target,gi) FA_REG(target,143U,gi,3U,0U,0U,2U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_LOCK(x)     VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_LOCK        VTSS_BIT(18U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_LOCK(x)     VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_DIV_STATE(x)     VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_DIV_STATE        VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_DIV_STATE(x)     VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_ADJ(x)      VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_ADJ         VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_ADJ(x)      VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV10G_PHAD_CTRL_ERR_MAX_ENA(x)   VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_ERR_MAX_ENA      VTSS_BIT(12U)
#define VTSS_X_DEV10G_PHAD_CTRL_ERR_MAX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_DIV_CFG(x)       VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_DIV_CFG          VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_DIV_CFG(x)       VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEV10G_PHAD_CTRL_TWEAKS(x)        VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_TWEAKS           VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_TWEAKS(x)        VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_ENA(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_ENA         VTSS_BIT(5U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_ENA(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_MODE(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_MODE        VTSS_BIT(4U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_MODE(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_FAILED(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_FAILED      VTSS_BIT(3U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_FAILED(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_LOCK_ACC(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_LOCK_ACC         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_LOCK_ACC(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV10G_PHAD_CYC_STAT  t_sz:16 ga:143, gw:3, ra:1, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_CYC_STAT(target,gi) FA_REG(target,143U,gi,3U,0U,1U,2U,1U)

#define VTSS_F_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEV10G_PHAD_ERR_STAT  t_sz:16 ga:143, gw:3, ra:2, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_ERR_STAT(target,gi) FA_REG(target,143U,gi,3U,0U,2U,2U,1U)

#define VTSS_F_DEV10G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DEV10G_PHAD_ERR_STAT_PHAD_ERR_STAT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DEV10G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DEV1G_DEV_RST_CTRL  t_sz:32 ga:0, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_RST_CTRL(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_SPEED_SEL(x)   VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_SPEED_SEL      VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_SPEED_SEL(x)   VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_PCS_TX_RST(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_PCS_TX_RST     VTSS_BIT(12U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_PCS_TX_RST(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_PCS_RX_RST(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_PCS_RX_RST     VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_PCS_RX_RST(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_MAC_TX_RST(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_MAC_TX_RST     VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_MAC_TX_RST(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_MAC_RX_RST(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_MAC_RX_RST     VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_MAC_RX_RST(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_STICKY  t_sz:32 ga:0, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_STICKY(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_SD_STICKY(x)     VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_SD_STICKY        VTSS_BIT(14U)
#define VTSS_X_DEV1G_DEV_STICKY_SD_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY    VTSS_BIT(11U)
#define VTSS_X_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_RX_OFLW_STICKY    VTSS_BIT(10U)
#define VTSS_X_DEV1G_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_EOF_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_SOF_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_UFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_DBG_CFG  t_sz:32 ga:0, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_DBG_CFG(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS     VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_PORT_PROTECT  t_sz:32 ga:0, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_PORT_PROTECT(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_LB_CFG  t_sz:32 ga:0, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_LB_CFG(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_DEV_LB_CFG_TAXI_LB_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_LB_CFG_TAXI_LB_ENA      VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_LB_CFG_TAXI_LB_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_EEE_CFG  t_sz:32 ga:0, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_EEE_CFG(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_ENA(x)          VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_ENA             VTSS_BIT(22U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_ENA(x)          VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_AGE(x)    VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_AGE       VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_AGE(x)    VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DEV1G_EEE_CFG_PORT_LPI(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_EEE_CFG_PORT_LPI            VTSS_BIT(0U)
#define VTSS_X_DEV1G_EEE_CFG_PORT_LPI(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_ENA_CFG  t_sz:32 ga:6, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_ENA_CFG(target) FA_REG(target,6U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_MAC_ENA_CFG_RX_ENA(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_ENA_CFG_RX_ENA          VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_ENA_CFG_RX_ENA(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_ENA_CFG_TX_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_ENA_CFG_TX_ENA          VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_ENA_CFG_TX_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_MODE_CFG  t_sz:32 ga:6, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_MODE_CFG(target) FA_REG(target,6U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_FDX_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_FDX_ENA        VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_FDX_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_RX_RAW_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_RX_RAW_ENA     VTSS_BIT(1U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_RX_RAW_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEV1G_MAC_MAXLEN_CFG  t_sz:32 ga:6, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_MAXLEN_CFG(target) FA_REG(target,6U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_MAC_MAXLEN_CFG_MAX_LEN(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_MAC_MAXLEN_CFG_MAX_LEN      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_MAC_MAXLEN_CFG_MAX_LEN(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_MAC_TAGS_CFG  t_sz:32 ga:6, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_TAGS_CFG(target) FA_REG(target,6U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_TAG_ID(x)      VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_TAG_ID         VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_TAG_ID(x)      VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_PB_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_PB_ENA         VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_PB_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_TAGS_CFG2  t_sz:32 ga:6, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_TAGS_CFG2(target) FA_REG(target,6U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG2_TAG_ID3(x)    VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG2_TAG_ID3       VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG2_TAG_ID3(x)    VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG2_TAG_ID2(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG2_TAG_ID2       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG2_TAG_ID2(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_MAC_ADV_CHK_CFG  t_sz:32 ga:6, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_ADV_CHK_CFG(target) FA_REG(target,6U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_IFG_CFG  t_sz:32 ga:6, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_IFG_CFG(target) FA_REG(target,6U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK    VTSS_BIT(17U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_TX_IFG(x)       VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_TX_IFG          VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_TX_IFG(x)       VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RX_IFG2(x)      VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RX_IFG2         VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RX_IFG2(x)      VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RX_IFG1(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RX_IFG1         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RX_IFG1(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV1G_MAC_HDX_CFG  t_sz:32 ga:6, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_HDX_CFG(target) FA_REG(target,6U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC    VTSS_BIT(26U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_SEED(x)         VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_SEED            VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_SEED(x)         VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_SEED_LOAD(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_SEED_LOAD       VTSS_BIT(12U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_SEED_LOAD(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_LATE_COL_POS    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV1G_MAC_STICKY  t_sz:32 ga:6, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_STICKY(target) FA_REG(target,6U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY    VTSS_BIT(9U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_JUNK_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_JAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_JAM_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_JAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_CFG  t_sz:32 ga:15, gw:17, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_CFG(target) FA_REG(target,15U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_PCS_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_PCS_ENA           VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_CFG_PCS_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_MODE_CFG  t_sz:32 ga:15, gw:17, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_MODE_CFG(target) FA_REG(target,15U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_SD_CFG  t_sz:32 ga:15, gw:17, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_SD_CFG(target) FA_REG(target,15U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_SEL(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_SEL         VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_SEL(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_POL(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_POL         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_POL(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_ENA         VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_CFG  t_sz:32 ga:15, gw:17, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_CFG(target) FA_REG(target,15U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_NP_CFG  t_sz:32 ga:15, gw:17, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_NP_CFG(target) FA_REG(target,15U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX(x)  VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX     VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX(x)  VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LB_CFG  t_sz:32 ga:15, gw:17, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LB_CFG(target) FA_REG(target,15U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_RA_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_RA_ENA         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_RA_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_DBG_CFG  t_sz:32 ga:15, gw:17, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_DBG_CFG(target) FA_REG(target,15U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_DBG_CFG_UDLT(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_DBG_CFG_UDLT          VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_DBG_CFG_UDLT(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_CDET_CFG  t_sz:32 ga:15, gw:17, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_CDET_CFG(target) FA_REG(target,15U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CDET_CFG_CDET_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_CDET_CFG_CDET_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_CDET_CFG_CDET_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_STATUS  t_sz:32 ga:15, gw:17, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_STATUS(target) FA_REG(target,15U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_PR(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_PR        VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_PR(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_NP_STATUS  t_sz:32 ga:15, gw:17, ra:9, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_NP_STATUS(target) FA_REG(target,15U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* DEV1G_PCS1G_LINK_STATUS  t_sz:32 ga:15, gw:17, ra:10, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LINK_STATUS(target) FA_REG(target,15U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LINK_DOWN_CNT  t_sz:32 ga:15, gw:17, ra:11, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LINK_DOWN_CNT(target) FA_REG(target,15U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV1G_PCS1G_STICKY  t_sz:32 ga:15, gw:17, ra:12, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_STICKY(target) FA_REG(target,15U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_DEBUG_STATUS  t_sz:32 ga:15, gw:17, ra:13, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_DEBUG_STATUS(target) FA_REG(target,15U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEV1G_PCS1G_LPI_CFG  t_sz:32 ga:15, gw:17, ra:14, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_CFG(target) FA_REG(target,15U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL    VTSS_BIT(20U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS    VTSS_BIT(17U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE    VTSS_BIT(16U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LPI_WAKE_ERROR_CNT  t_sz:32 ga:15, gw:17, ra:15, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT(target) FA_REG(target,15U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_PCS1G_LPI_STATUS  t_sz:32 ga:15, gw:17, ra:16, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_STATUS(target) FA_REG(target,15U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_QUIET(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_QUIET    VTSS_BIT(9U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_QUIET(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_QUIET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_QUIET    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_QUIET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_TSTPAT_MODE_CFG  t_sz:32 ga:32, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_TSTPAT_MODE_CFG(target) FA_REG(target,32U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PCS1G_TSTPAT_STATUS  t_sz:32 ga:32, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_TSTPAT_STATUS(target) FA_REG(target,32U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS_FX100_CFG  t_sz:32 ga:34, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS_FX100_CFG(target) FA_REG(target,34U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_SEL(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_SEL        VTSS_BIT(26U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_SEL(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_POL(x)     VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_POL        VTSS_BIT(25U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_POL(x)     VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_ENA(x)     VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_ENA        VTSS_BIT(24U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_ENA(x)     VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA    VTSS_BIT(20U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA    VTSS_BIT(16U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_RXBITSEL(x)   VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_RXBITSEL      VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_RXBITSEL(x)   VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SIGDET_CFG(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SIGDET_CFG    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SIGDET_CFG(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_FEFCHK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_FEFCHK_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_FEFCHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_FEFGEN_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_FEFGEN_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_FEFGEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_PCS_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_PCS_ENA       VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_PCS_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS_FX100_STATUS  t_sz:32 ga:35, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS_FX100_STATUS(target) FA_REG(target,35U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_FEF_STATUS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_FEF_STATUS    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_FEF_STATUS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SYNC_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SYNC_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SYNC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PTP_CFG  t_sz:32 ga:36, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_CFG(target) FA_REG(target,36U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PTP_CFG_PCH_ERR_MODE(x)     VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PCH_ERR_MODE        VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PCH_ERR_MODE(x)     VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PCH_SUB_PORT_ID(x)  VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV1G_PTP_CFG_PCH_SUB_PORT_ID     VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV1G_PTP_CFG_PCH_SUB_PORT_ID(x)  VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_ENA(x)          VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_ENA             VTSS_BIT(7U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_ENA(x)          VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_DOM(x)          VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_DOM             VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_DOM(x)          VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_PCH_TX_ENA(x)   VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_PCH_TX_ENA      VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_PCH_TX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_PCH_RX_MODE(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_PCH_RX_MODE     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_PCH_RX_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PTP_RXDLY_CFG  t_sz:32 ga:36, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_RXDLY_CFG(target) FA_REG(target,36U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV1G_PTP_TXDLY_CFG  t_sz:32 ga:36, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_TXDLY_CFG(target) FA_REG(target,36U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV1G_PTP_EVENTS  t_sz:32 ga:36, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_EVENTS(target) FA_REG(target,36U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_TX_CFG  t_sz:32 ga:36, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_TX_CFG(target) FA_REG(target,36U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_DEV_TX_CFG_DEV_TX_DLY(x)    VTSS_ENCODE_BITFIELD(x,14U,14U)
#define VTSS_M_DEV1G_DEV_TX_CFG_DEV_TX_DLY       VTSS_ENCODE_BITMASK(14U,14U)
#define VTSS_X_DEV1G_DEV_TX_CFG_DEV_TX_DLY(x)    VTSS_EXTRACT_BITFIELD(x,14U,14U)

#define VTSS_F_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* DEV1G_DEV_PFRAME_CFG  t_sz:32 ga:36, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_PFRAME_CFG(target) FA_REG(target,36U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV1G_PHAD_CTRL  t_sz:32 ga:42, gw:3, ra:0, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_CTRL(target,gi) FA_REG(target,42U,gi,3U,0U,0U,2U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_LOCK(x)      VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_LOCK         VTSS_BIT(18U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_LOCK(x)      VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_DIV_STATE(x)      VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_DIV_STATE         VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_DIV_STATE(x)      VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_ADJ(x)       VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_ADJ          VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_ADJ(x)       VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV1G_PHAD_CTRL_ERR_MAX_ENA(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_ERR_MAX_ENA       VTSS_BIT(12U)
#define VTSS_X_DEV1G_PHAD_CTRL_ERR_MAX_ENA(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_DIV_CFG(x)        VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_DIV_CFG           VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_DIV_CFG(x)        VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEV1G_PHAD_CTRL_TWEAKS(x)         VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_TWEAKS            VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_TWEAKS(x)         VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_ENA(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_ENA          VTSS_BIT(5U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_ENA(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_MODE(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_MODE         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_MODE(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_FAILED(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_FAILED       VTSS_BIT(3U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_FAILED(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_LOCK_ACC(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_LOCK_ACC          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_LOCK_ACC(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PHAD_CYC_STAT  t_sz:32 ga:42, gw:3, ra:1, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_CYC_STAT(target,gi) FA_REG(target,42U,gi,3U,0U,1U,2U,1U)

#define VTSS_F_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEV1G_PHAD_ERR_STAT  t_sz:32 ga:42, gw:3, ra:2, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_ERR_STAT(target,gi) FA_REG(target,42U,gi,3U,0U,2U,2U,1U)

#define VTSS_F_DEV1G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DEV1G_PHAD_ERR_STAT_PHAD_ERR_STAT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DEV1G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DEV1G_ENABLE_CONFIG  t_sz:32 ga:48, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_ENABLE_CONFIG(target) FA_REG(target,48U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_MM_RX_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_MM_RX_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_MM_RX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_MM_TX_ENA(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_MM_TX_ENA     VTSS_BIT(4U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_MM_TX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D    VTSS_BIT(8U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DEV1G_VERIF_CONFIG  t_sz:32 ga:48, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_VERIF_CONFIG(target) FA_REG(target,48U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEV1G_MM_STATUS  t_sz:32 ga:50, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_MM_STATUS(target) FA_REG(target,50U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS    VTSS_BIT(20U)
#define VTSS_X_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS    VTSS_BIT(24U)
#define VTSS_X_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS    VTSS_BIT(28U)
#define VTSS_X_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* DEV1G_DEV1G_INTR_CFG  t_sz:32 ga:51, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR_CFG(target) FA_REG(target,51U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV1G_INTR  t_sz:32 ga:51, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR(target) FA_REG(target,51U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV1G_INTR_IDENT  t_sz:32 ga:51, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR_IDENT(target) FA_REG(target,51U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_GPR  t_sz:1 ga:0, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPR       FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPR_GPR(x)             (x)
#define VTSS_M_DEVCPU_GCB_GPR_GPR                0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPR_GPR(x)             (x)


/* DEVCPU_GCB_BUILDID  t_sz:1 ga:0, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_BUILDID   FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_BUILDID_BUILDID(x)     (x)
#define VTSS_M_DEVCPU_GCB_BUILDID_BUILDID        0xffffffffU
#define VTSS_X_DEVCPU_GCB_BUILDID_BUILDID(x)     (x)


/* DEVCPU_GCB_IF_CTRL  t_sz:1 ga:3, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_IF_CTRL   FA_REG(VTSS_TO_DEVCPU_GCB,3U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CTRL_IF_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_IF_CTRL_IF_CTRL        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_IF_CTRL_IF_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_IF_CFGSTAT  t_sz:1 ga:3, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_IF_CFGSTAT FA_REG(VTSS_TO_DEVCPU_GCB,3U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CFGSTAT_IF_STAT(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEVCPU_GCB_IF_CFGSTAT_IF_STAT     VTSS_BIT(16U)
#define VTSS_X_DEVCPU_GCB_IF_CFGSTAT_IF_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CFGSTAT_IF_CFG(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_IF_CFGSTAT_IF_CFG      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_IF_CFGSTAT_IF_CFG(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_MEMITGR_CTRL  t_sz:1 ga:5, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_CTRL FA_REG(VTSS_TO_DEVCPU_GCB,5U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MEMITGR_STAT  t_sz:1 ga:5, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_STAT FA_REG(VTSS_TO_DEVCPU_GCB,5U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MEMITGR_INFO  t_sz:1 ga:5, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_INFO FA_REG(VTSS_TO_DEVCPU_GCB,5U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* DEVCPU_GCB_MEMITGR_IDX  t_sz:1 ga:5, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_IDX FA_REG(VTSS_TO_DEVCPU_GCB,5U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_DIV  t_sz:1 ga:5, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_DIV FA_REG(VTSS_TO_DEVCPU_GCB,5U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_DBG  t_sz:1 ga:5, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_DBG FA_REG(VTSS_TO_DEVCPU_GCB,5U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_ENA_IN(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_ENA_IN     VTSS_BIT(6U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_ENA_IN(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_PTP_PTP_PIN_INTR  t_sz:1 ga:128, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_INTR FA_REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_PIN_INTR_ENA  t_sz:1 ga:128, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_INTR_ENA FA_REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_INTR_IDENT  t_sz:1 ga:128, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_INTR_IDENT FA_REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_DOM_CFG  t_sz:1 ga:128, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_DOM_CFG FA_REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_CLK_PER_CFG  t_sz:1 ga:132, gw:7, ra:0, gc:3, rc:2  */
#define VTSS_DEVCPU_PTP_CLK_PER_CFG(gi,ri) FA_REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,ri,0U,3U,2U)

#define VTSS_F_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL(x) (x)
#define VTSS_M_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL    0xffffffffU
#define VTSS_X_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL(x) (x)


/* DEVCPU_PTP_PTP_CUR_NSEC  t_sz:1 ga:132, gw:7, ra:2, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,2U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_CUR_NSEC_FRAC  t_sz:1 ga:132, gw:7, ra:3, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_NSEC_FRAC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,3U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_CUR_SEC_LSB  t_sz:1 ga:132, gw:7, ra:4, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_SEC_LSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,4U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB(x) (x)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB(x) (x)


/* DEVCPU_PTP_PTP_CUR_SEC_MSB  t_sz:1 ga:132, gw:7, ra:5, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_SEC_MSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,5U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_NTP_CUR_NSEC  t_sz:1 ga:132, gw:7, ra:6, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_NTP_CUR_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,6U,3U,1U)

#define VTSS_F_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC(x) (x)
#define VTSS_M_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC    0xffffffffU
#define VTSS_X_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC(x) (x)


/* DEVCPU_PTP_PTP_PIN_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_CFG(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,0U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL    VTSS_BIT(24U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK    VTSS_BIT(13U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* DEVCPU_PTP_PTP_TOD_SEC_MSB  t_sz:1 ga:0, gw:16, ra:1, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_SEC_MSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,1U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_PTP_TOD_SEC_LSB  t_sz:1 ga:0, gw:16, ra:2, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_SEC_LSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,2U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB(x) (x)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB(x) (x)


/* DEVCPU_PTP_PTP_TOD_NSEC  t_sz:1 ga:0, gw:16, ra:3, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,3U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_TOD_NSEC_FRAC  t_sz:1 ga:0, gw:16, ra:4, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_NSEC_FRAC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,4U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_NTP_NSEC  t_sz:1 ga:0, gw:16, ra:5, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_NTP_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,5U,8U,1U)

#define VTSS_F_DEVCPU_PTP_NTP_NSEC_NTP_NSEC(x)   (x)
#define VTSS_M_DEVCPU_PTP_NTP_NSEC_NTP_NSEC      0xffffffffU
#define VTSS_X_DEVCPU_PTP_NTP_NSEC_NTP_NSEC(x)   (x)


/* DEVCPU_PTP_PIN_WF_HIGH_PERIOD  t_sz:1 ga:0, gw:16, ra:6, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_WF_HIGH_PERIOD(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,6U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PIN_WF_LOW_PERIOD  t_sz:1 ga:0, gw:16, ra:7, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_WF_LOW_PERIOD(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,7U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PIN_IOBOUNCH_DELAY  t_sz:1 ga:0, gw:16, ra:8, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_IOBOUNCH_DELAY(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,8U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_PTP_TWOSTEP_CTRL  t_sz:1 ga:153, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TWOSTEP_CTRL FA_REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA    VTSS_BIT(12U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_NXT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_NXT    VTSS_BIT(11U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_NXT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_VLD(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_VLD    VTSS_BIT(10U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_VLD(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_TX(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_TX    VTSS_BIT(9U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_TX(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_PORT    VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVFL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVFL    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVFL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC  t_sz:1 ga:153, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC FA_REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC_STAMP_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC_STAMP_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC_STAMP_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS  t_sz:1 ga:153, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS FA_REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_WRP  t_sz:1 ga:153, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_WRP   FA_REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_WRP_PTP_WRP(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_WRP_PTP_WRP        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_WRP_PTP_WRP(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_PHAD_CTRL  t_sz:1 ga:157, gw:3, ra:0, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_CTRL(gi) FA_REG(VTSS_TO_DEVCPU_PTP,157U,gi,3U,0U,0U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_LOCK(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_LOCK    VTSS_BIT(18U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_LOCK(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_DIV_STATE(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_DIV_STATE    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_DIV_STATE(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_ADJ(x)  VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_ADJ     VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_ERR_MAX_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_ERR_MAX_ENA    VTSS_BIT(12U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_ERR_MAX_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_DIV_CFG(x)   VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_DIV_CFG      VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_DIV_CFG(x)   VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_TWEAKS(x)    VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_TWEAKS       VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_TWEAKS(x)    VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA     VTSS_BIT(5U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_MODE    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_PHAD_CYC_STAT  t_sz:1 ga:157, gw:3, ra:1, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_CYC_STAT(gi) FA_REG(VTSS_TO_DEVCPU_PTP,157U,gi,3U,0U,1U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEVCPU_PTP_PHAD_ERR_STAT  t_sz:1 ga:157, gw:3, ra:2, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_ERR_STAT(gi) FA_REG(VTSS_TO_DEVCPU_PTP,157U,gi,3U,0U,2U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DEVCPU_PTP_PHAD_ERR_STAT_PHAD_ERR_STAT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DEVCPU_PTP_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DSM_RAM_INIT  t_sz:1 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DSM_RAM_INIT         FA_REG(VTSS_TO_DSM,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DSM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_DSM_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_DSM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_DSM_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_DSM_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_DSM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_CM_ADDR  t_sz:1 ga:1, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DSM_CM_ADDR          FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DSM_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_DSM_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_DSM_CM_ADDR_CM_ADDR(x)            (x)


/* DSM_CM_DATA_WR  t_sz:1 ga:1, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DSM_CM_DATA_WR       FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DSM_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_DSM_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_DSM_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* DSM_CM_DATA_RD  t_sz:1 ga:1, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DSM_CM_DATA_RD       FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DSM_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_DSM_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_DSM_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* DSM_CM_OP  t_sz:1 ga:1, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DSM_CM_OP            FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DSM_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DSM_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DSM_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DSM_BUF_CFG  t_sz:1 ga:5, gw:882, ra:0, gc:1, rc:34  */
#define VTSS_DSM_BUF_CFG(ri)      FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,0U,1U,34U)

#define VTSS_F_DSM_BUF_CFG_TX_FORCE_STOPPED(x)   VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_DSM_BUF_CFG_TX_FORCE_STOPPED      VTSS_BIT(15U)
#define VTSS_X_DSM_BUF_CFG_TX_FORCE_STOPPED(x)   VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_DSM_BUF_CFG_TX_FORCE_STOP(x)      VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_DSM_BUF_CFG_TX_FORCE_STOP         VTSS_BIT(14U)
#define VTSS_X_DSM_BUF_CFG_TX_FORCE_STOP(x)      VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_DSM_BUF_CFG_CSC_STAT_DIS(x)       VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DSM_BUF_CFG_CSC_STAT_DIS          VTSS_BIT(13U)
#define VTSS_X_DSM_BUF_CFG_CSC_STAT_DIS(x)       VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DSM_BUF_CFG_AGING_ENA(x)          VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DSM_BUF_CFG_AGING_ENA             VTSS_BIT(12U)
#define VTSS_X_DSM_BUF_CFG_AGING_ENA(x)          VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS    VTSS_BIT(11U)
#define VTSS_X_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* DSM_RATE_CTRL  t_sz:1 ga:5, gw:882, ra:67, gc:1, rc:34  */
#define VTSS_DSM_RATE_CTRL(ri)    FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,67U,1U,34U)

#define VTSS_F_DSM_RATE_CTRL_FRM_GAP_COMP(x)     VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_DSM_RATE_CTRL_FRM_GAP_COMP        VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_DSM_RATE_CTRL_FRM_GAP_COMP(x)     VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* DSM_IPG_SHRINK_CFG  t_sz:1 ga:5, gw:882, ra:134, gc:1, rc:34  */
#define VTSS_DSM_IPG_SHRINK_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,134U,1U,34U)

#define VTSS_F_DSM_IPG_SHRINK_CFG_IFH_COMPRESS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DSM_IPG_SHRINK_CFG_IFH_COMPRESS_ENA    VTSS_BIT(2U)
#define VTSS_X_DSM_IPG_SHRINK_CFG_IFH_COMPRESS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA    VTSS_BIT(0U)
#define VTSS_X_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_CLR_BUF  t_sz:1 ga:5, gw:882, ra:201, gc:1, rc:3  */
#define VTSS_DSM_CLR_BUF(ri)      FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,201U,1U,3U)

#define VTSS_F_DSM_CLR_BUF_CLR_BUF(x)            (x)
#define VTSS_M_DSM_CLR_BUF_CLR_BUF               0xffffffffU
#define VTSS_X_DSM_CLR_BUF_CLR_BUF(x)            (x)


/* DSM_SCH_STOP_WM_CFG  t_sz:1 ga:5, gw:882, ra:206, gc:1, rc:34  */
#define VTSS_DSM_SCH_STOP_WM_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,206U,1U,34U)

#define VTSS_F_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DSM_TX_START_WM_CFG  t_sz:1 ga:5, gw:882, ra:273, gc:1, rc:34  */
#define VTSS_DSM_TX_START_WM_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,273U,1U,34U)

#define VTSS_F_DSM_TX_START_WM_CFG_TX_START_WM(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DSM_TX_START_WM_CFG_TX_START_WM    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DSM_TX_START_WM_CFG_TX_START_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DSM_DEV_TX_STOP_WM_CFG  t_sz:1 ga:5, gw:882, ra:340, gc:1, rc:34  */
#define VTSS_DSM_DEV_TX_STOP_WM_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,340U,1U,34U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA    VTSS_BIT(9U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA    VTSS_BIT(8U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR    VTSS_BIT(0U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_RX_PAUSE_CFG  t_sz:1 ga:5, gw:882, ra:407, gc:1, rc:34  */
#define VTSS_DSM_RX_PAUSE_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,407U,1U,34U)

#define VTSS_F_DSM_RX_PAUSE_CFG_RX_PAUSE_EN(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_RX_PAUSE_CFG_RX_PAUSE_EN      VTSS_BIT(1U)
#define VTSS_X_DSM_RX_PAUSE_CFG_RX_PAUSE_EN(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL    VTSS_BIT(0U)
#define VTSS_X_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_ETH_FC_CFG  t_sz:1 ga:5, gw:882, ra:474, gc:1, rc:34  */
#define VTSS_DSM_ETH_FC_CFG(ri)   FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,474U,1U,34U)

#define VTSS_F_DSM_ETH_FC_CFG_FC_ANA_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_ETH_FC_CFG_FC_ANA_ENA         VTSS_BIT(1U)
#define VTSS_X_DSM_ETH_FC_CFG_FC_ANA_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_ETH_FC_CFG_FC_QS_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_ETH_FC_CFG_FC_QS_ENA          VTSS_BIT(0U)
#define VTSS_X_DSM_ETH_FC_CFG_FC_QS_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_ETH_PFC_CFG  t_sz:1 ga:5, gw:882, ra:541, gc:1, rc:34  */
#define VTSS_DSM_ETH_PFC_CFG(ri)  FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,541U,1U,34U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME(x) VTSS_ENCODE_BITFIELD(x,2U,15U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME    VTSS_ENCODE_BITMASK(2U,15U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME(x) VTSS_EXTRACT_BITFIELD(x,2U,15U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_ENA           VTSS_BIT(0U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_MAC_CFG  t_sz:1 ga:5, gw:882, ra:608, gc:1, rc:34  */
#define VTSS_DSM_MAC_CFG(ri)      FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,608U,1U,34U)

#define VTSS_F_DSM_MAC_CFG_TX_PAUSE_VAL(x)       VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DSM_MAC_CFG_TX_PAUSE_VAL          VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DSM_MAC_CFG_TX_PAUSE_VAL(x)       VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DSM_MAC_CFG_HDX_BACKPREASSURE(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DSM_MAC_CFG_HDX_BACKPREASSURE     VTSS_BIT(2U)
#define VTSS_X_DSM_MAC_CFG_HDX_BACKPREASSURE(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE    VTSS_BIT(1U)
#define VTSS_X_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_MAC_CFG_TX_PAUSE_XON_XOFF(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_MAC_CFG_TX_PAUSE_XON_XOFF     VTSS_BIT(0U)
#define VTSS_X_DSM_MAC_CFG_TX_PAUSE_XON_XOFF(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_MAC_ADDR_BASE_HIGH_CFG  t_sz:1 ga:5, gw:882, ra:675, gc:1, rc:32  */
#define VTSS_DSM_MAC_ADDR_BASE_HIGH_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,675U,1U,32U)

#define VTSS_F_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DSM_MAC_ADDR_BASE_LOW_CFG  t_sz:1 ga:5, gw:882, ra:740, gc:1, rc:32  */
#define VTSS_DSM_MAC_ADDR_BASE_LOW_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,740U,1U,32U)

#define VTSS_F_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DSM_DBG_CTRL  t_sz:1 ga:5, gw:882, ra:805, gc:1, rc:1  */
#define VTSS_DSM_DBG_CTRL         FA_REG(VTSS_TO_DSM,5U,0U,0U,0U,805U,1U,1U)

#define VTSS_F_DSM_DBG_CTRL_DBG_EVENT_CTRL(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DSM_DBG_CTRL_DBG_EVENT_CTRL       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DSM_DBG_CTRL_DBG_EVENT_CTRL(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DSM_TAXI_CAL_CFG  t_sz:1 ga:5, gw:882, ra:806, gc:1, rc:5  */
#define VTSS_DSM_TAXI_CAL_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,806U,1U,5U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_SEL_STAT(x)  VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_SEL_STAT     VTSS_BIT(23U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_SEL_STAT(x)  VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_SWITCH(x)    VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_SWITCH       VTSS_BIT(22U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_SWITCH(x)    VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_SEL(x)   VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_SEL      VTSS_BIT(21U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_SEL(x)   VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_IDX(x)       VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_IDX          VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_IDX(x)       VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_CUR_LEN(x)   VTSS_ENCODE_BITFIELD(x,9U,6U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_CUR_LEN      VTSS_ENCODE_BITMASK(9U,6U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_CUR_LEN(x)   VTSS_EXTRACT_BITFIELD(x,9U,6U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_CUR_VAL(x)   VTSS_ENCODE_BITFIELD(x,5U,4U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_CUR_VAL      VTSS_ENCODE_BITMASK(5U,4U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_CUR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,5U,4U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_VAL(x)   VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_VAL      VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_ENA      VTSS_BIT(0U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_PREEMPT_CFG  t_sz:1 ga:5, gw:882, ra:815, gc:1, rc:34  */
#define VTSS_DSM_PREEMPT_CFG(ri)  FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,815U,1U,34U)

#define VTSS_F_DSM_PREEMPT_CFG_P_MIN_SIZE(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DSM_PREEMPT_CFG_P_MIN_SIZE        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DSM_PREEMPT_CFG_P_MIN_SIZE(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DSM_AGED_FRMS  t_sz:1 ga:887, gw:282, ra:0, gc:1, rc:69  */
#define VTSS_DSM_AGED_FRMS(ri)    FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,0U,1U,69U)

#define VTSS_F_DSM_AGED_FRMS_AGED_FRMS_CNT(x)    (x)
#define VTSS_M_DSM_AGED_FRMS_AGED_FRMS_CNT       0xffffffffU
#define VTSS_X_DSM_AGED_FRMS_AGED_FRMS_CNT(x)    (x)


/* DSM_CELL_BUS_STICKY  t_sz:1 ga:887, gw:282, ra:135, gc:1, rc:1  */
#define VTSS_DSM_CELL_BUS_STICKY  FA_REG(VTSS_TO_DSM,887U,0U,0U,0U,135U,1U,1U)

#define VTSS_F_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY    VTSS_BIT(1U)
#define VTSS_X_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY    VTSS_BIT(0U)
#define VTSS_X_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_BUF_OFLW_STICKY  t_sz:1 ga:887, gw:282, ra:136, gc:1, rc:3  */
#define VTSS_DSM_BUF_OFLW_STICKY(ri) FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,136U,1U,3U)

#define VTSS_F_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY(x) (x)
#define VTSS_M_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY    0xffffffffU
#define VTSS_X_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY(x) (x)


/* DSM_BUF_UFLW_STICKY  t_sz:1 ga:887, gw:282, ra:141, gc:1, rc:3  */
#define VTSS_DSM_BUF_UFLW_STICKY(ri) FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,141U,1U,3U)

#define VTSS_F_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY(x) (x)
#define VTSS_M_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY    0xffffffffU
#define VTSS_X_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY(x) (x)


/* DSM_PRE_CNT_OFLW_STICKY  t_sz:1 ga:887, gw:282, ra:146, gc:1, rc:1  */
#define VTSS_DSM_PRE_CNT_OFLW_STICKY FA_REG(VTSS_TO_DSM,887U,0U,0U,0U,146U,1U,1U)

#define VTSS_F_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DSM_BUF_MAX_FILL  t_sz:1 ga:887, gw:282, ra:147, gc:1, rc:69  */
#define VTSS_DSM_BUF_MAX_FILL(ri) FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,147U,1U,69U)

#define VTSS_F_DSM_BUF_MAX_FILL_MAX_FILL(x)      VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_DSM_BUF_MAX_FILL_MAX_FILL         VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_DSM_BUF_MAX_FILL_MAX_FILL(x)      VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* DSM_TX_RATE_LIMIT_MODE  t_sz:1 ga:1169, gw:202, ra:0, gc:1, rc:34  */
#define VTSS_DSM_TX_RATE_LIMIT_MODE(ri) FA_REG(VTSS_TO_DSM,1169U,0U,0U,ri,0U,1U,34U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG    VTSS_BIT(9U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG    VTSS_BIT(8U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA    VTSS_BIT(3U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA    VTSS_BIT(2U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA    VTSS_BIT(0U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_TX_IPG_STRETCH_RATIO_CFG  t_sz:1 ga:1169, gw:202, ra:67, gc:1, rc:34  */
#define VTSS_DSM_TX_IPG_STRETCH_RATIO_CFG(ri) FA_REG(VTSS_TO_DSM,1169U,0U,0U,ri,67U,1U,34U)

#define VTSS_F_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DSM_TX_FRAME_RATE_START_CFG  t_sz:1 ga:1169, gw:202, ra:134, gc:1, rc:34  */
#define VTSS_DSM_TX_FRAME_RATE_START_CFG(ri) FA_REG(VTSS_TO_DSM,1169U,0U,0U,ri,134U,1U,34U)

#define VTSS_F_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DSM_TX_RATE_LIMIT_HDR_CFG  t_sz:1 ga:1169, gw:202, ra:201, gc:1, rc:1  */
#define VTSS_DSM_TX_RATE_LIMIT_HDR_CFG FA_REG(VTSS_TO_DSM,1169U,0U,0U,0U,201U,1U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DSM_TX_RATE_LIMIT_STICKY  t_sz:1 ga:1371, gw:3, ra:0, gc:1, rc:2  */
#define VTSS_DSM_TX_RATE_LIMIT_STICKY(ri) FA_REG(VTSS_TO_DSM,1371U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY(x) (x)
#define VTSS_M_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY    0xffffffffU
#define VTSS_X_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY(x) (x)


/* EACL_OPTIONS  t_sz:1 ga:13712, gw:54, ra:0, gc:1, rc:1  */
#define VTSS_EACL_OPTIONS         FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA    VTSS_BIT(19U)
#define VTSS_X_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL    VTSS_BIT(18U)
#define VTSS_X_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM    VTSS_BIT(17U)
#define VTSS_X_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM    VTSS_BIT(14U)
#define VTSS_X_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR    VTSS_BIT(13U)
#define VTSS_X_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_EACL_OPTIONS_ES2_COSID_SRC_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_EACL_OPTIONS_ES2_COSID_SRC_SEL    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_EACL_OPTIONS_ES2_COSID_SRC_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_EACL_OPTIONS_ES2_PCP_SRC_SEL(x)   VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_EACL_OPTIONS_ES2_PCP_SRC_SEL      VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_EACL_OPTIONS_ES2_PCP_SRC_SEL(x)   VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM    VTSS_BIT(8U)
#define VTSS_X_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES(x) VTSS_ENCODE_BITFIELD(x,3U,5U)
#define VTSS_M_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES    VTSS_ENCODE_BITMASK(3U,5U)
#define VTSS_X_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES(x) VTSS_EXTRACT_BITFIELD(x,3U,5U)

#define VTSS_F_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL    VTSS_BIT(2U)
#define VTSS_X_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD    VTSS_BIT(1U)
#define VTSS_X_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS    VTSS_BIT(0U)
#define VTSS_X_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_TPID_CFG  t_sz:1 ga:13712, gw:54, ra:1, gc:1, rc:3  */
#define VTSS_EACL_TPID_CFG(ri)    FA_REG(VTSS_TO_EACL,13712U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_EACL_TPID_CFG_TPID_VAL(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_EACL_TPID_CFG_TPID_VAL            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_EACL_TPID_CFG_TPID_VAL(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* EACL_ETAG_CFG  t_sz:1 ga:13712, gw:54, ra:4, gc:1, rc:1  */
#define VTSS_EACL_ETAG_CFG        FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_EACL_ETAG_CFG_ETAG_TPID_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_ETAG_CFG_ETAG_TPID_ENA       VTSS_BIT(0U)
#define VTSS_X_EACL_ETAG_CFG_ETAG_TPID_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_RTAG_CFG  t_sz:1 ga:13712, gw:54, ra:5, gc:1, rc:1  */
#define VTSS_EACL_RTAG_CFG        FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_EACL_RTAG_CFG_HSR_TPID_ENA(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_RTAG_CFG_HSR_TPID_ENA        VTSS_BIT(1U)
#define VTSS_X_EACL_RTAG_CFG_HSR_TPID_ENA(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_RTAG_CFG_RTAG_TPID_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_RTAG_CFG_RTAG_TPID_ENA       VTSS_BIT(0U)
#define VTSS_X_EACL_RTAG_CFG_RTAG_TPID_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_ES2_CTRL  t_sz:1 ga:13712, gw:54, ra:6, gc:1, rc:1  */
#define VTSS_EACL_ES2_CTRL        FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(16U)
#define VTSS_X_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REW_CMD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REW_CMD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REW_CMD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL    VTSS_BIT(4U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL    VTSS_BIT(3U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD    VTSS_BIT(2U)
#define VTSS_X_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG    VTSS_BIT(1U)
#define VTSS_X_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* EACL_DP_MAP  t_sz:1 ga:13712, gw:54, ra:7, gc:1, rc:1  */
#define VTSS_EACL_DP_MAP          FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_EACL_DP_MAP_DP(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_DP_MAP_DP                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_DP_MAP_DP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_GCPU_CFG  t_sz:1 ga:13712, gw:54, ra:8, gc:1, rc:8  */
#define VTSS_EACL_GCPU_CFG(ri)    FA_REG(VTSS_TO_EACL,13712U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_EACL_GCPU_CFG_GCPU_DO_NOT_REW(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_GCPU_CFG_GCPU_DO_NOT_REW     VTSS_BIT(0U)
#define VTSS_X_EACL_GCPU_CFG_GCPU_DO_NOT_REW(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_RLEG_CFG_0  t_sz:1 ga:13712, gw:54, ra:16, gc:1, rc:1  */
#define VTSS_EACL_RLEG_CFG_0      FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_EACL_RLEG_CFG_0_RLEG_MAC_LSB(x)   VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_EACL_RLEG_CFG_0_RLEG_MAC_LSB      VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_EACL_RLEG_CFG_0_RLEG_MAC_LSB(x)   VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* EACL_RLEG_CFG_1  t_sz:1 ga:13712, gw:54, ra:17, gc:1, rc:1  */
#define VTSS_EACL_RLEG_CFG_1      FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_EACL_RLEG_CFG_1_RLEG_MAC_MSB(x)   VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_EACL_RLEG_CFG_1_RLEG_MAC_MSB      VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_EACL_RLEG_CFG_1_RLEG_MAC_MSB(x)   VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* EACL_VCAP_ES2_FRAGMENT_CFG  t_sz:1 ga:13712, gw:54, ra:18, gc:1, rc:1  */
#define VTSS_EACL_VCAP_ES2_FRAGMENT_CFG FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_VCAP_ES2_RNG_CTRL  t_sz:1 ga:13712, gw:54, ra:19, gc:1, rc:16  */
#define VTSS_EACL_VCAP_ES2_RNG_CTRL(ri) FA_REG(VTSS_TO_EACL,13712U,0U,0U,ri,19U,1U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* EACL_VCAP_ES2_RNG_VALUE_CFG  t_sz:1 ga:13712, gw:54, ra:35, gc:1, rc:16  */
#define VTSS_EACL_VCAP_ES2_RNG_VALUE_CFG(ri) FA_REG(VTSS_TO_EACL,13712U,0U,0U,ri,35U,1U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* EACL_INTR  t_sz:1 ga:13712, gw:54, ra:51, gc:1, rc:1  */
#define VTSS_EACL_INTR            FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_VCAP_ES2_INTR(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_VCAP_ES2_INTR           VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_VCAP_ES2_INTR(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_INTR_ENA  t_sz:1 ga:13712, gw:54, ra:52, gc:1, rc:1  */
#define VTSS_EACL_INTR_ENA        FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_ENA_VCAP_ES2_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_ENA_VCAP_ES2_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_ENA_VCAP_ES2_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_INTR_IDENT  t_sz:1 ga:13712, gw:54, ra:53, gc:1, rc:1  */
#define VTSS_EACL_INTR_IDENT      FA_REG(VTSS_TO_EACL,13712U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_IF_MAP_TBL  t_sz:1 ga:10240, gw:1, ra:0, gc:1480, rc:1  */
#define VTSS_EACL_IF_MAP_TBL(gi)  FA_REG(VTSS_TO_EACL,10240U,gi,1U,0U,0U,1480U,1U)

#define VTSS_F_EACL_IF_MAP_TBL_ACL_GRP_ID(x)     VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_EACL_IF_MAP_TBL_ACL_GRP_ID        VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_EACL_IF_MAP_TBL_ACL_GRP_ID(x)     VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_EACL_IF_MAP_TBL_VIRT_IF_NUM(x)    VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_EACL_IF_MAP_TBL_VIRT_IF_NUM       VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_EACL_IF_MAP_TBL_VIRT_IF_NUM(x)    VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_EACL_IF_MAP_TBL_PHYS_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_EACL_IF_MAP_TBL_PHYS_PORT_NUM     VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_EACL_IF_MAP_TBL_PHYS_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* EACL_VCAP_ES2_KEY_SEL  t_sz:1 ga:13568, gw:2, ra:0, gc:72, rc:2  */
#define VTSS_EACL_VCAP_ES2_KEY_SEL(gi,ri) FA_REG(VTSS_TO_EACL,13568U,gi,2U,ri,0U,72U,2U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_ARP_7TUPLE_ENA    VTSS_BIT(9U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_MAC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_MAC_KEY_SEL    VTSS_BIT(8U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_MAC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL    VTSS_BIT(1U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_KEY_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_KEY_ENA     VTSS_BIT(0U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_KEY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_ES2_CNT  t_sz:1 ga:11776, gw:1, ra:0, gc:512, rc:1  */
#define VTSS_EACL_ES2_CNT(gi)     FA_REG(VTSS_TO_EACL,11776U,gi,1U,0U,0U,512U,1U)

#define VTSS_F_EACL_ES2_CNT_CNT(x)               (x)
#define VTSS_M_EACL_ES2_CNT_CNT                  0xffffffffU
#define VTSS_X_EACL_ES2_CNT_CNT(x)               (x)


/* EACL_POL_EACL_RATE_CFG  t_sz:1 ga:14080, gw:195, ra:0, gc:1, rc:32  */
#define VTSS_EACL_POL_EACL_RATE_CFG(ri) FA_REG(VTSS_TO_EACL,14080U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_EACL_POL_EACL_RATE_CFG_EACL_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_EACL_POL_EACL_RATE_CFG_EACL_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_EACL_POL_EACL_RATE_CFG_EACL_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* EACL_POL_EACL_THRES_CFG  t_sz:1 ga:14080, gw:195, ra:64, gc:1, rc:32  */
#define VTSS_EACL_POL_EACL_THRES_CFG(ri) FA_REG(VTSS_TO_EACL,14080U,0U,0U,ri,64U,1U,32U)

#define VTSS_F_EACL_POL_EACL_THRES_CFG_EACL_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_EACL_POL_EACL_THRES_CFG_EACL_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_EACL_POL_EACL_THRES_CFG_EACL_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* EACL_POL_EACL_CTRL  t_sz:1 ga:14080, gw:195, ra:128, gc:1, rc:32  */
#define VTSS_EACL_POL_EACL_CTRL(ri) FA_REG(VTSS_TO_EACL,14080U,0U,0U,ri,128U,1U,32U)

#define VTSS_F_EACL_POL_EACL_CTRL_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_EACL_POL_EACL_CTRL_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_EACL_POL_EACL_CTRL_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_EACL_POL_EACL_CTRL_GAP_VALUE(x)   VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_EACL_POL_EACL_CTRL_GAP_VALUE      VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_EACL_POL_EACL_CTRL_GAP_VALUE(x)   VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_EACL_POL_EACL_CTRL_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_CTRL_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_CTRL_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_POL_EACL_CFG  t_sz:1 ga:14080, gw:195, ra:192, gc:1, rc:1  */
#define VTSS_EACL_POL_EACL_CFG    FA_REG(VTSS_TO_EACL,14080U,0U,0U,0U,192U,1U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED    VTSS_BIT(5U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY    VTSS_BIT(4U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY    VTSS_BIT(3U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE    VTSS_BIT(2U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_OPEN    VTSS_BIT(1U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_INIT    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_POL_UPD_INT_CFG  t_sz:1 ga:14080, gw:195, ra:193, gc:1, rc:1  */
#define VTSS_EACL_POL_UPD_INT_CFG FA_REG(VTSS_TO_EACL,14080U,0U,0U,0U,193U,1U,1U)

#define VTSS_F_EACL_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_EACL_POL_UPD_INT_CFG_POL_UPD_INT    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_EACL_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* EACL_POL_EACL_STICKY  t_sz:1 ga:14080, gw:195, ra:194, gc:1, rc:1  */
#define VTSS_EACL_POL_EACL_STICKY FA_REG(VTSS_TO_EACL,14080U,0U,0U,0U,194U,1U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY    VTSS_BIT(3U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY    VTSS_BIT(2U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_SEC_LOOKUP_STICKY  t_sz:1 ga:11724, gw:2, ra:0, gc:1, rc:2  */
#define VTSS_EACL_SEC_LOOKUP_STICKY(ri) FA_REG(VTSS_TO_EACL,11724U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY    VTSS_BIT(7U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY    VTSS_BIT(6U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY    VTSS_BIT(5U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY    VTSS_BIT(4U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY    VTSS_BIT(3U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY    VTSS_BIT(2U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_DBG_STICKY  t_sz:1 ga:11726, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_DBG_STICKY      FA_REG(VTSS_TO_EACL,11726U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_FIRST_MEMBER  t_sz:1 ga:0, gw:4, ra:0, gc:2048, rc:1  */
#define VTSS_EACL_FRER_FIRST_MEMBER(gi) FA_REG(VTSS_TO_EACL,0U,gi,4U,0U,0U,2048U,1U)

#define VTSS_F_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* EACL_FRER_EGR_PORT  t_sz:1 ga:0, gw:4, ra:1, gc:2048, rc:2  */
#define VTSS_EACL_FRER_EGR_PORT(gi,ri) FA_REG(VTSS_TO_EACL,0U,gi,4U,ri,1U,2048U,2U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT0(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT0    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT0(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT1(x) VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT1    VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT1(x) VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT2(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT2    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT2(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT3(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT3    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT3(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* EACL_FRER_CFG  t_sz:1 ga:11727, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_CFG        FA_REG(VTSS_TO_EACL,11727U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_CFG_WATCHDOG_PRESCALER(x) VTSS_ENCODE_BITFIELD(x,10U,16U)
#define VTSS_M_EACL_FRER_CFG_WATCHDOG_PRESCALER    VTSS_ENCODE_BITMASK(10U,16U)
#define VTSS_X_EACL_FRER_CFG_WATCHDOG_PRESCALER(x) VTSS_EXTRACT_BITFIELD(x,10U,16U)

#define VTSS_F_EACL_FRER_CFG_ADDR(x)             VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_EACL_FRER_CFG_ADDR                VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_EACL_FRER_CFG_ADDR(x)             VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* EACL_FRER_CFG_COMPOUND  t_sz:1 ga:13824, gw:1, ra:0, gc:128, rc:1  */
#define VTSS_EACL_FRER_CFG_COMPOUND(gi) FA_REG(VTSS_TO_EACL,13824U,gi,1U,0U,0U,128U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE    VTSS_BIT(20U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM    VTSS_BIT(19U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH(x) VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH    VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_RESET_TICKS(x) VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_RESET_TICKS    VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_RESET_TICKS(x) VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_RESET(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_RESET      VTSS_BIT(1U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_RESET(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_ENABLE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_ENABLE     VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_CFG_MEMBER  t_sz:1 ga:13312, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_EACL_FRER_CFG_MEMBER(gi) FA_REG(VTSS_TO_EACL,13312U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE    VTSS_BIT(29U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM    VTSS_BIT(28U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH(x) VTSS_ENCODE_BITFIELD(x,23U,5U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH    VTSS_ENCODE_BITMASK(23U,5U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,23U,5U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_RESET_TICKS(x) VTSS_ENCODE_BITFIELD(x,11U,12U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_RESET_TICKS    VTSS_ENCODE_BITMASK(11U,12U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_RESET_TICKS(x) VTSS_EXTRACT_BITFIELD(x,11U,12U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_RESET(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_RESET        VTSS_BIT(10U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_RESET(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_ENABLE(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_ENABLE       VTSS_BIT(9U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_ENABLE(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* EACL_FRER_STA_COMPOUND  t_sz:1 ga:11720, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_STA_COMPOUND FA_REG(VTSS_TO_EACL,11720U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_SEQ_NO(x)  VTSS_ENCODE_BITFIELD(x,13U,16U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_SEQ_NO     VTSS_ENCODE_BITMASK(13U,16U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_SEQ_NO(x)  VTSS_EXTRACT_BITFIELD(x,13U,16U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_TICKS(x)   VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_TICKS      VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_TICKS(x)   VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_TAKE_ANY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_TAKE_ANY    VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_TAKE_ANY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_HST_COMPOUND  t_sz:1 ga:11720, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_EACL_FRER_HST_COMPOUND FA_REG(VTSS_TO_EACL,11720U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_FRER_HST_COMPOUND_HISTORY(x) (x)
#define VTSS_M_EACL_FRER_HST_COMPOUND_HISTORY    0xffffffffU
#define VTSS_X_EACL_FRER_HST_COMPOUND_HISTORY(x) (x)


/* EACL_FRER_STA_MEMBER  t_sz:1 ga:11722, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_STA_MEMBER FA_REG(VTSS_TO_EACL,11722U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_STA_MEMBER_SEQ_NO(x)    VTSS_ENCODE_BITFIELD(x,13U,16U)
#define VTSS_M_EACL_FRER_STA_MEMBER_SEQ_NO       VTSS_ENCODE_BITMASK(13U,16U)
#define VTSS_X_EACL_FRER_STA_MEMBER_SEQ_NO(x)    VTSS_EXTRACT_BITFIELD(x,13U,16U)

#define VTSS_F_EACL_FRER_STA_MEMBER_TICKS(x)     VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_EACL_FRER_STA_MEMBER_TICKS        VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_EACL_FRER_STA_MEMBER_TICKS(x)     VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_EACL_FRER_STA_MEMBER_TAKE_ANY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_STA_MEMBER_TAKE_ANY     VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_STA_MEMBER_TAKE_ANY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_HST_MEMBER  t_sz:1 ga:11722, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_EACL_FRER_HST_MEMBER FA_REG(VTSS_TO_EACL,11722U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_FRER_HST_MEMBER_HISTORY(x)   (x)
#define VTSS_M_EACL_FRER_HST_MEMBER_HISTORY      0xffffffffU
#define VTSS_X_EACL_FRER_HST_MEMBER_HISTORY(x)   (x)


/* EACL_CNT_COMPOUND_RESETS  t_sz:1 ga:12288, gw:8, ra:0, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_RESETS(gi) FA_REG(VTSS_TO_EACL,12288U,gi,8U,0U,0U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_RESETS_CNT_RESETS(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_RESETS_CNT_RESETS    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_RESETS_CNT_RESETS(x) (x)


/* EACL_CNT_COMPOUND_TAGLESS  t_sz:1 ga:12288, gw:8, ra:1, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_TAGLESS(gi) FA_REG(VTSS_TO_EACL,12288U,gi,8U,0U,1U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS(x) (x)


/* EACL_CNT_COMPOUND_PASSED  t_sz:1 ga:12288, gw:8, ra:2, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_PASSED(gi) FA_REG(VTSS_TO_EACL,12288U,gi,8U,0U,2U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_PASSED_CNT_PASSED(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_PASSED_CNT_PASSED    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_PASSED_CNT_PASSED(x) (x)


/* EACL_CNT_COMPOUND_DISCARDED  t_sz:1 ga:12288, gw:8, ra:3, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_DISCARDED(gi) FA_REG(VTSS_TO_EACL,12288U,gi,8U,0U,3U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED(x) (x)


/* EACL_CNT_COMPOUND_OUTOFORDER  t_sz:1 ga:12288, gw:8, ra:4, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_OUTOFORDER(gi) FA_REG(VTSS_TO_EACL,12288U,gi,8U,0U,4U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER(x) (x)


/* EACL_CNT_COMPOUND_ROGUE  t_sz:1 ga:12288, gw:8, ra:5, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_ROGUE(gi) FA_REG(VTSS_TO_EACL,12288U,gi,8U,0U,5U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE(x) (x)


/* EACL_CNT_COMPOUND_LOST  t_sz:1 ga:12288, gw:8, ra:6, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_LOST(gi) FA_REG(VTSS_TO_EACL,12288U,gi,8U,0U,6U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_LOST_CNT_LOST(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_LOST_CNT_LOST    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_LOST_CNT_LOST(x) (x)


/* EACL_CNT_MEMBER_RESETS  t_sz:1 ga:8192, gw:8, ra:0, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_RESETS(gi) FA_REG(VTSS_TO_EACL,8192U,gi,8U,0U,0U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_RESETS_CNT_RESETS(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_RESETS_CNT_RESETS    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_RESETS_CNT_RESETS(x) (x)


/* EACL_CNT_MEMBER_TAGLESS  t_sz:1 ga:8192, gw:8, ra:1, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_TAGLESS(gi) FA_REG(VTSS_TO_EACL,8192U,gi,8U,0U,1U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS(x) (x)


/* EACL_CNT_MEMBER_PASSED  t_sz:1 ga:8192, gw:8, ra:2, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_PASSED(gi) FA_REG(VTSS_TO_EACL,8192U,gi,8U,0U,2U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_PASSED_CNT_PASSED(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_PASSED_CNT_PASSED    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_PASSED_CNT_PASSED(x) (x)


/* EACL_CNT_MEMBER_DISCARDED  t_sz:1 ga:8192, gw:8, ra:3, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_DISCARDED(gi) FA_REG(VTSS_TO_EACL,8192U,gi,8U,0U,3U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED(x) (x)


/* EACL_CNT_MEMBER_OUTOFORDER  t_sz:1 ga:8192, gw:8, ra:4, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_OUTOFORDER(gi) FA_REG(VTSS_TO_EACL,8192U,gi,8U,0U,4U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER(x) (x)


/* EACL_CNT_MEMBER_ROGUE  t_sz:1 ga:8192, gw:8, ra:5, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_ROGUE(gi) FA_REG(VTSS_TO_EACL,8192U,gi,8U,0U,5U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE(x) (x)


/* EACL_CNT_MEMBER_LOST  t_sz:1 ga:8192, gw:8, ra:6, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_LOST(gi) FA_REG(VTSS_TO_EACL,8192U,gi,8U,0U,6U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_LOST_CNT_LOST(x)  (x)
#define VTSS_M_EACL_CNT_MEMBER_LOST_CNT_LOST     0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_LOST_CNT_LOST(x)  (x)


/* EACL_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:11728, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_EACL_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_EACL,11728U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* EACL_STAT_GLOBAL_CFG  t_sz:1 ga:11728, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_EACL_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_EACL,11728U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:11728, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_EACL_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_EACL,11728U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_STAT_LSB_CNT  t_sz:1 ga:13952, gw:4, ra:0, gc:32, rc:2  */
#define VTSS_EACL_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_EACL,13952U,gi,4U,ri,0U,32U,2U)

#define VTSS_F_EACL_STAT_LSB_CNT_LSB_CNT(x)      (x)
#define VTSS_M_EACL_STAT_LSB_CNT_LSB_CNT         0xffffffffU
#define VTSS_X_EACL_STAT_LSB_CNT_LSB_CNT(x)      (x)


/* EACL_STAT_MSB_CNT  t_sz:1 ga:13952, gw:4, ra:2, gc:32, rc:2  */
#define VTSS_EACL_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_EACL,13952U,gi,4U,ri,2U,32U,2U)

#define VTSS_F_EACL_STAT_MSB_CNT_MSB_CNT(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_EACL_STAT_MSB_CNT_MSB_CNT         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_EACL_STAT_MSB_CNT_MSB_CNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* EACL_RAM_INIT  t_sz:1 ga:11734, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_RAM_INIT        FA_REG(VTSS_TO_EACL,11734U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_RAM_INIT_RAM_TEST_OPT(x)     VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_EACL_RAM_INIT_RAM_TEST_OPT        VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_EACL_RAM_INIT_RAM_TEST_OPT(x)     VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_EACL_RAM_INIT_RAM_INIT(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_RAM_INIT_RAM_INIT            VTSS_BIT(1U)
#define VTSS_X_EACL_RAM_INIT_RAM_INIT(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_RAM_INIT_RAM_CFG_HOOK        VTSS_BIT(0U)
#define VTSS_X_EACL_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_CM_ADDR  t_sz:1 ga:11735, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_EACL_CM_ADDR         FA_REG(VTSS_TO_EACL,11735U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_CM_ADDR_CM_ADDR(x)           (x)
#define VTSS_M_EACL_CM_ADDR_CM_ADDR              0xffffffffU
#define VTSS_X_EACL_CM_ADDR_CM_ADDR(x)           (x)


/* EACL_CM_DATA_WR  t_sz:1 ga:11735, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_EACL_CM_DATA_WR      FA_REG(VTSS_TO_EACL,11735U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_CM_DATA_WR_CM_DATA_WR(x)     (x)
#define VTSS_M_EACL_CM_DATA_WR_CM_DATA_WR        0xffffffffU
#define VTSS_X_EACL_CM_DATA_WR_CM_DATA_WR(x)     (x)


/* EACL_CM_DATA_RD  t_sz:1 ga:11735, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_EACL_CM_DATA_RD      FA_REG(VTSS_TO_EACL,11735U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_EACL_CM_DATA_RD_CM_DATA_RD(x)     (x)
#define VTSS_M_EACL_CM_DATA_RD_CM_DATA_RD        0xffffffffU
#define VTSS_X_EACL_CM_DATA_RD_CM_DATA_RD(x)     (x)


/* EACL_CM_OP  t_sz:1 ga:11735, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_EACL_CM_OP           FA_REG(VTSS_TO_EACL,11735U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_EACL_CM_OP_CM_OP(x)               VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_EACL_CM_OP_CM_OP                  VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_EACL_CM_OP_CM_OP(x)               VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSCH_HSCH_L0_CFG  t_sz:1 ga:22528, gw:1, ra:0, gc:1480, rc:1  */
#define VTSS_HSCH_HSCH_L0_CFG(gi) FA_REG(VTSS_TO_HSCH,22528U,gi,1U,0U,0U,1480U,1U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_LAYER(x)    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_LAYER       VTSS_BIT(21U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_LAYER(x)    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_IDX(x)      VTSS_ENCODE_BITFIELD(x,14U,6U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_IDX         VTSS_ENCODE_BITMASK(14U,6U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_IDX(x)      VTSS_EXTRACT_BITFIELD(x,14U,6U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_INP(x)      VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_INP         VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_INP(x)      VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_HSCH_HSCH_L0_CFG_P_QUEUES(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_HSCH_L0_CFG_P_QUEUES         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_HSCH_L0_CFG_P_QUEUES(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_HSCH_L1_CFG  t_sz:1 ga:12096, gw:1, ra:0, gc:37, rc:1  */
#define VTSS_HSCH_HSCH_L1_CFG(gi) FA_REG(VTSS_TO_HSCH,12096U,gi,1U,0U,0U,37U,1U)

#define VTSS_F_HSCH_HSCH_L1_CFG_NEXT_IDX(x)      VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_HSCH_HSCH_L1_CFG_NEXT_IDX         VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_HSCH_HSCH_L1_CFG_NEXT_IDX(x)      VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_HSCH_HSCH_L1_CFG_NEXT_INP(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_HSCH_HSCH_L1_CFG_NEXT_INP         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_HSCH_HSCH_L1_CFG_NEXT_INP(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* HSCH_CIR_CFG  t_sz:1 ga:0, gw:8, ra:0, gc:1480, rc:1  */
#define VTSS_HSCH_CIR_CFG(gi)     FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,0U,1480U,1U)

#define VTSS_F_HSCH_CIR_CFG_CIR_RATE(x)          VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_CIR_CFG_CIR_RATE             VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_CIR_CFG_CIR_RATE(x)          VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_CIR_CFG_CIR_BURST(x)         VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_CIR_CFG_CIR_BURST            VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_CIR_CFG_CIR_BURST(x)         VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_EIR_CFG  t_sz:1 ga:0, gw:8, ra:1, gc:1480, rc:1  */
#define VTSS_HSCH_EIR_CFG(gi)     FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,1U,1480U,1U)

#define VTSS_F_HSCH_EIR_CFG_EIR_RATE(x)          VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_EIR_CFG_EIR_RATE             VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_EIR_CFG_EIR_RATE(x)          VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_EIR_CFG_EIR_BURST(x)         VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_EIR_CFG_EIR_BURST            VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_EIR_CFG_EIR_BURST(x)         VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_SE_CFG  t_sz:1 ga:0, gw:8, ra:2, gc:1480, rc:1  */
#define VTSS_HSCH_SE_CFG(gi)      FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,2U,1480U,1U)

#define VTSS_F_HSCH_SE_CFG_SE_DWRR_CNT(x)        VTSS_ENCODE_BITFIELD(x,6U,6U)
#define VTSS_M_HSCH_SE_CFG_SE_DWRR_CNT           VTSS_ENCODE_BITMASK(6U,6U)
#define VTSS_X_HSCH_SE_CFG_SE_DWRR_CNT(x)        VTSS_EXTRACT_BITFIELD(x,6U,6U)

#define VTSS_F_HSCH_SE_CFG_SE_AVB_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_HSCH_SE_CFG_SE_AVB_ENA            VTSS_BIT(5U)
#define VTSS_X_HSCH_SE_CFG_SE_AVB_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_HSCH_SE_CFG_SE_FRM_MODE(x)        VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_HSCH_SE_CFG_SE_FRM_MODE           VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_HSCH_SE_CFG_SE_FRM_MODE(x)        VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_HSCH_SE_CFG_SE_DWRR_FRM_MODE(x)   VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_HSCH_SE_CFG_SE_DWRR_FRM_MODE      VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_HSCH_SE_CFG_SE_DWRR_FRM_MODE(x)   VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_HSCH_SE_CFG_SE_STOP(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_CFG_SE_STOP               VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_CFG_SE_STOP(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_SE_CONNECT  t_sz:1 ga:0, gw:8, ra:3, gc:1480, rc:1  */
#define VTSS_HSCH_SE_CONNECT(gi)  FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,3U,1480U,1U)

#define VTSS_F_HSCH_SE_CONNECT_SE_LEAK_LINK(x)   VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_HSCH_SE_CONNECT_SE_LEAK_LINK      VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_HSCH_SE_CONNECT_SE_LEAK_LINK(x)   VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* HSCH_SE_DLB_SENSE  t_sz:1 ga:0, gw:8, ra:4, gc:1480, rc:1  */
#define VTSS_HSCH_SE_DLB_SENSE(gi) FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,4U,1480U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_PRIO(x)  VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_PRIO     VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_PRIO(x)  VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_DPORT(x) VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_DPORT    VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_DPORT(x) VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA    VTSS_BIT(2U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA    VTSS_BIT(1U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA    VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_CIR_STATE  t_sz:1 ga:16384, gw:4, ra:0, gc:1480, rc:1  */
#define VTSS_HSCH_CIR_STATE(gi)   FA_REG(VTSS_TO_HSCH,16384U,gi,4U,0U,0U,1480U,1U)

#define VTSS_F_HSCH_CIR_STATE_CIR_LVL(x)         VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_CIR_STATE_CIR_LVL            VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_CIR_STATE_CIR_LVL(x)         VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_EIR_STATE  t_sz:1 ga:16384, gw:4, ra:1, gc:1480, rc:1  */
#define VTSS_HSCH_EIR_STATE(gi)   FA_REG(VTSS_TO_HSCH,16384U,gi,4U,0U,1U,1480U,1U)

#define VTSS_F_HSCH_EIR_STATE_EIR_LVL(x)         VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_EIR_STATE_EIR_LVL            VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_EIR_STATE_EIR_LVL(x)         VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_SE_STATE  t_sz:1 ga:16384, gw:4, ra:2, gc:1480, rc:1  */
#define VTSS_HSCH_SE_STATE(gi)    FA_REG(VTSS_TO_HSCH,16384U,gi,4U,0U,2U,1480U,1U)

#define VTSS_F_HSCH_SE_STATE_REP_CLOSED(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_STATE_REP_CLOSED          VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_STATE_REP_CLOSED(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_QSHP_CIR_CFG  t_sz:1 ga:11904, gw:2, ra:0, gc:40, rc:1  */
#define VTSS_HSCH_QSHP_CIR_CFG(gi) FA_REG(VTSS_TO_HSCH,11904U,gi,2U,0U,0U,40U,1U)

#define VTSS_F_HSCH_QSHP_CIR_CFG_CIR_RATE(x)     VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_QSHP_CIR_CFG_CIR_RATE        VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_QSHP_CIR_CFG_CIR_RATE(x)     VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_QSHP_CIR_CFG_CIR_BURST(x)    VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_QSHP_CIR_CFG_CIR_BURST       VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_QSHP_CIR_CFG_CIR_BURST(x)    VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_QSHP_CFG  t_sz:1 ga:11904, gw:2, ra:1, gc:40, rc:1  */
#define VTSS_HSCH_QSHP_CFG(gi)    FA_REG(VTSS_TO_HSCH,11904U,gi,2U,0U,1U,40U,1U)

#define VTSS_F_HSCH_QSHP_CFG_SE_FRM_MODE(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_HSCH_QSHP_CFG_SE_FRM_MODE         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_HSCH_QSHP_CFG_SE_FRM_MODE(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSCH_QSHP_ALLOC_CFG  t_sz:1 ga:12288, gw:2, ra:0, gc:1480, rc:1  */
#define VTSS_HSCH_QSHP_ALLOC_CFG(gi) FA_REG(VTSS_TO_HSCH,12288U,gi,2U,0U,0U,1480U,1U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_MIN(x)   VTSS_ENCODE_BITFIELD(x,21U,6U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_MIN      VTSS_ENCODE_BITMASK(21U,6U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_MIN(x)   VTSS_EXTRACT_BITFIELD(x,21U,6U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_MAX(x)   VTSS_ENCODE_BITFIELD(x,14U,6U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_MAX      VTSS_ENCODE_BITMASK(14U,6U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_MAX(x)   VTSS_EXTRACT_BITFIELD(x,14U,6U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_BASE(x)  VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_BASE     VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_BASE(x)  VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_QSHP_CONNECT  t_sz:1 ga:12288, gw:2, ra:1, gc:1480, rc:1  */
#define VTSS_HSCH_QSHP_CONNECT(gi) FA_REG(VTSS_TO_HSCH,12288U,gi,2U,0U,1U,1480U,1U)

#define VTSS_F_HSCH_QSHP_CONNECT_SE_LEAK_LINK(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_HSCH_QSHP_CONNECT_SE_LEAK_LINK    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_HSCH_QSHP_CONNECT_SE_LEAK_LINK(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* HSCH_QSHP_CIR_STATE  t_sz:1 ga:11840, gw:1, ra:0, gc:40, rc:1  */
#define VTSS_HSCH_QSHP_CIR_STATE(gi) FA_REG(VTSS_TO_HSCH,11840U,gi,1U,0U,0U,40U,1U)

#define VTSS_F_HSCH_QSHP_CIR_STATE_CIR_LVL(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_QSHP_CIR_STATE_CIR_LVL       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_QSHP_CIR_STATE_CIR_LVL(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_INP_STATE  t_sz:1 ga:11884, gw:1, ra:0, gc:2, rc:1  */
#define VTSS_HSCH_INP_STATE(gi)   FA_REG(VTSS_TO_HSCH,11884U,gi,1U,0U,0U,2U,1U)

#define VTSS_F_HSCH_INP_STATE_INP_STATE(x)       (x)
#define VTSS_M_HSCH_INP_STATE_INP_STATE          0xffffffffU
#define VTSS_X_HSCH_INP_STATE_INP_STATE(x)       (x)


/* HSCH_DWRR_ENTRY  t_sz:1 ga:12032, gw:1, ra:0, gc:40, rc:1  */
#define VTSS_HSCH_DWRR_ENTRY(gi)  FA_REG(VTSS_TO_HSCH,12032U,gi,1U,0U,0U,40U,1U)

#define VTSS_F_HSCH_DWRR_ENTRY_DWRR_COST(x)      VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_HSCH_DWRR_ENTRY_DWRR_COST         VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_HSCH_DWRR_ENTRY_DWRR_COST(x)      VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_HSCH_DWRR_ENTRY_DWRR_BALANCE(x)   VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_HSCH_DWRR_ENTRY_DWRR_BALANCE      VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_HSCH_DWRR_ENTRY_DWRR_BALANCE(x)   VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* HSCH_HSCH_MISC_CFG  t_sz:1 ga:15248, gw:162, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_MISC_CFG   FA_REG(VTSS_TO_HSCH,15248U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_HSCH_MISC_CFG_LEAK_DIS(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_MISC_CFG_LEAK_DIS       VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_MISC_CFG_LEAK_DIS(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_MISC_PORT_CFG  t_sz:1 ga:15248, gw:162, ra:1, gc:1, rc:37  */
#define VTSS_HSCH_HSCH_MISC_PORT_CFG(ri) FA_REG(VTSS_TO_HSCH,15248U,0U,0U,ri,1U,1U,37U)

#define VTSS_F_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* HSCH_HSCH_CFG_CFG  t_sz:1 ga:15248, gw:162, ra:71, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_CFG_CFG    FA_REG(VTSS_TO_HSCH,15248U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_CFG_SE_IDX(x)   VTSS_ENCODE_BITFIELD(x,14U,11U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_CFG_SE_IDX      VTSS_ENCODE_BITMASK(14U,11U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_CFG_SE_IDX(x)   VTSS_EXTRACT_BITFIELD(x,14U,11U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_HSCH_LAYER(x)   VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_HSCH_LAYER      VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_HSCH_LAYER(x)   VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_CSR_GRANT(x)    VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_CSR_GRANT       VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_CSR_GRANT(x)    VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_PFC_CFG  t_sz:1 ga:15248, gw:162, ra:72, gc:1, rc:37  */
#define VTSS_HSCH_PFC_CFG(ri)     FA_REG(VTSS_TO_HSCH,15248U,0U,0U,ri,72U,1U,37U)

#define VTSS_F_HSCH_PFC_CFG_PFC_LAYER(x)         VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_HSCH_PFC_CFG_PFC_LAYER            VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_HSCH_PFC_CFG_PFC_LAYER(x)         VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_HSCH_PFC_CFG_PFC_SE(x)            VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_PFC_CFG_PFC_SE               VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_PFC_CFG_PFC_SE(x)            VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_HSCH_LARGE_ENA  t_sz:1 ga:15248, gw:162, ra:137, gc:1, rc:9  */
#define VTSS_HSCH_HSCH_LARGE_ENA(ri) FA_REG(VTSS_TO_HSCH,15248U,0U,0U,ri,137U,1U,9U)

#define VTSS_F_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA(x) (x)
#define VTSS_M_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA    0xffffffffU
#define VTSS_X_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA(x) (x)


/* HSCH_EVENTS_CORE  t_sz:1 ga:15248, gw:162, ra:157, gc:1, rc:1  */
#define VTSS_HSCH_EVENTS_CORE     FA_REG(VTSS_TO_HSCH,15248U,0U,0U,0U,157U,1U,1U)

#define VTSS_F_HSCH_EVENTS_CORE_EV_HSCH(x)       VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_HSCH_EVENTS_CORE_EV_HSCH          VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_HSCH_EVENTS_CORE_EV_HSCH(x)       VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_HSCH_EVENTS_CORE_EV_FRD(x)        VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_EVENTS_CORE_EV_FRD           VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_EVENTS_CORE_EV_FRD(x)        VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_DEBUG_CTRL  t_sz:1 ga:15248, gw:162, ra:158, gc:1, rc:1  */
#define VTSS_HSCH_DEBUG_CTRL      FA_REG(VTSS_TO_HSCH,15248U,0U,0U,0U,158U,1U,1U)

#define VTSS_F_HSCH_DEBUG_CTRL_PORT_KICK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_DEBUG_CTRL_PORT_KICK         VTSS_BIT(0U)
#define VTSS_X_HSCH_DEBUG_CTRL_PORT_KICK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_UPDATE_STAT  t_sz:1 ga:15248, gw:162, ra:159, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_UPDATE_STAT FA_REG(VTSS_TO_HSCH,15248U,0U,0U,0U,159U,1U,1U)

#define VTSS_F_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* HSCH_HSCH_FORCE_CTRL  t_sz:1 ga:15248, gw:162, ra:161, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_FORCE_CTRL FA_REG(VTSS_TO_HSCH,15248U,0U,0U,0U,161U,1U,1U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX(x) VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX    VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX(x) VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT    VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_TIMER_CFG  t_sz:1 ga:11984, gw:8, ra:0, gc:4, rc:4  */
#define VTSS_HSCH_HSCH_TIMER_CFG(gi,ri) FA_REG(VTSS_TO_HSCH,11984U,gi,8U,ri,0U,4U,4U)

#define VTSS_F_HSCH_HSCH_TIMER_CFG_LEAK_TIME(x)  VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_HSCH_HSCH_TIMER_CFG_LEAK_TIME     VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_HSCH_HSCH_TIMER_CFG_LEAK_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* HSCH_HSCH_LEAK_CFG  t_sz:1 ga:11984, gw:8, ra:4, gc:4, rc:4  */
#define VTSS_HSCH_HSCH_LEAK_CFG(gi,ri) FA_REG(VTSS_TO_HSCH,11984U,gi,8U,ri,4U,4U,4U)

#define VTSS_F_HSCH_HSCH_LEAK_CFG_LEAK_FIRST(x)  VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_HSCH_HSCH_LEAK_CFG_LEAK_FIRST     VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_HSCH_HSCH_LEAK_CFG_LEAK_FIRST(x)  VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_HSCH_HSCH_LEAK_CFG_LEAK_ERR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_LEAK_CFG_LEAK_ERR       VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_LEAK_CFG_LEAK_ERR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_EQ_STAT  t_sz:1 ga:12133, gw:78, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_EQ_STAT         FA_REG(VTSS_TO_HSCH,12133U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_EQ_STAT_FP_FREE_CNT(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_EQ_STAT_FP_FREE_CNT          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_EQ_STAT_FP_FREE_CNT(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_FLUSH_CTRL  t_sz:1 ga:12133, gw:78, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_FLUSH_CTRL      FA_REG(VTSS_TO_HSCH,12133U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_ENA(x)      VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_ENA         VTSS_BIT(27U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_ENA(x)      VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_SRC(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_SRC         VTSS_BIT(26U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_SRC(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_DST(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_DST         VTSS_BIT(25U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_DST(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_PORT(x)     VTSS_ENCODE_BITFIELD(x,18U,6U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_PORT        VTSS_ENCODE_BITMASK(18U,6U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_PORT(x)     VTSS_EXTRACT_BITFIELD(x,18U,6U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_QUEUE(x)    VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_QUEUE       VTSS_BIT(17U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_QUEUE(x)    VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_SE(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_SE          VTSS_BIT(16U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_SE(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_HIER(x)     VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_HIER        VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_HIER(x)     VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* HSCH_PORT_MODE  t_sz:1 ga:12133, gw:78, ra:2, gc:1, rc:37  */
#define VTSS_HSCH_PORT_MODE(ri)   FA_REG(VTSS_TO_HSCH,12133U,0U,0U,ri,2U,1U,37U)

#define VTSS_F_HSCH_PORT_MODE_ECN_REMARK_ENA(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_HSCH_PORT_MODE_ECN_REMARK_ENA     VTSS_BIT(5U)
#define VTSS_X_HSCH_PORT_MODE_ECN_REMARK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_HSCH_PORT_MODE_DEQUEUE_DIS(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_HSCH_PORT_MODE_DEQUEUE_DIS        VTSS_BIT(4U)
#define VTSS_X_HSCH_PORT_MODE_DEQUEUE_DIS(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_HSCH_PORT_MODE_AGE_DIS(x)         VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_HSCH_PORT_MODE_AGE_DIS            VTSS_BIT(3U)
#define VTSS_X_HSCH_PORT_MODE_AGE_DIS(x)         VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_HSCH_PORT_MODE_TRUNC_ENA(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSCH_PORT_MODE_TRUNC_ENA          VTSS_BIT(2U)
#define VTSS_X_HSCH_PORT_MODE_TRUNC_ENA(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSCH_PORT_MODE_EIR_REMARK_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSCH_PORT_MODE_EIR_REMARK_ENA     VTSS_BIT(1U)
#define VTSS_X_HSCH_PORT_MODE_EIR_REMARK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSCH_PORT_MODE_CPU_PRIO_MODE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_PORT_MODE_CPU_PRIO_MODE      VTSS_BIT(0U)
#define VTSS_X_HSCH_PORT_MODE_CPU_PRIO_MODE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_OUTB_SHARE_ENA  t_sz:1 ga:12133, gw:78, ra:72, gc:1, rc:5  */
#define VTSS_HSCH_OUTB_SHARE_ENA(ri) FA_REG(VTSS_TO_HSCH,12133U,0U,0U,ri,72U,1U,5U)

#define VTSS_F_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_OUTB_CPU_SHARE_ENA  t_sz:1 ga:12133, gw:78, ra:77, gc:1, rc:1  */
#define VTSS_HSCH_OUTB_CPU_SHARE_ENA FA_REG(VTSS_TO_HSCH,12133U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA    VTSS_BIT(0U)
#define VTSS_X_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_MMGT  t_sz:1 ga:12016, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_MMGT            FA_REG(VTSS_TO_HSCH,12016U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_MMGT_RELCNT(x)               VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_HSCH_MMGT_RELCNT                  VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_HSCH_MMGT_RELCNT(x)               VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_HSCH_MMGT_FREECNT(x)              VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_MMGT_FREECNT                 VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_MMGT_FREECNT(x)              VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_MMGT_FAST  t_sz:1 ga:12016, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_MMGT_FAST       FA_REG(VTSS_TO_HSCH,12016U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_MMGT_FAST_FREEVLD(x)         VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_HSCH_MMGT_FAST_FREEVLD            VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_HSCH_MMGT_FAST_FREEVLD(x)         VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_HSCH_MMGT_FAST_RELVLD(x)          VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_HSCH_MMGT_FAST_RELVLD             VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_HSCH_MMGT_FAST_RELVLD(x)          VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* HSCH_RESET_CFG  t_sz:1 ga:12016, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_RESET_CFG       FA_REG(VTSS_TO_HSCH,12016U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_RESET_CFG_CORE_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_RESET_CFG_CORE_ENA           VTSS_BIT(0U)
#define VTSS_X_HSCH_RESET_CFG_CORE_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_PMEM_SIZE  t_sz:1 ga:12016, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_PMEM_SIZE       FA_REG(VTSS_TO_HSCH,12016U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_PMEM_SIZE_PMEM_SIZE(x)       VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_PMEM_SIZE_PMEM_SIZE          VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_PMEM_SIZE_PMEM_SIZE(x)       VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_CFG_CTRL  t_sz:1 ga:12020, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CFG_CTRL    FA_REG(VTSS_TO_HSCH,12020U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX(x) VTSS_ENCODE_BITFIELD(x,22U,6U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX    VTSS_ENCODE_BITMASK(22U,6U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX(x) VTSS_EXTRACT_BITFIELD(x,22U,6U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_LIST_NUM(x)     VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_LIST_NUM        VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_LIST_NUM(x)     VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q    VTSS_BIT(14U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_GATE_STATE_CTRL  t_sz:1 ga:12020, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GATE_STATE_CTRL FA_REG(VTSS_TO_HSCH,12020U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* HSCH_TAS_STATEMACHINE_CFG  t_sz:1 ga:12020, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_STATEMACHINE_CFG FA_REG(VTSS_TO_HSCH,12020U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_STATEMACHINE_CFG_TAS_CBSHP_ADJ(x) VTSS_ENCODE_BITFIELD(x,18U,12U)
#define VTSS_M_HSCH_TAS_STATEMACHINE_CFG_TAS_CBSHP_ADJ    VTSS_ENCODE_BITMASK(18U,12U)
#define VTSS_X_HSCH_TAS_STATEMACHINE_CFG_TAS_CBSHP_ADJ(x) VTSS_EXTRACT_BITFIELD(x,18U,12U)

#define VTSS_F_HSCH_TAS_STATEMACHINE_CFG_TAS_PIPE_DLY_NS(x) VTSS_ENCODE_BITFIELD(x,8U,10U)
#define VTSS_M_HSCH_TAS_STATEMACHINE_CFG_TAS_PIPE_DLY_NS    VTSS_ENCODE_BITMASK(8U,10U)
#define VTSS_X_HSCH_TAS_STATEMACHINE_CFG_TAS_PIPE_DLY_NS(x) VTSS_EXTRACT_BITFIELD(x,8U,10U)

#define VTSS_F_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_TAS_CFG_CTRL2  t_sz:1 ga:12020, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CFG_CTRL2   FA_REG(VTSS_TO_HSCH,12020U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL2_MINIMUM_GB_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_HSCH_TAS_CFG_CTRL2_MINIMUM_GB_VAL    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_HSCH_TAS_CFG_CTRL2_MINIMUM_GB_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* HSCH_TAS_QMAXSDU_CFG  t_sz:1 ga:15410, gw:17, ra:0, gc:32, rc:8  */
#define VTSS_HSCH_TAS_QMAXSDU_CFG(gi,ri) FA_REG(VTSS_TO_HSCH,15410U,gi,17U,ri,0U,32U,8U)

#define VTSS_F_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_TAS_PROFILE_CONFIG  t_sz:1 ga:15410, gw:17, ra:8, gc:32, rc:1  */
#define VTSS_HSCH_TAS_PROFILE_CONFIG(gi) FA_REG(VTSS_TO_HSCH,15410U,gi,17U,0U,8U,32U,1U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_HOLDADVANCE(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_HOLDADVANCE    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_HOLDADVANCE(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_TAS_PORT_DLY(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_TAS_PORT_DLY    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_TAS_PORT_DLY(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_TAS_CLOSE_DLY(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_TAS_CLOSE_DLY    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_TAS_CLOSE_DLY(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_TAS_CBSHP_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_TAS_CBSHP_ENA    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_TAS_CBSHP_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_QMAXSDU_DISC_CFG  t_sz:1 ga:15410, gw:17, ra:9, gc:32, rc:8  */
#define VTSS_HSCH_QMAXSDU_DISC_CFG(gi,ri) FA_REG(VTSS_TO_HSCH,15410U,gi,17U,ri,9U,32U,8U)

#define VTSS_F_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_LSB(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_LSB    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_LSB(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_DISC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_DISC_ENA    VTSS_BIT(8U)
#define VTSS_X_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_DISC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* HSCH_TAS_BASE_TIME_NSEC  t_sz:1 ga:11888, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_NSEC FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* HSCH_TAS_BASE_TIME_SEC_LSB  t_sz:1 ga:11888, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_SEC_LSB FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB(x) (x)
#define VTSS_M_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB(x) (x)


/* HSCH_TAS_BASE_TIME_SEC_MSB  t_sz:1 ga:11888, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_SEC_MSB FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_TAS_NEXT_OPER_TIME_NSEC  t_sz:1 ga:11888, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_NSEC FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* HSCH_TAS_NEXT_OPER_TIME_SEC_LSB  t_sz:1 ga:11888, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB(x) (x)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB(x) (x)


/* HSCH_TAS_NEXT_OPER_TIME_SEC_MSB  t_sz:1 ga:11888, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_TAS_CYCLE_TIME_CFG  t_sz:1 ga:11888, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CYCLE_TIME_CFG FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME(x) (x)
#define VTSS_M_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME    0xffffffffU
#define VTSS_X_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME(x) (x)


/* HSCH_TAS_STARTUP_CFG  t_sz:1 ga:11888, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_HSCH_TAS_STARTUP_CFG FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_STARTUP_TIME(x) VTSS_ENCODE_BITFIELD(x,0U,22U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_STARTUP_TIME    VTSS_ENCODE_BITMASK(0U,22U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_STARTUP_TIME(x) VTSS_EXTRACT_BITFIELD(x,0U,22U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX(x) VTSS_ENCODE_BITFIELD(x,23U,6U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX    VTSS_ENCODE_BITMASK(23U,6U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX(x) VTSS_EXTRACT_BITFIELD(x,23U,6U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR    VTSS_BIT(22U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

/* HSCH_TAS_LIST_CFG  t_sz:1 ga:11888, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_CFG    FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_HSCH_POS(x) VTSS_ENCODE_BITFIELD(x,21U,11U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_HSCH_POS    VTSS_ENCODE_BITMASK(21U,11U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_HSCH_POS(x) VTSS_EXTRACT_BITFIELD(x,21U,11U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_PORT_NUM    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_TOD_DOM(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_TOD_DOM    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_TOD_DOM(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_LIST_STATE  t_sz:1 ga:11888, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_STATE  FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_STATE_LIST_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_HSCH_TAS_LIST_STATE_LIST_STATE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_HSCH_TAS_LIST_STATE_LIST_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* HSCH_TAS_LIST_STATE_INT  t_sz:1 ga:11888, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_STATE_INT FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN(x) (x)
#define VTSS_M_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN    0xffffffffU
#define VTSS_X_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN(x) (x)


/* HSCH_TAS_LIST_PTR_STATE  t_sz:1 ga:11888, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_PTR_STATE FA_REG(VTSS_TO_HSCH,11888U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_PTR_STATE_CUR_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_LIST_PTR_STATE_CUR_PTR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_LIST_PTR_STATE_CUR_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_GCL_CTRL_CFG  t_sz:1 ga:11880, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_CTRL_CFG FA_REG(VTSS_TO_HSCH,11880U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE    VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG_OP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG_OP_TYPE     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG_OP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSCH_TAS_GCL_TIME_CFG  t_sz:1 ga:11880, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_TIME_CFG FA_REG(VTSS_TO_HSCH,11880U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL(x) (x)
#define VTSS_M_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL    0xffffffffU
#define VTSS_X_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL(x) (x)


/* HSCH_TAS_GCL_CTRL_CFG2  t_sz:1 ga:11880, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_CTRL_CFG2 FA_REG(VTSS_TO_HSCH,11880U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG2_NEXT_GCL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG2_NEXT_GCL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG2_NEXT_GCL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_GATE_STATE  t_sz:1 ga:11886, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GATE_STATE  FA_REG(VTSS_TO_HSCH,11886U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_GATE_STATE_TAS_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_GATE_STATE_TAS_GATE_STATE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_GATE_STATE_TAS_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* LRN_COMMON_ACCESS_CTRL  t_sz:1 ga:0, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_LRN_COMMON_ACCESS_CTRL FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE    VTSS_BIT(19U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_ENCODE_BITFIELD(x,5U,13U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW    VTSS_ENCODE_BITMASK(5U,13U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_EXTRACT_BITFIELD(x,5U,13U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD    VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT    VTSS_BIT(0U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_MAC_ACCESS_CFG_0  t_sz:1 ga:0, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_0 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* LRN_MAC_ACCESS_CFG_1  t_sz:1 ga:0, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_1 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB(x) (x)
#define VTSS_M_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB    0xffffffffU
#define VTSS_X_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB(x) (x)


/* LRN_MAC_ACCESS_CFG_2  t_sz:1 ga:0, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_2 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CHANGE2SW(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CHANGE2SW    VTSS_BIT(29U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CHANGE2SW(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD    VTSS_BIT(28U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL    VTSS_BIT(27U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY    VTSS_BIT(23U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE    VTSS_BIT(22U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR    VTSS_BIT(21U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED    VTSS_BIT(16U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD    VTSS_BIT(15U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* LRN_MAC_ACCESS_CFG_3  t_sz:1 ga:0, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_3 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* LRN_SCAN_NEXT_CFG  t_sz:1 ga:0, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CFG    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_CHANGE2SW_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_CHANGE2SW_FILTER_ENA    VTSS_BIT(22U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_CHANGE2SW_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA    VTSS_BIT(14U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA    VTSS_BIT(13U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA    VTSS_BIT(12U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA    VTSS_BIT(11U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA    VTSS_BIT(10U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA    VTSS_BIT(9U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA    VTSS_BIT(8U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA    VTSS_BIT(7U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK    VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,4U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA    VTSS_BIT(2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA    VTSS_BIT(1U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA    VTSS_BIT(0U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_SCAN_NEXT_CFG_1  t_sz:1 ga:0, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CFG_1  FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR(x) VTSS_ENCODE_BITFIELD(x,16U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR    VTSS_ENCODE_BITMASK(16U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR(x) VTSS_EXTRACT_BITFIELD(x,16U,15U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* LRN_SCAN_LAST_ROW_CFG  t_sz:1 ga:0, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_LRN_SCAN_LAST_ROW_CFG FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* LRN_SCAN_NEXT_CNT  t_sz:1 ga:0, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CNT    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* LRN_AUTOAGE_CFG  t_sz:1 ga:0, gw:18, ra:9, gc:1, rc:4  */
#define VTSS_LRN_AUTOAGE_CFG(ri)  FA_REG(VTSS_TO_LRN,0U,0U,0U,ri,9U,1U,4U)

#define VTSS_F_LRN_AUTOAGE_CFG_UNIT_SIZE(x)      VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_LRN_AUTOAGE_CFG_UNIT_SIZE         VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_LRN_AUTOAGE_CFG_UNIT_SIZE(x)      VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_LRN_AUTOAGE_CFG_PERIOD_VAL(x)     VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_LRN_AUTOAGE_CFG_PERIOD_VAL        VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_LRN_AUTOAGE_CFG_PERIOD_VAL(x)     VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* LRN_AUTOAGE_CFG_1  t_sz:1 ga:0, gw:18, ra:13, gc:1, rc:1  */
#define VTSS_LRN_AUTOAGE_CFG_1    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA    VTSS_BIT(25U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN(x) VTSS_ENCODE_BITFIELD(x,15U,10U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN    VTSS_ENCODE_BITMASK(15U,10U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN(x) VTSS_EXTRACT_BITFIELD(x,15U,10U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA    VTSS_BIT(6U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,4U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT    VTSS_ENCODE_BITMASK(2U,4U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,4U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT    VTSS_BIT(1U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA    VTSS_BIT(0U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_AUTOAGE_CFG_2  t_sz:1 ga:0, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_LRN_AUTOAGE_CFG_2    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_2_NEXT_ROW(x)     VTSS_ENCODE_BITFIELD(x,4U,13U)
#define VTSS_M_LRN_AUTOAGE_CFG_2_NEXT_ROW        VTSS_ENCODE_BITMASK(4U,13U)
#define VTSS_X_LRN_AUTOAGE_CFG_2_NEXT_ROW(x)     VTSS_EXTRACT_BITFIELD(x,4U,13U)

#define VTSS_F_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* LRN_AUTO_LRN_CFG  t_sz:1 ga:0, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_LRN_AUTO_LRN_CFG     FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD    VTSS_BIT(9U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN    VTSS_BIT(8U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY    VTSS_BIT(4U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR    VTSS_BIT(3U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA     VTSS_BIT(0U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_EVENT_STICKY  t_sz:1 ga:0, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_LRN_EVENT_STICKY     FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY    VTSS_BIT(30U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY    VTSS_BIT(29U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY    VTSS_BIT(28U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY    VTSS_BIT(27U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY    VTSS_BIT(26U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY    VTSS_BIT(25U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY    VTSS_BIT(24U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY    VTSS_BIT(23U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY    VTSS_BIT(22U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY    VTSS_BIT(21U)
#define VTSS_X_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY    VTSS_BIT(20U)
#define VTSS_X_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY    VTSS_BIT(19U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY    VTSS_BIT(18U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY    VTSS_BIT(17U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY    VTSS_BIT(16U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY    VTSS_BIT(15U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY    VTSS_BIT(14U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(13U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY    VTSS_BIT(12U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_MOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_MOVE_STICKY    VTSS_BIT(11U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_MOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY    VTSS_BIT(10U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY    VTSS_BIT(9U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY    VTSS_BIT(8U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY    VTSS_BIT(7U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY    VTSS_BIT(6U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY    VTSS_BIT(5U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(4U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY    VTSS_BIT(3U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY    VTSS_BIT(2U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY    VTSS_BIT(1U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY    VTSS_BIT(0U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_LATEST_POS_STATUS  t_sz:1 ga:0, gw:18, ra:17, gc:1, rc:1  */
#define VTSS_LRN_LATEST_POS_STATUS FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS(x) VTSS_ENCODE_BITFIELD(x,18U,4U)
#define VTSS_M_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS    VTSS_ENCODE_BITMASK(18U,4U)
#define VTSS_X_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,18U,4U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_TYPE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_TYPE    VTSS_BIT(24U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_TYPE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_ENCODE_BITFIELD(x,4U,13U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_ROW    VTSS_ENCODE_BITMASK(4U,13U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_EXTRACT_BITFIELD(x,4U,13U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_COL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_COL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_COL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCS_10GBASE_R_PCS_CFG  t_sz:16 ga:0, gw:14, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_CFG(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_PCS_ENA(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_PCS_ENA     VTSS_BIT(31U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_PCS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA    VTSS_BIT(30U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP    VTSS_BIT(18U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA    VTSS_BIT(15U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS    VTSS_BIT(14U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE    VTSS_BIT(13U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP    VTSS_BIT(7U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* PCS_10GBASE_R_PCS_SD_CFG  t_sz:16 ga:0, gw:14, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_SD_CFG(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_POL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TX_SEEDA_MSB  t_sz:16 ga:0, gw:14, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDA_MSB(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* PCS_10GBASE_R_TX_SEEDA_LSB  t_sz:16 ga:0, gw:14, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDA_LSB(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB(x) (x)


/* PCS_10GBASE_R_TX_SEEDB_MSB  t_sz:16 ga:0, gw:14, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDB_MSB(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* PCS_10GBASE_R_TX_SEEDB_LSB  t_sz:16 ga:0, gw:14, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDB_LSB(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB(x) (x)


/* PCS_10GBASE_R_RX_PRBS31_INIT  t_sz:16 ga:0, gw:14, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_PRBS31_INIT(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* PCS_10GBASE_R_TX_DATAPAT_MSB  t_sz:16 ga:0, gw:14, ra:7, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_DATAPAT_MSB(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB(x) (x)


/* PCS_10GBASE_R_TX_DATAPAT_LSB  t_sz:16 ga:0, gw:14, ra:8, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_DATAPAT_LSB(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB(x) (x)


/* PCS_10GBASE_R_RX_DATAPAT_MSB  t_sz:16 ga:0, gw:14, ra:9, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_DATAPAT_MSB(target) FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB(x) (x)


/* PCS_10GBASE_R_RX_DATAPAT_LSB  t_sz:16 ga:0, gw:14, ra:10, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_DATAPAT_LSB(target) FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB(x) (x)


/* PCS_10GBASE_R_TEST_CFG  t_sz:16 ga:0, gw:14, ra:11, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TEST_CFG(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV    VTSS_BIT(18U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCS_10GBASE_R_PCS_INTR_MASK  t_sz:16 ga:0, gw:14, ra:12, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_INTR_MASK(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TIMER_125  t_sz:16 ga:0, gw:14, ra:13, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TIMER_125(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TIMER_125_TIMER_125(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS_10GBASE_R_TIMER_125_TIMER_125    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS_10GBASE_R_TIMER_125_TIMER_125(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS_10GBASE_R_PCS_INTR_STAT  t_sz:16 ga:14, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_INTR_STAT(target) FA_REG(target,14U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_PCS_STATUS  t_sz:16 ga:14, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_STATUS(target) FA_REG(target,14U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TEST_ERR_CNT  t_sz:16 ga:16, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TEST_ERR_CNT(target) FA_REG(target,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT(x) (x)


/* PCS_10GBASE_R_TX_ERRBLK_CNT  t_sz:16 ga:16, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_ERRBLK_CNT(target) FA_REG(target,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT(x) (x)


/* PCS_10GBASE_R_TX_CHARERR_CNT  t_sz:16 ga:16, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_CHARERR_CNT(target) FA_REG(target,16U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT(x) (x)


/* PCS_10GBASE_R_RX_BER_CNT  t_sz:16 ga:16, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_BER_CNT(target) FA_REG(target,16U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCS_10GBASE_R_RX_ERRBLK_CNT  t_sz:16 ga:16, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_ERRBLK_CNT(target) FA_REG(target,16U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT(x) (x)


/* PCS_10GBASE_R_RX_CHARERR_CNT  t_sz:16 ga:16, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_CHARERR_CNT(target) FA_REG(target,16U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT(x) (x)


/* PCS_10GBASE_R_RX_OSET_FIFO_STAT  t_sz:16 ga:16, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_OSET_FIFO_STAT(target) FA_REG(target,16U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS_10GBASE_R_RX_OSET_FIFO_DATA  t_sz:16 ga:16, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_OSET_FIFO_DATA(target) FA_REG(target,16U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* PCS_10GBASE_R_RX_FSET_FIFO_STAT  t_sz:16 ga:16, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_FSET_FIFO_STAT(target) FA_REG(target,16U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS_10GBASE_R_RX_FSET_FIFO_DATA  t_sz:16 ga:16, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_FSET_FIFO_DATA(target) FA_REG(target,16U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* PCS_10GBASE_R_KR_FEC_CFG  t_sz:16 ga:26, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CFG(target) FA_REG(target,26U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION    VTSS_BIT(16U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA    VTSS_BIT(2U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD  t_sz:16 ga:27, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD(target) FA_REG(target,27U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD(x) (x)
#define VTSS_M_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD(x) (x)


/* PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD  t_sz:16 ga:27, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD(target) FA_REG(target,27U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD(x) (x)
#define VTSS_M_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD(x) (x)


/* PCS_10GBASE_R_KR_FEC_CORRECTED  t_sz:16 ga:29, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CORRECTED(target) FA_REG(target,29U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS(x) (x)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS(x) (x)


/* PCS_10GBASE_R_KR_FEC_UNCORRECTED  t_sz:16 ga:29, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_UNCORRECTED(target) FA_REG(target,29U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS(x) (x)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS(x) (x)


/* PCS_10GBASE_R_KR_FEC_STICKY  t_sz:16 ga:31, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STICKY(target) FA_REG(target,31U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_STICKY_MASK  t_sz:16 ga:31, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STICKY_MASK(target) FA_REG(target,31U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_STATUS  t_sz:16 ga:31, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STATUS(target) FA_REG(target,31U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS    VTSS_BIT(1U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_CAPABILITY  t_sz:16 ga:34, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CAPABILITY(target) FA_REG(target,34U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_ONE_US_TIMER_REG  t_sz:16 ga:35, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_ONE_US_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TS_TIMER_REG  t_sz:16 ga:35, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TS_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TQ_TIMER_REG  t_sz:16 ga:35, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TQ_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TW_TIMER_REG  t_sz:16 ga:35, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TW_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_RX_TQ_TIMER_REG  t_sz:16 ga:35, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_TQ_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_RX_TW_TIMER_REG  t_sz:16 ga:35, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_TW_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_RX_WF_TIMER_REG  t_sz:16 ga:35, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_WF_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_WAKE_ERR_CNT  t_sz:16 ga:42, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_WAKE_ERR_CNT(target) FA_REG(target,42U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS_10GBASE_R_EEE_STATUS  t_sz:16 ga:42, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_EEE_STATUS(target) FA_REG(target,42U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION    VTSS_BIT(9U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

/* PCS_10GBASE_R_EEE_INTR_MASK  t_sz:16 ga:42, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_EEE_INTR_MASK(target) FA_REG(target,42U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PORT_CONF_DEV10G_MODES  t_sz:1 ga:0, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_PORT_CONF_DEV10G_MODES FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_MODE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PORT_CONF_QSGMII_ENA  t_sz:1 ga:0, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_PORT_CONF_QSGMII_ENA FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PORT_CONF_USXGMII_ENA  t_sz:1 ga:0, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_PORT_CONF_USXGMII_ENA FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PORT_CONF_QSGMII_CFG  t_sz:1 ga:5, gw:2, ra:0, gc:8, rc:1  */
#define VTSS_PORT_CONF_QSGMII_CFG(gi) FA_REG(VTSS_TO_PORT_CONF,5U,gi,2U,0U,0U,8U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_FLIP_LANES(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_FLIP_LANES    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_FLIP_LANES(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_SHYST_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_SHYST_DIS    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_SHYST_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_E_DET_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_E_DET_ENA    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_E_DET_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_USE_I1_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_USE_I1_ENA    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_USE_I1_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PORT_CONF_QSGMII_STAT  t_sz:1 ga:5, gw:2, ra:1, gc:8, rc:1  */
#define VTSS_PORT_CONF_QSGMII_STAT(gi) FA_REG(VTSS_TO_PORT_CONF,5U,gi,2U,0U,1U,8U,1U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_DELAY_VAR    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_SYNC_STAT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_SYNC_STAT    VTSS_BIT(16U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_SYNC_STAT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* PORT_CONF_USXGMII_CFG  t_sz:1 ga:21, gw:3, ra:0, gc:16, rc:1  */
#define VTSS_PORT_CONF_USXGMII_CFG(gi) FA_REG(VTSS_TO_PORT_CONF,21U,gi,3U,0U,0U,16U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_FLIP_PORT_03(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_FLIP_PORT_03    VTSS_BIT(27U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_FLIP_PORT_03(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_FLIP_PORT_12(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_FLIP_PORT_12    VTSS_BIT(26U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_FLIP_PORT_12(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA    VTSS_BIT(25U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA    VTSS_BIT(24U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_SH_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_SH_CNT_MAX    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_SH_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_TX_ENA(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_TX_ENA      VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_TX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_RX_ENA(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_RX_ENA      VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_RX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_NUM_PORTS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_NUM_PORTS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_NUM_PORTS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PORT_CONF_USXGMII_AM_CFG  t_sz:1 ga:21, gw:3, ra:1, gc:16, rc:1  */
#define VTSS_PORT_CONF_USXGMII_AM_CFG(gi) FA_REG(VTSS_TO_PORT_CONF,21U,gi,3U,0U,1U,16U,1U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PORT_CONF_USXGMII_LFRF_SEQ  t_sz:1 ga:21, gw:3, ra:2, gc:16, rc:1  */
#define VTSS_PORT_CONF_USXGMII_LFRF_SEQ(gi) FA_REG(VTSS_TO_PORT_CONF,21U,gi,3U,0U,2U,16U,1U)

#define VTSS_F_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PORT_CONF_USXGMII_RX_STATUS  t_sz:1 ga:69, gw:2, ra:0, gc:16, rc:1  */
#define VTSS_PORT_CONF_USXGMII_RX_STATUS(gi) FA_REG(VTSS_TO_PORT_CONF,69U,gi,2U,0U,0U,16U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_USXGMII_RX_ERR_STATUS  t_sz:1 ga:69, gw:2, ra:1, gc:16, rc:1  */
#define VTSS_PORT_CONF_USXGMII_RX_ERR_STATUS(gi) FA_REG(VTSS_TO_PORT_CONF,69U,gi,2U,0U,1U,16U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_SWITCH_PORT_MODE  t_sz:1 ga:0, gw:85, ra:0, gc:1, rc:37  */
#define VTSS_QFWD_SWITCH_PORT_MODE(ri) FA_REG(VTSS_TO_QFWD,0U,0U,0U,ri,0U,1U,37U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_PORT_ENA    VTSS_BIT(19U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_FWD_URGENCY(x) VTSS_ENCODE_BITFIELD(x,10U,9U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_FWD_URGENCY    VTSS_ENCODE_BITMASK(10U,9U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_FWD_URGENCY(x) VTSS_EXTRACT_BITFIELD(x,10U,9U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_YEL_RSRVD(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_YEL_RSRVD    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_YEL_RSRVD(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE    VTSS_BIT(5U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING    VTSS_BIT(4U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING    VTSS_BIT(3U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE    VTSS_BIT(2U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS    VTSS_BIT(1U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE    VTSS_BIT(0U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_FWD_CTRL  t_sz:1 ga:0, gw:85, ra:70, gc:1, rc:1  */
#define VTSS_QFWD_FWD_CTRL        FA_REG(VTSS_TO_QFWD,0U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE    VTSS_BIT(1U)
#define VTSS_X_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QFWD_FWD_CTRL_FWD_ONECYC_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QFWD_FWD_CTRL_FWD_ONECYC_ENA      VTSS_BIT(0U)
#define VTSS_X_QFWD_FWD_CTRL_FWD_ONECYC_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_FRAME_COPY_CFG  t_sz:1 ga:0, gw:85, ra:71, gc:1, rc:12  */
#define VTSS_QFWD_FRAME_COPY_CFG(ri) FA_REG(VTSS_TO_QFWD,0U,0U,0U,ri,71U,1U,12U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,6U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL    VTSS_ENCODE_BITMASK(6U,6U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,6U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA    VTSS_BIT(2U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QFWD_FWD_PRESS_DROP_CNT  t_sz:1 ga:0, gw:85, ra:83, gc:1, rc:1  */
#define VTSS_QFWD_FWD_PRESS_DROP_CNT FA_REG(VTSS_TO_QFWD,0U,0U,0U,0U,83U,1U,1U)

#define VTSS_F_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT(x) (x)
#define VTSS_M_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT    0xffffffffU
#define VTSS_X_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT(x) (x)


/* QFWD_AFWD_PRESS_DROP_CNT  t_sz:1 ga:0, gw:85, ra:84, gc:1, rc:1  */
#define VTSS_QFWD_AFWD_PRESS_DROP_CNT FA_REG(VTSS_TO_QFWD,0U,0U,0U,0U,84U,1U,1U)

#define VTSS_F_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT(x) (x)
#define VTSS_M_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT    0xffffffffU
#define VTSS_X_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT(x) (x)


/* QRES_WRED_PROFILE  t_sz:1 ga:20480, gw:1, ra:0, gc:72, rc:1  */
#define VTSS_QRES_WRED_PROFILE(gi) FA_REG(VTSS_TO_QRES,20480U,gi,1U,0U,0U,72U,1U)

#define VTSS_F_QRES_WRED_PROFILE_WM_RED_LOW(x)   VTSS_ENCODE_BITFIELD(x,11U,11U)
#define VTSS_M_QRES_WRED_PROFILE_WM_RED_LOW      VTSS_ENCODE_BITMASK(11U,11U)
#define VTSS_X_QRES_WRED_PROFILE_WM_RED_LOW(x)   VTSS_EXTRACT_BITFIELD(x,11U,11U)

#define VTSS_F_QRES_WRED_PROFILE_WM_RED_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QRES_WRED_PROFILE_WM_RED_HIGH     VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QRES_WRED_PROFILE_WM_RED_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QRES_WRED_GROUP  t_sz:1 ga:20552, gw:72, ra:0, gc:1, rc:37  */
#define VTSS_QRES_WRED_GROUP(ri)  FA_REG(VTSS_TO_QRES,20552U,0U,0U,ri,0U,1U,37U)

#define VTSS_F_QRES_WRED_GROUP_WRED_GROUP(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QRES_WRED_GROUP_WRED_GROUP        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QRES_WRED_GROUP_WRED_GROUP(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QRES_RES_QOS_MODE  t_sz:1 ga:20552, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_QRES_RES_QOS_MODE    FA_REG(VTSS_TO_QRES,20552U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QRES_RES_QOS_MODE_RES_QOS_RSRVD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QRES_RES_QOS_MODE_RES_QOS_RSRVD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QRES_RES_QOS_MODE_RES_QOS_RSRVD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QRES_RES_DLB_OFFSET  t_sz:1 ga:20552, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_QRES_RES_DLB_OFFSET  FA_REG(VTSS_TO_QRES,20552U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* QRES_RES_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:5120, rc:1  */
#define VTSS_QRES_RES_CFG(gi)     FA_REG(VTSS_TO_QRES,0U,gi,4U,0U,0U,5120U,1U)

#define VTSS_F_QRES_RES_CFG_WM_HIGH(x)           VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QRES_RES_CFG_WM_HIGH              VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QRES_RES_CFG_WM_HIGH(x)           VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QRES_RES_STAT  t_sz:1 ga:0, gw:4, ra:1, gc:5120, rc:1  */
#define VTSS_QRES_RES_STAT(gi)    FA_REG(VTSS_TO_QRES,0U,gi,4U,0U,1U,5120U,1U)

#define VTSS_F_QRES_RES_STAT_MAXUSE(x)           VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QRES_RES_STAT_MAXUSE              VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QRES_RES_STAT_MAXUSE(x)           VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QRES_RES_STAT_CUR  t_sz:1 ga:0, gw:4, ra:2, gc:5120, rc:1  */
#define VTSS_QRES_RES_STAT_CUR(gi) FA_REG(VTSS_TO_QRES,0U,gi,4U,0U,2U,5120U,1U)

#define VTSS_F_QRES_RES_STAT_CUR_INUSE(x)        VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QRES_RES_STAT_CUR_INUSE           VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QRES_RES_STAT_CUR_INUSE(x)        VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QSYS_EEE_CFG  t_sz:1 ga:0, gw:135, ra:0, gc:1, rc:32  */
#define VTSS_QSYS_EEE_CFG(ri)     FA_REG(VTSS_TO_QSYS,0U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_QSYS_EEE_CFG_EEE_FAST_QUEUES(x)   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_EEE_CFG_EEE_FAST_QUEUES      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_EEE_CFG_EEE_FAST_QUEUES(x)   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_EEE_THRES  t_sz:1 ga:0, gw:135, ra:65, gc:1, rc:1  */
#define VTSS_QSYS_EEE_THRES       FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_QSYS_EEE_THRES_EEE_HIGH_BYTES(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_QSYS_EEE_THRES_EEE_HIGH_BYTES     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_QSYS_EEE_THRES_EEE_HIGH_BYTES(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_EEE_THRES_EEE_HIGH_FRAMES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_FRM_AGING  t_sz:1 ga:0, gw:135, ra:66, gc:1, rc:1  */
#define VTSS_QSYS_FRM_AGING       FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_QSYS_FRM_AGING_MAX_AGE(x)         VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QSYS_FRM_AGING_MAX_AGE            VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QSYS_FRM_AGING_MAX_AGE(x)         VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QSYS_DP_MAP  t_sz:1 ga:0, gw:135, ra:67, gc:1, rc:1  */
#define VTSS_QSYS_DP_MAP          FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_QSYS_DP_MAP_DP(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_QSYS_DP_MAP_DP                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_QSYS_DP_MAP_DP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* QSYS_STAT_CFG  t_sz:1 ga:0, gw:135, ra:68, gc:1, rc:1  */
#define VTSS_QSYS_STAT_CFG        FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS    VTSS_BIT(0U)
#define VTSS_X_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_IQUEUE_CFG  t_sz:1 ga:0, gw:135, ra:69, gc:1, rc:32  */
#define VTSS_QSYS_IQUEUE_CFG(ri)  FA_REG(VTSS_TO_QSYS,0U,0U,0U,ri,69U,1U,32U)

#define VTSS_F_QSYS_IQUEUE_CFG_CT_ENA(x)         VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_IQUEUE_CFG_CT_ENA            VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_IQUEUE_CFG_CT_ENA(x)         VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_DBG_UTIL  t_sz:1 ga:0, gw:135, ra:134, gc:1, rc:1  */
#define VTSS_QSYS_DBG_UTIL        FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,134U,1U,1U)

#define VTSS_F_QSYS_DBG_UTIL_DST_BY_MACADDR(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_DBG_UTIL_DST_BY_MACADDR      VTSS_BIT(1U)
#define VTSS_X_QSYS_DBG_UTIL_DST_BY_MACADDR(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_DBG_UTIL_REWCMD_BY_MACADDR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_DBG_UTIL_REWCMD_BY_MACADDR    VTSS_BIT(0U)
#define VTSS_X_QSYS_DBG_UTIL_REWCMD_BY_MACADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_EVENTS_CORE  t_sz:1 ga:135, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_EVENTS_CORE     FA_REG(VTSS_TO_QSYS,135U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_EVENTS_CORE_EV_FWR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSYS_EVENTS_CORE_EV_FWR           VTSS_BIT(3U)
#define VTSS_X_QSYS_EVENTS_CORE_EV_FWR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSYS_EVENTS_CORE_EV_FDC(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_QSYS_EVENTS_CORE_EV_FDC           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_QSYS_EVENTS_CORE_EV_FDC(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* QSYS_PAUSE_CFG  t_sz:1 ga:136, gw:249, ra:0, gc:1, rc:37  */
#define VTSS_QSYS_PAUSE_CFG(ri)   FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,0U,1U,37U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_START(x)     VTSS_ENCODE_BITFIELD(x,14U,12U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_START        VTSS_ENCODE_BITMASK(14U,12U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_START(x)     VTSS_EXTRACT_BITFIELD(x,14U,12U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_STOP(x)      VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_STOP         VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_STOP(x)      VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_ENA(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_ENA          VTSS_BIT(1U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_ENA(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA    VTSS_BIT(0U)
#define VTSS_X_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_PAUSE_TOT_CFG  t_sz:1 ga:136, gw:249, ra:70, gc:1, rc:1  */
#define VTSS_QSYS_PAUSE_TOT_CFG   FA_REG(VTSS_TO_QSYS,136U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START(x) VTSS_ENCODE_BITFIELD(x,12U,12U)
#define VTSS_M_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START    VTSS_ENCODE_BITMASK(12U,12U)
#define VTSS_X_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START(x) VTSS_EXTRACT_BITFIELD(x,12U,12U)

#define VTSS_F_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QSYS_ATOP  t_sz:1 ga:136, gw:249, ra:71, gc:1, rc:37  */
#define VTSS_QSYS_ATOP(ri)        FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,71U,1U,37U)

#define VTSS_F_QSYS_ATOP_ATOP(x)                 VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSYS_ATOP_ATOP                    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSYS_ATOP_ATOP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QSYS_FWD_PRESSURE  t_sz:1 ga:136, gw:249, ra:141, gc:1, rc:37  */
#define VTSS_QSYS_FWD_PRESSURE(ri) FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,141U,1U,37U)

#define VTSS_F_QSYS_FWD_PRESSURE_FWD_PRESSURE(x) VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_QSYS_FWD_PRESSURE_FWD_PRESSURE    VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_QSYS_FWD_PRESSURE_FWD_PRESSURE(x) VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS    VTSS_BIT(0U)
#define VTSS_X_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_ATOP_TOT_CFG  t_sz:1 ga:136, gw:249, ra:211, gc:1, rc:1  */
#define VTSS_QSYS_ATOP_TOT_CFG    FA_REG(VTSS_TO_QSYS,136U,0U,0U,0U,211U,1U,1U)

#define VTSS_F_QSYS_ATOP_TOT_CFG_ATOP_TOT(x)     VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSYS_ATOP_TOT_CFG_ATOP_TOT        VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSYS_ATOP_TOT_CFG_ATOP_TOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QSYS_PFC_CFG  t_sz:1 ga:136, gw:249, ra:212, gc:1, rc:37  */
#define VTSS_QSYS_PFC_CFG(ri)     FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,212U,1U,37U)

#define VTSS_F_QSYS_PFC_CFG_TX_PFC_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_QSYS_PFC_CFG_TX_PFC_ENA           VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_QSYS_PFC_CFG_TX_PFC_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_QSYS_PFC_CFG_TX_PFC_MODE(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_PFC_CFG_TX_PFC_MODE          VTSS_BIT(0U)
#define VTSS_X_QSYS_PFC_CFG_TX_PFC_MODE(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_MMGT_PORT_VIEW  t_sz:1 ga:385, gw:12, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_PORT_VIEW  FA_REG(VTSS_TO_QSYS,385U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* QSYS_MMGT_PORT_USE  t_sz:1 ga:385, gw:12, ra:1, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_PORT_USE   FA_REG(VTSS_TO_QSYS,385U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_QSYS_MMGT_PORT_USE_MMGT_PORT_USE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_QSYS_MMGT_PORT_USE_MMGT_PORT_USE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_QSYS_MMGT_PORT_USE_MMGT_PORT_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* QSYS_MMGT_PRIO_USE  t_sz:1 ga:385, gw:12, ra:2, gc:1, rc:8  */
#define VTSS_QSYS_MMGT_PRIO_USE(ri) FA_REG(VTSS_TO_QSYS,385U,0U,0U,ri,2U,1U,8U)

#define VTSS_F_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* QSYS_MMGT_IQ_STAT  t_sz:1 ga:385, gw:12, ra:10, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_IQ_STAT    FA_REG(VTSS_TO_QSYS,385U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QSYS_MMGT_TAILDROP_CNT  t_sz:1 ga:385, gw:12, ra:11, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_TAILDROP_CNT FA_REG(VTSS_TO_QSYS,385U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSYS_SOFDATA_STAT_SHR  t_sz:1 ga:397, gw:146, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_SOFDATA_STAT_SHR FA_REG(VTSS_TO_QSYS,397U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* QSYS_SOFDATA_STAT  t_sz:1 ga:397, gw:146, ra:1, gc:1, rc:37  */
#define VTSS_QSYS_SOFDATA_STAT(ri) FA_REG(VTSS_TO_QSYS,397U,0U,0U,ri,1U,1U,37U)

#define VTSS_F_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* QSYS_SOFDATA_CFG  t_sz:1 ga:397, gw:146, ra:71, gc:1, rc:37  */
#define VTSS_QSYS_SOFDATA_CFG(ri) FA_REG(VTSS_TO_QSYS,397U,0U,0U,ri,71U,1U,37U)

#define VTSS_F_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QSYS_SOFDATA_WM_VAL  t_sz:1 ga:397, gw:146, ra:141, gc:1, rc:5  */
#define VTSS_QSYS_SOFDATA_WM_VAL(ri) FA_REG(VTSS_TO_QSYS,397U,0U,0U,ri,141U,1U,5U)

#define VTSS_F_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* QSYS_CAL_AUTO  t_sz:1 ga:543, gw:10, ra:0, gc:1, rc:4  */
#define VTSS_QSYS_CAL_AUTO(ri)    FA_REG(VTSS_TO_QSYS,543U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_QSYS_CAL_AUTO_CAL_AUTO(x)         VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_QSYS_CAL_AUTO_CAL_AUTO            VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_QSYS_CAL_AUTO_CAL_AUTO(x)         VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* QSYS_CAL_SEQ  t_sz:1 ga:543, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_QSYS_CAL_SEQ         FA_REG(VTSS_TO_QSYS,543U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_LEN(x)       VTSS_ENCODE_BITFIELD(x,15U,9U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_LEN          VTSS_ENCODE_BITMASK(15U,9U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_LEN(x)       VTSS_EXTRACT_BITFIELD(x,15U,9U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL(x)   VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL      VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL(x)   VTSS_ENCODE_BITFIELD(x,1U,6U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL      VTSS_ENCODE_BITMASK(1U,6U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,1U,6U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA      VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CAL_SEQ_SEL_CFG  t_sz:1 ga:543, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_QSYS_CAL_SEQ_SEL_CFG FA_REG(VTSS_TO_QSYS,543U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST(x) VTSS_ENCODE_BITFIELD(x,10U,9U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST    VTSS_ENCODE_BITMASK(10U,9U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST(x) VTSS_EXTRACT_BITFIELD(x,10U,9U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST(x) VTSS_ENCODE_BITFIELD(x,1U,9U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST    VTSS_ENCODE_BITMASK(1U,9U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST(x) VTSS_EXTRACT_BITFIELD(x,1U,9U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH    VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CAL_CTRL  t_sz:1 ga:543, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_QSYS_CAL_CTRL        FA_REG(VTSS_TO_QSYS,543U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_IDLE_RATE(x)    VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_IDLE_RATE       VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_IDLE_RATE(x)    VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_MODE(x)         VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_MODE            VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_MODE(x)         VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE(x) VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE    VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE(x) VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_AUTO_ERROR(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_AUTO_ERROR      VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_AUTO_ERROR(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_RAM_INIT  t_sz:1 ga:553, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_RAM_INIT        FA_REG(VTSS_TO_QSYS,553U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_RAM_INIT_RAM_TEST_OPT(x)     VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_QSYS_RAM_INIT_RAM_TEST_OPT        VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_QSYS_RAM_INIT_RAM_TEST_OPT(x)     VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_QSYS_RAM_INIT_RAM_INIT(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_RAM_INIT_RAM_INIT            VTSS_BIT(1U)
#define VTSS_X_QSYS_RAM_INIT_RAM_INIT(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_RAM_INIT_RAM_CFG_HOOK        VTSS_BIT(0U)
#define VTSS_X_QSYS_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CM_ADDR  t_sz:1 ga:554, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_CM_ADDR         FA_REG(VTSS_TO_QSYS,554U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_CM_ADDR_CM_ADDR(x)           (x)
#define VTSS_M_QSYS_CM_ADDR_CM_ADDR              0xffffffffU
#define VTSS_X_QSYS_CM_ADDR_CM_ADDR(x)           (x)


/* QSYS_CM_DATA_WR  t_sz:1 ga:554, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_QSYS_CM_DATA_WR      FA_REG(VTSS_TO_QSYS,554U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_QSYS_CM_DATA_WR_CM_DATA_WR(x)     (x)
#define VTSS_M_QSYS_CM_DATA_WR_CM_DATA_WR        0xffffffffU
#define VTSS_X_QSYS_CM_DATA_WR_CM_DATA_WR(x)     (x)


/* QSYS_CM_DATA_RD  t_sz:1 ga:554, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_QSYS_CM_DATA_RD      FA_REG(VTSS_TO_QSYS,554U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_QSYS_CM_DATA_RD_CM_DATA_RD(x)     (x)
#define VTSS_M_QSYS_CM_DATA_RD_CM_DATA_RD        0xffffffffU
#define VTSS_X_QSYS_CM_DATA_RD_CM_DATA_RD(x)     (x)


/* QSYS_CM_OP  t_sz:1 ga:554, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_QSYS_CM_OP           FA_REG(VTSS_TO_QSYS,554U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_QSYS_CM_OP_CM_OP(x)               VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QSYS_CM_OP_CM_OP                  VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QSYS_CM_OP_CM_OP(x)               VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_OWN_UPSID  t_sz:1 ga:19968, gw:308, ra:0, gc:1, rc:1  */
#define VTSS_REW_OWN_UPSID        FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_OWN_UPSID_OWN_UPSID(x)        VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_OWN_UPSID_OWN_UPSID           VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_OWN_UPSID_OWN_UPSID(x)        VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_COMMON_CTRL  t_sz:1 ga:19968, gw:308, ra:3, gc:1, rc:1  */
#define VTSS_REW_COMMON_CTRL      FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV    VTSS_BIT(4U)
#define VTSS_X_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT    VTSS_BIT(3U)
#define VTSS_X_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_COMMON_CTRL_FRM_CLR_PAD_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_COMMON_CTRL_FRM_CLR_PAD_ENA    VTSS_BIT(2U)
#define VTSS_X_REW_COMMON_CTRL_FRM_CLR_PAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_COMMON_CTRL_RTAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_COMMON_CTRL_RTAG_TPID_ENA     VTSS_BIT(1U)
#define VTSS_X_REW_COMMON_CTRL_RTAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_COMMON_CTRL_ETAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_COMMON_CTRL_ETAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_REW_COMMON_CTRL_ETAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IFH_CTRL  t_sz:1 ga:19968, gw:308, ra:4, gc:1, rc:32  */
#define VTSS_REW_IFH_CTRL(ri)     FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,4U,1U,32U)

#define VTSS_F_REW_IFH_CTRL_KEEP_IFH_SEL(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_IFH_CTRL_KEEP_IFH_SEL         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_IFH_CTRL_KEEP_IFH_SEL(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_IFH_CTRL_CPUVD  t_sz:1 ga:19968, gw:308, ra:69, gc:1, rc:1  */
#define VTSS_REW_IFH_CTRL_CPUVD   FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* REW_PORT_CTRL  t_sz:1 ga:19968, gw:308, ra:70, gc:1, rc:37  */
#define VTSS_REW_PORT_CTRL(ri)    FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,70U,1U,37U)

#define VTSS_F_REW_PORT_CTRL_ES0_LPORT_NUM(x)    VTSS_ENCODE_BITFIELD(x,25U,6U)
#define VTSS_M_REW_PORT_CTRL_ES0_LPORT_NUM       VTSS_ENCODE_BITMASK(25U,6U)
#define VTSS_X_REW_PORT_CTRL_ES0_LPORT_NUM(x)    VTSS_EXTRACT_BITFIELD(x,25U,6U)

#define VTSS_F_REW_PORT_CTRL_PORT_STAT_INNER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_REW_PORT_CTRL_PORT_STAT_INNER_ENA    VTSS_BIT(24U)
#define VTSS_X_REW_PORT_CTRL_PORT_STAT_INNER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(15U)
#define VTSS_X_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,10U,5U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(10U,5U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,10U,5U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI    VTSS_BIT(6U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_PORT_CTRL_OFH_MODE(x)         VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_REW_PORT_CTRL_OFH_MODE            VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_REW_PORT_CTRL_OFH_MODE(x)         VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED    VTSS_BIT(3U)
#define VTSS_X_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_PAD_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_PAD_ENA       VTSS_BIT(2U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_PAD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_HDR_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_HDR_ENA       VTSS_BIT(1U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_HDR_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL    VTSS_BIT(0U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_RTAG_ETAG_CTRL  t_sz:1 ga:19968, gw:308, ra:140, gc:1, rc:37  */
#define VTSS_REW_RTAG_ETAG_CTRL(ri) FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,140U,1U,37U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_RB_ADD_HSR_TC0_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_RB_ADD_HSR_TC0_ENA    VTSS_BIT(11U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_RB_ADD_HSR_TC0_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_RB_ENA(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_RB_ENA         VTSS_BIT(10U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_RB_ENA(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_IPE_TBL(x)     VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_IPE_TBL        VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_IPE_TBL(x)     VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_KEEP_ETAG(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_KEEP_ETAG      VTSS_BIT(0U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_KEEP_ETAG(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_TPID_CFG  t_sz:1 ga:19968, gw:308, ra:210, gc:1, rc:3  */
#define VTSS_REW_TPID_CFG(ri)     FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,210U,1U,3U)

#define VTSS_F_REW_TPID_CFG_TPID_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_TPID_CFG_TPID_VAL             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_TPID_CFG_TPID_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_ES0_CTRL  t_sz:1 ga:19968, gw:308, ra:213, gc:1, rc:1  */
#define VTSS_REW_ES0_CTRL         FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,213U,1U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_BY_RT_FWD(x)     VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_BY_RT_FWD        VTSS_BIT(5U)
#define VTSS_X_REW_ES0_CTRL_ES0_BY_RT_FWD(x)     VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_BY_RLEG(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_BY_RLEG          VTSS_BIT(4U)
#define VTSS_X_REW_ES0_CTRL_ES0_BY_RLEG(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_DPORT_ENA(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_DPORT_ENA        VTSS_BIT(3U)
#define VTSS_X_REW_ES0_CTRL_ES0_DPORT_ENA(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_FRM_LBK_CFG(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_FRM_LBK_CFG      VTSS_BIT(2U)
#define VTSS_X_REW_ES0_CTRL_ES0_FRM_LBK_CFG(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA    VTSS_BIT(1U)
#define VTSS_X_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_LU_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_LU_ENA           VTSS_BIT(0U)
#define VTSS_X_REW_ES0_CTRL_ES0_LU_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MIP_CTRL  t_sz:1 ga:19968, gw:308, ra:214, gc:1, rc:1  */
#define VTSS_REW_MIP_CTRL         FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,214U,1U,1U)

#define VTSS_F_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT    VTSS_BIT(4U)
#define VTSS_X_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* REW_MIRROR_PROBE_CFG  t_sz:1 ga:19968, gw:308, ra:215, gc:1, rc:3  */
#define VTSS_REW_MIRROR_PROBE_CFG(ri) FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,215U,1U,3U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT(x) VTSS_ENCODE_BITFIELD(x,12U,6U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT    VTSS_ENCODE_BITMASK(12U,6U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT(x) VTSS_EXTRACT_BITFIELD(x,12U,6U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID(x) VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID    VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID(x) VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_MIRROR_TAG_A_CFG  t_sz:1 ga:19968, gw:308, ra:218, gc:1, rc:3  */
#define VTSS_REW_MIRROR_TAG_A_CFG(ri) FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,218U,1U,3U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL    VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL    VTSS_BIT(4U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL    VTSS_BIT(3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MIRROR_TAG_B_CFG  t_sz:1 ga:19968, gw:308, ra:221, gc:1, rc:3  */
#define VTSS_REW_MIRROR_TAG_B_CFG(ri) FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,221U,1U,3U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL    VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL    VTSS_BIT(4U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL    VTSS_BIT(3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DP_MAP  t_sz:1 ga:19968, gw:308, ra:224, gc:1, rc:1  */
#define VTSS_REW_DP_MAP           FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_REW_DP_MAP_DP(x)                  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_REW_DP_MAP_DP                     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_REW_DP_MAP_DP(x)                  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* REW_DSCP_REMAP  t_sz:1 ga:19968, gw:308, ra:225, gc:1, rc:64  */
#define VTSS_REW_DSCP_REMAP(ri)   FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,225U,1U,64U)

#define VTSS_F_REW_DSCP_REMAP_DSCP_REMAP(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_REW_DSCP_REMAP_DSCP_REMAP         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_REW_DSCP_REMAP_DSCP_REMAP(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* REW_RLEG_CFG_0  t_sz:1 ga:19968, gw:308, ra:289, gc:1, rc:1  */
#define VTSS_REW_RLEG_CFG_0       FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,289U,1U,1U)

#define VTSS_F_REW_RLEG_CFG_0_RLEG_MAC_LSB(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_REW_RLEG_CFG_0_RLEG_MAC_LSB       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_REW_RLEG_CFG_0_RLEG_MAC_LSB(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* REW_RLEG_CFG_1  t_sz:1 ga:19968, gw:308, ra:290, gc:1, rc:1  */
#define VTSS_REW_RLEG_CFG_1       FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,290U,1U,1U)

#define VTSS_F_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_REW_RLEG_CFG_1_RLEG_MAC_MSB(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_REW_RLEG_CFG_1_RLEG_MAC_MSB       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_REW_RLEG_CFG_1_RLEG_MAC_MSB(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* REW_CNT_CTRL  t_sz:1 ga:19968, gw:308, ra:291, gc:1, rc:1  */
#define VTSS_REW_CNT_CTRL         FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,291U,1U,1U)

#define VTSS_F_REW_CNT_CTRL_EVENT_CNT_PORT(x)    VTSS_ENCODE_BITFIELD(x,5U,6U)
#define VTSS_M_REW_CNT_CTRL_EVENT_CNT_PORT       VTSS_ENCODE_BITMASK(5U,6U)
#define VTSS_X_REW_CNT_CTRL_EVENT_CNT_PORT(x)    VTSS_EXTRACT_BITFIELD(x,5U,6U)

#define VTSS_F_REW_CNT_CTRL_EVENT_CNT_ALL(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_CNT_CTRL_EVENT_CNT_ALL        VTSS_BIT(4U)
#define VTSS_X_REW_CNT_CTRL_EVENT_CNT_ALL(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS    VTSS_BIT(3U)
#define VTSS_X_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA    VTSS_BIT(2U)
#define VTSS_X_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_CNT_CTRL_STAT_MODE(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_CNT_CTRL_STAT_MODE            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_CNT_CTRL_STAT_MODE(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_STICKY_EVENT_COUNT  t_sz:1 ga:19968, gw:308, ra:292, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT_COUNT FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,292U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER(x) (x)
#define VTSS_M_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER    0xffffffffU
#define VTSS_X_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER(x) (x)


/* REW_STICKY_EVENT_CNT_MASK_CFG  t_sz:1 ga:19968, gw:308, ra:293, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT_CNT_MASK_CFG FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,293U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_STICKY_EVENT  t_sz:1 ga:19968, gw:308, ra:294, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT     FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,294U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY    VTSS_BIT(16U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY    VTSS_BIT(15U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY    VTSS_BIT(14U)
#define VTSS_X_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY    VTSS_BIT(13U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY    VTSS_BIT(12U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP6_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP6_MC_STICKY    VTSS_BIT(11U)
#define VTSS_X_REW_STICKY_EVENT_IP6_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP4_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP4_MC_STICKY    VTSS_BIT(10U)
#define VTSS_X_REW_STICKY_EVENT_IP4_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP6_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP6_UC_STICKY    VTSS_BIT(9U)
#define VTSS_X_REW_STICKY_EVENT_IP6_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP4_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP4_UC_STICKY    VTSS_BIT(8U)
#define VTSS_X_REW_STICKY_EVENT_IP4_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_STICKY_EVENT_DSCP_REMAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_STICKY_EVENT_DSCP_REMAP_STICKY    VTSS_BIT(7U)
#define VTSS_X_REW_STICKY_EVENT_DSCP_REMAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_STICKY_EVENT_DSCP_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_STICKY_EVENT_DSCP_REPLACE_STICKY    VTSS_BIT(6U)
#define VTSS_X_REW_STICKY_EVENT_DSCP_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY    VTSS_BIT(5U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY    VTSS_BIT(4U)
#define VTSS_X_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY    VTSS_BIT(3U)
#define VTSS_X_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_TAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_UNTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_UNTAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_UNTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY    VTSS_BIT(0U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_GCPU_CFG  t_sz:1 ga:19968, gw:308, ra:295, gc:1, rc:8  */
#define VTSS_REW_GCPU_CFG(ri)     FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,295U,1U,8U)

#define VTSS_F_REW_GCPU_CFG_GCPU_KEEP_IFH(x)     VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_REW_GCPU_CFG_GCPU_KEEP_IFH        VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_REW_GCPU_CFG_GCPU_KEEP_IFH(x)     VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_REW_GCPU_CFG_GCPU_DO_NOT_REW(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_REW_GCPU_CFG_GCPU_DO_NOT_REW      VTSS_BIT(19U)
#define VTSS_X_REW_GCPU_CFG_GCPU_DO_NOT_REW(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_REW_GCPU_CFG_GCPU_TAG_SEL(x)      VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_REW_GCPU_CFG_GCPU_TAG_SEL         VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_REW_GCPU_CFG_GCPU_TAG_SEL(x)      VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_REW_GCPU_CFG_GCPU_FWD_MODE(x)     VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_GCPU_CFG_GCPU_FWD_MODE        VTSS_BIT(16U)
#define VTSS_X_REW_GCPU_CFG_GCPU_FWD_MODE(x)     VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_GCPU_CFG_GCPU_UPSPN(x)        VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_REW_GCPU_CFG_GCPU_UPSPN           VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_REW_GCPU_CFG_GCPU_UPSPN(x)        VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_REW_GCPU_CFG_GCPU_UPSID(x)        VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_GCPU_CFG_GCPU_UPSID           VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_GCPU_CFG_GCPU_UPSID(x)        VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_VSTAX_PORT_GRP_CFG  t_sz:1 ga:19968, gw:308, ra:303, gc:1, rc:2  */
#define VTSS_REW_VSTAX_PORT_GRP_CFG(ri) FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,303U,1U,2U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL(x) VTSS_ENCODE_BITFIELD(x,4U,5U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL    VTSS_ENCODE_BITMASK(4U,5U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL(x) VTSS_EXTRACT_BITFIELD(x,4U,5U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA    VTSS_BIT(1U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE    VTSS_BIT(0U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_GCPU_TAG_CFG  t_sz:1 ga:19968, gw:308, ra:305, gc:1, rc:2  */
#define VTSS_REW_GCPU_TAG_CFG(ri) FA_REG(VTSS_TO_REW,19968U,0U,0U,ri,305U,1U,2U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_TPID_SEL(x)  VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_TPID_SEL     VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_TPID_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_VID_VAL(x)   VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_VID_VAL      VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_VID_VAL(x)   VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_DEI_VAL(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_DEI_VAL      VTSS_BIT(4U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_DEI_VAL(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_PCP_SEL(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_PCP_SEL      VTSS_BIT(3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_PCP_SEL(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_PCP_VAL(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_PCP_VAL      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_PCP_VAL(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MIP_STICKY_EVENT  t_sz:1 ga:19968, gw:308, ra:307, gc:1, rc:1  */
#define VTSS_REW_MIP_STICKY_EVENT FA_REG(VTSS_TO_REW,19968U,0U,0U,0U,307U,1U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY    VTSS_BIT(6U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY    VTSS_BIT(5U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY    VTSS_BIT(4U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY    VTSS_BIT(3U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY    VTSS_BIT(2U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY    VTSS_BIT(1U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY    VTSS_BIT(0U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MAP_VAL_A  t_sz:1 ga:12288, gw:2, ra:0, gc:1024, rc:1  */
#define VTSS_REW_MAP_VAL_A(gi)    FA_REG(VTSS_TO_REW,12288U,gi,2U,0U,0U,1024U,1U)

#define VTSS_F_REW_MAP_VAL_A_OAM_COLOR(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MAP_VAL_A_OAM_COLOR           VTSS_BIT(16U)
#define VTSS_X_REW_MAP_VAL_A_OAM_COLOR(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MAP_VAL_A_OAM_COSID(x)        VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_MAP_VAL_A_OAM_COSID           VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_MAP_VAL_A_OAM_COSID(x)        VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_MAP_VAL_A_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_REW_MAP_VAL_A_TC_VAL              VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_REW_MAP_VAL_A_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_REW_MAP_VAL_A_DSCP_VAL(x)         VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_REW_MAP_VAL_A_DSCP_VAL            VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_REW_MAP_VAL_A_DSCP_VAL(x)         VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_REW_MAP_VAL_A_DEI_VAL(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MAP_VAL_A_DEI_VAL             VTSS_BIT(3U)
#define VTSS_X_REW_MAP_VAL_A_DEI_VAL(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MAP_VAL_A_PCP_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MAP_VAL_A_PCP_VAL             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MAP_VAL_A_PCP_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MAP_LBL_A  t_sz:1 ga:12288, gw:2, ra:1, gc:1024, rc:1  */
#define VTSS_REW_MAP_LBL_A(gi)    FA_REG(VTSS_TO_REW,12288U,gi,2U,0U,1U,1024U,1U)

#define VTSS_F_REW_MAP_LBL_A_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_REW_MAP_LBL_A_LABEL_VAL           VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_REW_MAP_LBL_A_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* REW_MAP_VAL_B  t_sz:1 ga:14336, gw:2, ra:0, gc:1024, rc:1  */
#define VTSS_REW_MAP_VAL_B(gi)    FA_REG(VTSS_TO_REW,14336U,gi,2U,0U,0U,1024U,1U)

#define VTSS_F_REW_MAP_VAL_B_OAM_COLOR(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MAP_VAL_B_OAM_COLOR           VTSS_BIT(16U)
#define VTSS_X_REW_MAP_VAL_B_OAM_COLOR(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MAP_VAL_B_OAM_COSID(x)        VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_MAP_VAL_B_OAM_COSID           VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_MAP_VAL_B_OAM_COSID(x)        VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_MAP_VAL_B_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_REW_MAP_VAL_B_TC_VAL              VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_REW_MAP_VAL_B_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_REW_MAP_VAL_B_DSCP_VAL(x)         VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_REW_MAP_VAL_B_DSCP_VAL            VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_REW_MAP_VAL_B_DSCP_VAL(x)         VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_REW_MAP_VAL_B_DEI_VAL(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MAP_VAL_B_DEI_VAL             VTSS_BIT(3U)
#define VTSS_X_REW_MAP_VAL_B_DEI_VAL(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MAP_VAL_B_PCP_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MAP_VAL_B_PCP_VAL             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MAP_VAL_B_PCP_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MAP_LBL_B  t_sz:1 ga:14336, gw:2, ra:1, gc:1024, rc:1  */
#define VTSS_REW_MAP_LBL_B(gi)    FA_REG(VTSS_TO_REW,14336U,gi,2U,0U,1U,1024U,1U)

#define VTSS_F_REW_MAP_LBL_B_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_REW_MAP_LBL_B_LABEL_VAL           VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_REW_MAP_LBL_B_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* REW_PORT_VLAN_CFG  t_sz:1 ga:8192, gw:64, ra:0, gc:37, rc:1  */
#define VTSS_REW_PORT_VLAN_CFG(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,0U,37U,1U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_PCP(x)     VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_PCP        VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_PCP(x)     VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_DEI(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_DEI        VTSS_BIT(12U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_DEI(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_VID(x)     VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_VID        VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_VID(x)     VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* REW_PCP_MAP_DE0  t_sz:1 ga:8192, gw:64, ra:1, gc:37, rc:8  */
#define VTSS_REW_PCP_MAP_DE0(gi,ri) FA_REG(VTSS_TO_REW,8192U,gi,64U,ri,1U,37U,8U)

#define VTSS_F_REW_PCP_MAP_DE0_PCP_DE0(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PCP_MAP_DE0_PCP_DE0           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PCP_MAP_DE0_PCP_DE0(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PCP_MAP_DE1  t_sz:1 ga:8192, gw:64, ra:9, gc:37, rc:8  */
#define VTSS_REW_PCP_MAP_DE1(gi,ri) FA_REG(VTSS_TO_REW,8192U,gi,64U,ri,9U,37U,8U)

#define VTSS_F_REW_PCP_MAP_DE1_PCP_DE1(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PCP_MAP_DE1_PCP_DE1           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PCP_MAP_DE1_PCP_DE1(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DEI_MAP_DE0  t_sz:1 ga:8192, gw:64, ra:17, gc:37, rc:8  */
#define VTSS_REW_DEI_MAP_DE0(gi,ri) FA_REG(VTSS_TO_REW,8192U,gi,64U,ri,17U,37U,8U)

#define VTSS_F_REW_DEI_MAP_DE0_DEI_DE0(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DEI_MAP_DE0_DEI_DE0           VTSS_BIT(0U)
#define VTSS_X_REW_DEI_MAP_DE0_DEI_DE0(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_DEI_MAP_DE1  t_sz:1 ga:8192, gw:64, ra:25, gc:37, rc:8  */
#define VTSS_REW_DEI_MAP_DE1(gi,ri) FA_REG(VTSS_TO_REW,8192U,gi,64U,ri,25U,37U,8U)

#define VTSS_F_REW_DEI_MAP_DE1_DEI_DE1(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DEI_MAP_DE1_DEI_DE1           VTSS_BIT(0U)
#define VTSS_X_REW_DEI_MAP_DE1_DEI_DE1(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_TAG_CTRL  t_sz:1 ga:8192, gw:64, ra:33, gc:37, rc:1  */
#define VTSS_REW_TAG_CTRL(gi)     FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,33U,37U,1U)

#define VTSS_F_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED    VTSS_BIT(13U)
#define VTSS_X_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_TAG_CTRL_TAG_CFG(x)           VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_REW_TAG_CTRL_TAG_CFG              VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_REW_TAG_CTRL_TAG_CFG(x)           VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_REW_TAG_CTRL_TAG_TPID_CFG(x)      VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_TPID_CFG         VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_TPID_CFG(x)      VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_REW_TAG_CTRL_TAG_VID_CFG(x)       VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_REW_TAG_CTRL_TAG_VID_CFG          VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_REW_TAG_CTRL_TAG_VID_CFG(x)       VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_REW_TAG_CTRL_TAG_PCP_CFG(x)       VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_PCP_CFG          VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_PCP_CFG(x)       VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_REW_TAG_CTRL_TAG_DEI_CFG(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_DEI_CFG          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_DEI_CFG(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DSCP_MAP  t_sz:1 ga:8192, gw:64, ra:34, gc:37, rc:1  */
#define VTSS_REW_DSCP_MAP(gi)     FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,34U,37U,1U)

#define VTSS_F_REW_DSCP_MAP_ECN_UPDATE_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_DSCP_MAP_ECN_UPDATE_ENA       VTSS_BIT(2U)
#define VTSS_X_REW_DSCP_MAP_ECN_UPDATE_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_DSCP_MAP_DSCP_UPDATE_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_DSCP_MAP_DSCP_UPDATE_ENA      VTSS_BIT(1U)
#define VTSS_X_REW_DSCP_MAP_DSCP_UPDATE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_DSCP_MAP_DSCP_REMAP_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DSCP_MAP_DSCP_REMAP_ENA       VTSS_BIT(0U)
#define VTSS_X_REW_DSCP_MAP_DSCP_REMAP_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_PTP_MODE_CFG  t_sz:1 ga:8192, gw:64, ra:35, gc:37, rc:2  */
#define VTSS_REW_PTP_MODE_CFG(gi,ri) FA_REG(VTSS_TO_REW,8192U,gi,64U,ri,35U,37U,2U)

#define VTSS_F_REW_PTP_MODE_CFG_PTP_MODE_VAL(x)  VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_REW_PTP_MODE_CFG_PTP_MODE_VAL     VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_REW_PTP_MODE_CFG_PTP_MODE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_REW_PTP_MODE_CFG_PTP_DOM_VAL(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MODE_CFG_PTP_DOM_VAL      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MODE_CFG_PTP_DOM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_MISC_CFG  t_sz:1 ga:8192, gw:64, ra:37, gc:37, rc:1  */
#define VTSS_REW_PTP_MISC_CFG(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,37U,37U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_DLY_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_DLY_SEL    VTSS_BIT(11U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_DLY_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_PRP_LAN(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_PRP_LAN    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_PRP_LAN(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_TAG_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_TAG_DIS    VTSS_BIT(8U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_TAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_ID_SEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_ID_SEL    VTSS_BIT(7U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_ID_SEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_OVFL_EGR_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_OVFL_EGR_DIS    VTSS_BIT(6U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_OVFL_EGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_OVFL_IGR_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_OVFL_IGR_DIS    VTSS_BIT(5U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_OVFL_IGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS    VTSS_BIT(4U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS    VTSS_BIT(3U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK    VTSS_BIT(2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_EDLY_CFG  t_sz:1 ga:8192, gw:64, ra:38, gc:37, rc:1  */
#define VTSS_REW_PTP_EDLY_CFG(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,38U,37U,1U)

#define VTSS_F_REW_PTP_EDLY_CFG_PTP_EDLY_VAL(x)  (x)
#define VTSS_M_REW_PTP_EDLY_CFG_PTP_EDLY_VAL     0xffffffffU
#define VTSS_X_REW_PTP_EDLY_CFG_PTP_EDLY_VAL(x)  (x)


/* REW_PTP_EDLY_CFG1  t_sz:1 ga:8192, gw:64, ra:39, gc:37, rc:1  */
#define VTSS_REW_PTP_EDLY_CFG1(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,39U,37U,1U)

#define VTSS_F_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_IDLY1_CFG  t_sz:1 ga:8192, gw:64, ra:40, gc:37, rc:1  */
#define VTSS_REW_PTP_IDLY1_CFG(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,40U,37U,1U)

#define VTSS_F_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL(x) (x)
#define VTSS_M_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL    0xffffffffU
#define VTSS_X_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL(x) (x)


/* REW_PTP_IDLY1_CFG1  t_sz:1 ga:8192, gw:64, ra:41, gc:37, rc:1  */
#define VTSS_REW_PTP_IDLY1_CFG1(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,41U,37U,1U)

#define VTSS_F_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_IDLY2_CFG  t_sz:1 ga:8192, gw:64, ra:42, gc:37, rc:1  */
#define VTSS_REW_PTP_IDLY2_CFG(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,42U,37U,1U)

#define VTSS_F_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL(x) (x)
#define VTSS_M_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL    0xffffffffU
#define VTSS_X_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL(x) (x)


/* REW_PTP_IDLY2_CFG1  t_sz:1 ga:8192, gw:64, ra:43, gc:37, rc:1  */
#define VTSS_REW_PTP_IDLY2_CFG1(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,43U,37U,1U)

#define VTSS_F_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_SMAC_LOW  t_sz:1 ga:8192, gw:64, ra:44, gc:37, rc:1  */
#define VTSS_REW_PTP_SMAC_LOW(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,44U,37U,1U)

#define VTSS_F_REW_PTP_SMAC_LOW_PTP_SMAC_LOW(x)  (x)
#define VTSS_M_REW_PTP_SMAC_LOW_PTP_SMAC_LOW     0xffffffffU
#define VTSS_X_REW_PTP_SMAC_LOW_PTP_SMAC_LOW(x)  (x)


/* REW_PTP_SMAC_HIGH  t_sz:1 ga:8192, gw:64, ra:45, gc:37, rc:1  */
#define VTSS_REW_PTP_SMAC_HIGH(gi) FA_REG(VTSS_TO_REW,8192U,gi,64U,0U,45U,37U,1U)

#define VTSS_F_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_MIP_CFG  t_sz:1 ga:19200, gw:8, ra:0, gc:32, rc:1  */
#define VTSS_REW_MIP_CFG(gi)      FA_REG(VTSS_TO_REW,19200U,gi,8U,0U,0U,32U,1U)

#define VTSS_F_REW_MIP_CFG_MEL_VAL(x)            VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_REW_MIP_CFG_MEL_VAL               VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_REW_MIP_CFG_MEL_VAL(x)            VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_REW_MIP_CFG_CCM_COPY_ENA(x)       VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_REW_MIP_CFG_CCM_COPY_ENA          VTSS_BIT(18U)
#define VTSS_X_REW_MIP_CFG_CCM_COPY_ENA(x)       VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_REW_MIP_CFG_LBM_REDIR_ENA(x)      VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_REW_MIP_CFG_LBM_REDIR_ENA         VTSS_BIT(17U)
#define VTSS_X_REW_MIP_CFG_LBM_REDIR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_REW_MIP_CFG_LTM_REDIR_ENA(x)      VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MIP_CFG_LTM_REDIR_ENA         VTSS_BIT(16U)
#define VTSS_X_REW_MIP_CFG_LTM_REDIR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MIP_CFG_RAPS_CFG(x)           VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_REW_MIP_CFG_RAPS_CFG              VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_REW_MIP_CFG_RAPS_CFG(x)           VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_REW_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_REW_MIP_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_REW_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_REW_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_REW_MIP_CFG_GENERIC_OPCODE_CFG    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_REW_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_REW_MIP_CFG_CPU_MIP_QU(x)         VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_MIP_CFG_CPU_MIP_QU            VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_MIP_CFG_CPU_MIP_QU(x)         VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_MIP_CFG_PIPELINE_PT(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MIP_CFG_PIPELINE_PT           VTSS_BIT(0U)
#define VTSS_X_REW_MIP_CFG_PIPELINE_PT(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CCM_HMO_CTRL  t_sz:1 ga:19200, gw:8, ra:1, gc:32, rc:1  */
#define VTSS_REW_CCM_HMO_CTRL(gi) FA_REG(VTSS_TO_REW,19200U,gi,8U,0U,1U,32U,1U)

#define VTSS_F_REW_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_REW_CCM_HMO_CTRL_CCM_INTERVAL     VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_REW_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA    VTSS_BIT(0U)
#define VTSS_X_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MIP_VID_CTRL  t_sz:1 ga:19200, gw:8, ra:2, gc:32, rc:1  */
#define VTSS_REW_MIP_VID_CTRL(gi) FA_REG(VTSS_TO_REW,19200U,gi,8U,0U,2U,32U,1U)

#define VTSS_F_REW_MIP_VID_CTRL_VID_VAL(x)       VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_REW_MIP_VID_CTRL_VID_VAL          VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_REW_MIP_VID_CTRL_VID_VAL(x)       VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_REW_MIP_VID_CTRL_VID_SEL(x)       VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MIP_VID_CTRL_VID_SEL          VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MIP_VID_CTRL_VID_SEL(x)       VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LBM_MAC_HIGH  t_sz:1 ga:19200, gw:8, ra:3, gc:32, rc:1  */
#define VTSS_REW_LBM_MAC_HIGH(gi) FA_REG(VTSS_TO_REW,19200U,gi,8U,0U,3U,32U,1U)

#define VTSS_F_REW_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LBM_MAC_HIGH_LBM_MAC_HIGH     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LBM_MAC_LOW  t_sz:1 ga:19200, gw:8, ra:4, gc:32, rc:1  */
#define VTSS_REW_LBM_MAC_LOW(gi)  FA_REG(VTSS_TO_REW,19200U,gi,8U,0U,4U,32U,1U)

#define VTSS_F_REW_LBM_MAC_LOW_LBM_MAC_LOW(x)    (x)
#define VTSS_M_REW_LBM_MAC_LOW_LBM_MAC_LOW       0xffffffffU
#define VTSS_X_REW_LBM_MAC_LOW_LBM_MAC_LOW(x)    (x)


/* REW_MAC_TBL_CFG  t_sz:1 ga:10752, gw:4, ra:0, gc:128, rc:1  */
#define VTSS_REW_MAC_TBL_CFG(gi)  FA_REG(VTSS_TO_REW,10752U,gi,4U,0U,0U,128U,1U)

#define VTSS_F_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* REW_EACL_MAC_HIGH  t_sz:1 ga:10752, gw:4, ra:1, gc:128, rc:1  */
#define VTSS_REW_EACL_MAC_HIGH(gi) FA_REG(VTSS_TO_REW,10752U,gi,4U,0U,1U,128U,1U)

#define VTSS_F_REW_EACL_MAC_HIGH_EACL_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_EACL_MAC_HIGH_EACL_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_EACL_MAC_HIGH_EACL_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_EACL_MAC_LOW  t_sz:1 ga:10752, gw:4, ra:2, gc:128, rc:1  */
#define VTSS_REW_EACL_MAC_LOW(gi) FA_REG(VTSS_TO_REW,10752U,gi,4U,0U,2U,128U,1U)

#define VTSS_F_REW_EACL_MAC_LOW_EACL_MAC_LOW(x)  (x)
#define VTSS_M_REW_EACL_MAC_LOW_EACL_MAC_LOW     0xffffffffU
#define VTSS_X_REW_EACL_MAC_LOW_EACL_MAC_LOW(x)  (x)


/* REW_COS_CTRL  t_sz:1 ga:0, gw:4, ra:0, gc:2048, rc:3  */
#define VTSS_REW_COS_CTRL(gi,ri)  FA_REG(VTSS_TO_REW,0U,gi,4U,ri,0U,2048U,3U)

#define VTSS_F_REW_COS_CTRL_COS_NXT(x)           VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_COS_CTRL_COS_NXT              VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_COS_CTRL_COS_NXT(x)           VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PTP_MISC_CF_TOO_BIG_STICKY  t_sz:1 ga:18984, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_CF_TOO_BIG_STICKY FA_REG(VTSS_TO_REW,18984U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_PTP_MISC_CF_TOO_BIG_STICKY_CF_TOO_BIG_STICKY(x) (x)
#define VTSS_M_REW_PTP_MISC_CF_TOO_BIG_STICKY_CF_TOO_BIG_STICKY    0xffffffffU
#define VTSS_X_REW_PTP_MISC_CF_TOO_BIG_STICKY_CF_TOO_BIG_STICKY(x) (x)


/* REW_PTP_MISC_CF_TOO_BIG_STICKY1  t_sz:1 ga:18984, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_CF_TOO_BIG_STICKY1 FA_REG(VTSS_TO_REW,18984U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_REW_PTP_MISC_CF_TOO_BIG_STICKY1_CF_TOO_BIG_STICKY1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_PTP_MISC_CF_TOO_BIG_STICKY1_CF_TOO_BIG_STICKY1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_PTP_MISC_CF_TOO_BIG_STICKY1_CF_TOO_BIG_STICKY1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_PTP_MISC_PTP_RSRV_NOT_ZERO  t_sz:1 ga:18984, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_PTP_RSRV_NOT_ZERO FA_REG(VTSS_TO_REW,18984U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_PTP_MISC_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO(x) (x)
#define VTSS_M_REW_PTP_MISC_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO    0xffffffffU
#define VTSS_X_REW_PTP_MISC_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO(x) (x)


/* REW_PTP_MISC_PTP_RSRV_NOT_ZERO1  t_sz:1 ga:18984, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1 FA_REG(VTSS_TO_REW,18984U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_PTP_MISC_PTP_GEN_STAMP_FMT  t_sz:1 ga:18984, gw:10, ra:6, gc:1, rc:4  */
#define VTSS_REW_PTP_MISC_PTP_GEN_STAMP_FMT(ri) FA_REG(VTSS_TO_REW,18984U,0U,0U,ri,6U,1U,4U)

#define VTSS_F_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_OFS(x) VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_OFS    VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_OFS(x) VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_FMT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_FMT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_FMT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_MPLS_ENCAP_CFG  t_sz:1 ga:11264, gw:32, ra:0, gc:32, rc:1  */
#define VTSS_REW_MPLS_ENCAP_CFG(gi) FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,0U,32U,1U)

#define VTSS_F_REW_MPLS_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MPLS_ENCAP_CFG_ENCAP_TYPE     VTSS_BIT(0U)
#define VTSS_X_REW_MPLS_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_LL_DMAC_MSB  t_sz:1 ga:11264, gw:32, ra:1, gc:32, rc:1  */
#define VTSS_REW_LL_DMAC_MSB(gi)  FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,1U,32U,1U)

#define VTSS_F_REW_LL_DMAC_MSB_DMAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_DMAC_MSB_DMAC_MSB          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_DMAC_MSB_DMAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LL_DMAC_LSB  t_sz:1 ga:11264, gw:32, ra:2, gc:32, rc:1  */
#define VTSS_REW_LL_DMAC_LSB(gi)  FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,2U,32U,1U)

#define VTSS_F_REW_LL_DMAC_LSB_DMAC_LSB(x)       (x)
#define VTSS_M_REW_LL_DMAC_LSB_DMAC_LSB          0xffffffffU
#define VTSS_X_REW_LL_DMAC_LSB_DMAC_LSB(x)       (x)


/* REW_LL_SMAC_MSB  t_sz:1 ga:11264, gw:32, ra:3, gc:32, rc:1  */
#define VTSS_REW_LL_SMAC_MSB(gi)  FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,3U,32U,1U)

#define VTSS_F_REW_LL_SMAC_MSB_SMAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_SMAC_MSB_SMAC_MSB          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_SMAC_MSB_SMAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LL_SMAC_LSB  t_sz:1 ga:11264, gw:32, ra:4, gc:32, rc:1  */
#define VTSS_REW_LL_SMAC_LSB(gi)  FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,4U,32U,1U)

#define VTSS_F_REW_LL_SMAC_LSB_SMAC_LSB(x)       (x)
#define VTSS_M_REW_LL_SMAC_LSB_SMAC_LSB          0xffffffffU
#define VTSS_X_REW_LL_SMAC_LSB_SMAC_LSB(x)       (x)


/* REW_LL_ETYPE  t_sz:1 ga:11264, gw:32, ra:5, gc:32, rc:1  */
#define VTSS_REW_LL_ETYPE(gi)     FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,5U,32U,1U)

#define VTSS_F_REW_LL_ETYPE_ETYPE(x)             VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_ETYPE_ETYPE                VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_ETYPE_ETYPE(x)             VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_MPLS_LABEL_CFG  t_sz:1 ga:11264, gw:32, ra:6, gc:32, rc:1  */
#define VTSS_REW_MPLS_LABEL_CFG(gi) FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,6U,32U,1U)

#define VTSS_F_REW_MPLS_LABEL_CFG_LABEL_CNT(x)   VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_MPLS_LABEL_CFG_LABEL_CNT      VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_LABEL_CNT(x)   VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_MPLS_LABEL_CFG_CW_ENA(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MPLS_LABEL_CFG_CW_ENA         VTSS_BIT(3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_CW_ENA(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MPLS_LABEL_CFG_LBL_SRC(x)     VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MPLS_LABEL_CFG_LBL_SRC        VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_LBL_SRC(x)     VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_RSV_LABEL_CFG  t_sz:1 ga:11264, gw:32, ra:7, gc:32, rc:1  */
#define VTSS_REW_RSV_LABEL_CFG(gi) FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,7U,32U,1U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_TC_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_TC_SEL      VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_TC_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_LBL_POS(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_LBL_POS     VTSS_BIT(1U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_LBL_POS(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_LBL_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_LBL_ENA     VTSS_BIT(0U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_LBL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CW_VAL  t_sz:1 ga:11264, gw:32, ra:8, gc:32, rc:1  */
#define VTSS_REW_CW_VAL(gi)       FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,8U,32U,1U)

#define VTSS_F_REW_CW_VAL_CW_VAL(x)              (x)
#define VTSS_M_REW_CW_VAL_CW_VAL                 0xffffffffU
#define VTSS_X_REW_CW_VAL_CW_VAL(x)              (x)


/* REW_LABEL_VAL  t_sz:1 ga:11264, gw:32, ra:9, gc:32, rc:4  */
#define VTSS_REW_LABEL_VAL(gi,ri) FA_REG(VTSS_TO_REW,11264U,gi,32U,ri,9U,32U,4U)

#define VTSS_F_REW_LABEL_VAL_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_REW_LABEL_VAL_LABEL_VAL           VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_REW_LABEL_VAL_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_REW_LABEL_VAL_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_REW_LABEL_VAL_TC_VAL              VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_REW_LABEL_VAL_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_REW_LABEL_VAL_SBIT_VAL(x)         VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_LABEL_VAL_SBIT_VAL            VTSS_BIT(8U)
#define VTSS_X_REW_LABEL_VAL_SBIT_VAL(x)         VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_LABEL_VAL_TTL_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_LABEL_VAL_TTL_VAL             VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_LABEL_VAL_TTL_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_RSV_LABEL_VAL  t_sz:1 ga:11264, gw:32, ra:13, gc:32, rc:1  */
#define VTSS_REW_RSV_LABEL_VAL(gi) FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,13U,32U,1U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_LBL_VAL(x)  VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_LBL_VAL     VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_LBL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_TC_VAL(x)   VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_TC_VAL      VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_TC_VAL(x)   VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_SBIT_VAL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_SBIT_VAL    VTSS_BIT(8U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_SBIT_VAL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_TTL_VAL(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_TTL_VAL     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_TTL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_MPLS_REMARK_CFG  t_sz:1 ga:11264, gw:32, ra:14, gc:32, rc:4  */
#define VTSS_REW_MPLS_REMARK_CFG(gi,ri) FA_REG(VTSS_TO_REW,11264U,gi,32U,ri,14U,32U,4U)

#define VTSS_F_REW_MPLS_REMARK_CFG_LBL_SEL(x)    VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_REW_MPLS_REMARK_CFG_LBL_SEL       VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_REW_MPLS_REMARK_CFG_LBL_SEL(x)    VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_REW_MPLS_REMARK_CFG_TC_SEL(x)     VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_MPLS_REMARK_CFG_TC_SEL        VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_MPLS_REMARK_CFG_TC_SEL(x)     VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_MPLS_REMARK_CFG_SBIT_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_REW_MPLS_REMARK_CFG_SBIT_SEL      VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_REW_MPLS_REMARK_CFG_SBIT_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_REW_MPLS_REMARK_CFG_TTL_SEL(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MPLS_REMARK_CFG_TTL_SEL       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MPLS_REMARK_CFG_TTL_SEL(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LL_TAG_CFG  t_sz:1 ga:11264, gw:32, ra:18, gc:32, rc:1  */
#define VTSS_REW_LL_TAG_CFG(gi)   FA_REG(VTSS_TO_REW,11264U,gi,32U,0U,18U,32U,1U)

#define VTSS_F_REW_LL_TAG_CFG_IFH_ENCAP_MODE(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_LL_TAG_CFG_IFH_ENCAP_MODE     VTSS_BIT(2U)
#define VTSS_X_REW_LL_TAG_CFG_IFH_ENCAP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_LL_TAG_CFG_TAG_CFG(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_LL_TAG_CFG_TAG_CFG            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_LL_TAG_CFG_TAG_CFG(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LL_TAG_VAL  t_sz:1 ga:11264, gw:32, ra:19, gc:32, rc:2  */
#define VTSS_REW_LL_TAG_VAL(gi,ri) FA_REG(VTSS_TO_REW,11264U,gi,32U,ri,19U,32U,2U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_VID_VAL(x)     VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_VID_VAL        VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_VID_VAL(x)     VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_PCP_VAL(x)     VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_PCP_VAL        VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_PCP_VAL(x)     VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_DEI_VAL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_DEI_VAL        VTSS_BIT(0U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_DEI_VAL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_TPID(x)        VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_TPID           VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_TPID(x)        VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* REW_LL_TAG_REMARK_CFG  t_sz:1 ga:11264, gw:32, ra:21, gc:32, rc:2  */
#define VTSS_REW_LL_TAG_REMARK_CFG(gi,ri) FA_REG(VTSS_TO_REW,11264U,gi,32U,ri,21U,32U,2U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL    VTSS_BIT(7U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL    VTSS_BIT(0U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IPV4_ENCAP_CFG  t_sz:1 ga:19456, gw:8, ra:0, gc:32, rc:1  */
#define VTSS_REW_IPV4_ENCAP_CFG(gi) FA_REG(VTSS_TO_REW,19456U,gi,8U,0U,0U,32U,1U)

#define VTSS_F_REW_IPV4_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_IPV4_ENCAP_CFG_ENCAP_TYPE     VTSS_BIT(0U)
#define VTSS_X_REW_IPV4_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IP_HDR_CFG  t_sz:1 ga:19456, gw:8, ra:1, gc:32, rc:1  */
#define VTSS_REW_IP_HDR_CFG(gi)   FA_REG(VTSS_TO_REW,19456U,gi,8U,0U,1U,32U,1U)

#define VTSS_F_REW_IP_HDR_CFG_IP_PROTOCOL(x)     VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_REW_IP_HDR_CFG_IP_PROTOCOL        VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_REW_IP_HDR_CFG_IP_PROTOCOL(x)     VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_REW_IP_HDR_CFG_DF(x)              VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_REW_IP_HDR_CFG_DF                 VTSS_BIT(19U)
#define VTSS_X_REW_IP_HDR_CFG_DF(x)              VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_REW_IP_HDR_CFG_ECN(x)             VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_REW_IP_HDR_CFG_ECN                VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_REW_IP_HDR_CFG_ECN(x)             VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_REW_IP_HDR_CFG_TTL(x)             VTSS_ENCODE_BITFIELD(x,9U,8U)
#define VTSS_M_REW_IP_HDR_CFG_TTL                VTSS_ENCODE_BITMASK(9U,8U)
#define VTSS_X_REW_IP_HDR_CFG_TTL(x)             VTSS_EXTRACT_BITFIELD(x,9U,8U)

#define VTSS_F_REW_IP_HDR_CFG_DSCP_VAL(x)        VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_REW_IP_HDR_CFG_DSCP_VAL           VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_REW_IP_HDR_CFG_DSCP_VAL(x)        VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_REW_IP_HDR_CFG_DSCP_SEL(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_IP_HDR_CFG_DSCP_SEL           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_IP_HDR_CFG_DSCP_SEL(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_GRE_PROTOCOL_CFG  t_sz:1 ga:19456, gw:8, ra:2, gc:32, rc:1  */
#define VTSS_REW_GRE_PROTOCOL_CFG(gi) FA_REG(VTSS_TO_REW,19456U,gi,8U,0U,2U,32U,1U)

#define VTSS_F_REW_GRE_PROTOCOL_CFG_GRE_ENA(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_GRE_PROTOCOL_CFG_GRE_ENA      VTSS_BIT(16U)
#define VTSS_X_REW_GRE_PROTOCOL_CFG_GRE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_SIP_CFG  t_sz:1 ga:19456, gw:8, ra:3, gc:32, rc:1  */
#define VTSS_REW_SIP_CFG(gi)      FA_REG(VTSS_TO_REW,19456U,gi,8U,0U,3U,32U,1U)

#define VTSS_F_REW_SIP_CFG_SIP(x)                (x)
#define VTSS_M_REW_SIP_CFG_SIP                   0xffffffffU
#define VTSS_X_REW_SIP_CFG_SIP(x)                (x)


/* REW_DIP_CFG  t_sz:1 ga:19456, gw:8, ra:4, gc:32, rc:1  */
#define VTSS_REW_DIP_CFG(gi)      FA_REG(VTSS_TO_REW,19456U,gi,8U,0U,4U,32U,1U)

#define VTSS_F_REW_DIP_CFG_DIP(x)                (x)
#define VTSS_M_REW_DIP_CFG_DIP                   0xffffffffU
#define VTSS_X_REW_DIP_CFG_DIP(x)                (x)


/* REW_IRLEG_CFG  t_sz:1 ga:19456, gw:8, ra:5, gc:32, rc:1  */
#define VTSS_REW_IRLEG_CFG(gi)    FA_REG(VTSS_TO_REW,19456U,gi,8U,0U,5U,32U,1U)

#define VTSS_F_REW_IRLEG_CFG_IRLEG(x)            VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_REW_IRLEG_CFG_IRLEG               VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_REW_IRLEG_CFG_IRLEG(x)            VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* REW_RLEG_CTRL  t_sz:1 ga:10624, gw:1, ra:0, gc:127, rc:1  */
#define VTSS_REW_RLEG_CTRL(gi)    FA_REG(VTSS_TO_REW,10624U,gi,1U,0U,0U,127U,1U)

#define VTSS_F_REW_RLEG_CTRL_DECAP_IRLEG(x)      VTSS_ENCODE_BITFIELD(x,13U,7U)
#define VTSS_M_REW_RLEG_CTRL_DECAP_IRLEG         VTSS_ENCODE_BITMASK(13U,7U)
#define VTSS_X_REW_RLEG_CTRL_DECAP_IRLEG(x)      VTSS_EXTRACT_BITFIELD(x,13U,7U)

#define VTSS_F_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED    VTSS_BIT(12U)
#define VTSS_X_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_RLEG_CTRL_RLEG_EVID(x)        VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_REW_RLEG_CTRL_RLEG_EVID           VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_REW_RLEG_CTRL_RLEG_EVID(x)        VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* REW_PTP_SEQ_NO  t_sz:1 ga:16384, gw:1024, ra:0, gc:1, rc:1024  */
#define VTSS_REW_PTP_SEQ_NO(ri)   FA_REG(VTSS_TO_REW,16384U,0U,0U,ri,0U,1U,1024U)

#define VTSS_F_REW_PTP_SEQ_NO_PTP_SEQ_NO(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SEQ_NO_PTP_SEQ_NO         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SEQ_NO_PTP_SEQ_NO(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_SRV_LM_CNT_LSB  t_sz:1 ga:19712, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_REW_SRV_LM_CNT_LSB(gi) FA_REG(VTSS_TO_REW,19712U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)


/* REW_PORT_LM_CNT_LSB  t_sz:1 ga:17408, gw:4, ra:0, gc:256, rc:1  */
#define VTSS_REW_PORT_LM_CNT_LSB(gi) FA_REG(VTSS_TO_REW,17408U,gi,4U,0U,0U,256U,1U)

#define VTSS_F_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)


/* REW_PORT_FRM_CNT_LSB  t_sz:1 ga:17408, gw:4, ra:1, gc:256, rc:1  */
#define VTSS_REW_PORT_FRM_CNT_LSB(gi) FA_REG(VTSS_TO_REW,17408U,gi,4U,0U,1U,256U,1U)

#define VTSS_F_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)


/* REW_PORT_BYTE_CNT_MSB  t_sz:1 ga:17408, gw:4, ra:2, gc:256, rc:1  */
#define VTSS_REW_PORT_BYTE_CNT_MSB(gi) FA_REG(VTSS_TO_REW,17408U,gi,4U,0U,2U,256U,1U)

#define VTSS_F_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PORT_BYTE_CNT_LSB  t_sz:1 ga:17408, gw:4, ra:3, gc:256, rc:1  */
#define VTSS_REW_PORT_BYTE_CNT_LSB(gi) FA_REG(VTSS_TO_REW,17408U,gi,4U,0U,3U,256U,1U)

#define VTSS_F_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)


/* REW_TEMP_CNT_REG  t_sz:1 ga:18432, gw:8, ra:0, gc:69, rc:1  */
#define VTSS_REW_TEMP_CNT_REG(gi) FA_REG(VTSS_TO_REW,18432U,gi,8U,0U,0U,69U,1U)

#define VTSS_F_REW_TEMP_CNT_REG_TEMP_CNT_VAL(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_TEMP_CNT_REG_TEMP_CNT_VAL     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_TEMP_CNT_REG_TEMP_CNT_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LM_CNT_FRAME  t_sz:1 ga:18432, gw:8, ra:1, gc:69, rc:1  */
#define VTSS_REW_LM_CNT_FRAME(gi) FA_REG(VTSS_TO_REW,18432U,gi,8U,0U,1U,69U,1U)

#define VTSS_F_REW_LM_CNT_FRAME_SRV_CNT_FRM(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_LM_CNT_FRAME_SRV_CNT_FRM      VTSS_BIT(1U)
#define VTSS_X_REW_LM_CNT_FRAME_SRV_CNT_FRM(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_LM_CNT_FRAME_PATH_CNT_FRM(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LM_CNT_FRAME_PATH_CNT_FRM     VTSS_BIT(0U)
#define VTSS_X_REW_LM_CNT_FRAME_PATH_CNT_FRM(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CCM_LM_INFO_REG  t_sz:1 ga:18432, gw:8, ra:2, gc:69, rc:1  */
#define VTSS_REW_CCM_LM_INFO_REG(gi) FA_REG(VTSS_TO_REW,18432U,gi,8U,0U,2U,69U,1U)

#define VTSS_F_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD    VTSS_BIT(11U)
#define VTSS_X_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* REW_CCM_LM_TX_B_REG  t_sz:1 ga:18432, gw:8, ra:3, gc:69, rc:1  */
#define VTSS_REW_CCM_LM_TX_B_REG(gi) FA_REG(VTSS_TO_REW,18432U,gi,8U,0U,3U,69U,1U)

#define VTSS_F_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)
#define VTSS_M_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B    0xffffffffU
#define VTSS_X_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)


/* REW_CCM_LM_RX_B_REG  t_sz:1 ga:18432, gw:8, ra:4, gc:69, rc:1  */
#define VTSS_REW_CCM_LM_RX_B_REG(gi) FA_REG(VTSS_TO_REW,18432U,gi,8U,0U,4U,69U,1U)

#define VTSS_F_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)
#define VTSS_M_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B    0xffffffffU
#define VTSS_X_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)


/* REW_DM_PTP_DOMAIN_CFG  t_sz:1 ga:18994, gw:72, ra:0, gc:1, rc:32  */
#define VTSS_REW_DM_PTP_DOMAIN_CFG(ri) FA_REG(VTSS_TO_REW,18994U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_NTP_OFFSET_CFG  t_sz:1 ga:18994, gw:72, ra:65, gc:1, rc:3  */
#define VTSS_REW_PTP_NTP_OFFSET_CFG(ri) FA_REG(VTSS_TO_REW,18994U,0U,0U,ri,65U,1U,3U)

#define VTSS_F_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)
#define VTSS_M_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG    0xffffffffU
#define VTSS_X_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)


/* REW_RD_LAST_PORT_LM_CNT_LSB  t_sz:1 ga:18994, gw:72, ra:68, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_LM_CNT_LSB FA_REG(VTSS_TO_REW,18994U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)


/* REW_RD_LAST_PORT_FRM_CNT_LSB  t_sz:1 ga:18994, gw:72, ra:69, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_FRM_CNT_LSB FA_REG(VTSS_TO_REW,18994U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)


/* REW_RD_LAST_PORT_BYTE_CNT_MSB  t_sz:1 ga:18994, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_BYTE_CNT_MSB FA_REG(VTSS_TO_REW,18994U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_RD_LAST_PORT_BYTE_CNT_LSB  t_sz:1 ga:18994, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_BYTE_CNT_LSB FA_REG(VTSS_TO_REW,18994U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)


/* REW_RAM_INIT  t_sz:1 ga:10751, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_REW_RAM_INIT         FA_REG(VTSS_TO_REW,10751U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_REW_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_REW_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_REW_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_REW_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_REW_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CM_ADDR  t_sz:1 ga:19066, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_REW_CM_ADDR          FA_REG(VTSS_TO_REW,19066U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_REW_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_REW_CM_ADDR_CM_ADDR(x)            (x)


/* REW_CM_DATA_WR  t_sz:1 ga:19066, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_REW_CM_DATA_WR       FA_REG(VTSS_TO_REW,19066U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_REW_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_REW_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_REW_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* REW_CM_DATA_RD  t_sz:1 ga:19066, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_REW_CM_DATA_RD       FA_REG(VTSS_TO_REW,19066U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_REW_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_REW_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_REW_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* REW_CM_OP  t_sz:1 ga:19066, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_REW_CM_OP            FA_REG(VTSS_TO_REW,19066U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_GM_ITS  t_sz:1 ga:10560, gw:16, ra:0, gc:4, rc:1  */
#define VTSS_REW_GM_ITS(gi)       FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,0U,4U,1U)

#define VTSS_F_REW_GM_ITS_GM_ITS(x)              (x)
#define VTSS_M_REW_GM_ITS_GM_ITS                 0xffffffffU
#define VTSS_X_REW_GM_ITS_GM_ITS(x)              (x)


/* REW_GM_IORG_SEC_MSB  t_sz:1 ga:10560, gw:16, ra:1, gc:4, rc:1  */
#define VTSS_REW_GM_IORG_SEC_MSB(gi) FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,1U,4U,1U)

#define VTSS_F_REW_GM_IORG_SEC_MSB_GM_IORG_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GM_IORG_SEC_MSB_GM_IORG_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GM_IORG_SEC_MSB_GM_IORG_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_GM_IORG_SEC_LSB  t_sz:1 ga:10560, gw:16, ra:2, gc:4, rc:1  */
#define VTSS_REW_GM_IORG_SEC_LSB(gi) FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,2U,4U,1U)

#define VTSS_F_REW_GM_IORG_SEC_LSB_GM_IORG_SEC_LSB(x) (x)
#define VTSS_M_REW_GM_IORG_SEC_LSB_GM_IORG_SEC_LSB    0xffffffffU
#define VTSS_X_REW_GM_IORG_SEC_LSB_GM_IORG_SEC_LSB(x) (x)


/* REW_GM_IORG_NSEC  t_sz:1 ga:10560, gw:16, ra:3, gc:4, rc:1  */
#define VTSS_REW_GM_IORG_NSEC(gi) FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,3U,4U,1U)

#define VTSS_F_REW_GM_IORG_NSEC_GM_IORG_NSEC(x)  (x)
#define VTSS_M_REW_GM_IORG_NSEC_GM_IORG_NSEC     0xffffffffU
#define VTSS_X_REW_GM_IORG_NSEC_GM_IORG_NSEC(x)  (x)


/* REW_GM_ICF_MSB  t_sz:1 ga:10560, gw:16, ra:4, gc:4, rc:1  */
#define VTSS_REW_GM_ICF_MSB(gi)   FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,4U,4U,1U)

#define VTSS_F_REW_GM_ICF_MSB_GM_ICF_MSB(x)      (x)
#define VTSS_M_REW_GM_ICF_MSB_GM_ICF_MSB         0xffffffffU
#define VTSS_X_REW_GM_ICF_MSB_GM_ICF_MSB(x)      (x)


/* REW_GM_ICF_LSB  t_sz:1 ga:10560, gw:16, ra:5, gc:4, rc:1  */
#define VTSS_REW_GM_ICF_LSB(gi)   FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,5U,4U,1U)

#define VTSS_F_REW_GM_ICF_LSB_GM_ICF_LSB(x)      (x)
#define VTSS_M_REW_GM_ICF_LSB_GM_ICF_LSB         0xffffffffU
#define VTSS_X_REW_GM_ICF_LSB_GM_ICF_LSB(x)      (x)


/* REW_GM_ICF_SUB  t_sz:1 ga:10560, gw:16, ra:6, gc:4, rc:1  */
#define VTSS_REW_GM_ICF_SUB(gi)   FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,6U,4U,1U)

#define VTSS_F_REW_GM_ICF_SUB_GM_ICF_SUB(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GM_ICF_SUB_GM_ICF_SUB         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GM_ICF_SUB_GM_ICF_SUB(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_GM_RATERATIO  t_sz:1 ga:10560, gw:16, ra:7, gc:4, rc:1  */
#define VTSS_REW_GM_RATERATIO(gi) FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,7U,4U,1U)

#define VTSS_F_REW_GM_RATERATIO_GM_RATERATIO(x)  (x)
#define VTSS_M_REW_GM_RATERATIO_GM_RATERATIO     0xffffffffU
#define VTSS_X_REW_GM_RATERATIO_GM_RATERATIO(x)  (x)


/* REW_PTP_CLOCK_ID_MSB  t_sz:1 ga:10560, gw:16, ra:8, gc:4, rc:1  */
#define VTSS_REW_PTP_CLOCK_ID_MSB(gi) FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,8U,4U,1U)

#define VTSS_F_REW_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)
#define VTSS_M_REW_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB    0xffffffffU
#define VTSS_X_REW_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)


/* REW_PTP_CLOCK_ID_LSB  t_sz:1 ga:10560, gw:16, ra:9, gc:4, rc:1  */
#define VTSS_REW_PTP_CLOCK_ID_LSB(gi) FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,9U,4U,1U)

#define VTSS_F_REW_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)
#define VTSS_M_REW_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB    0xffffffffU
#define VTSS_X_REW_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)


/* REW_PTP_SRC_PORT_CFG  t_sz:1 ga:10560, gw:16, ra:10, gc:4, rc:1  */
#define VTSS_REW_PTP_SRC_PORT_CFG(gi) FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,10U,4U,1U)

#define VTSS_F_REW_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_PTP_SRC_PORT_CFG_PORT_NUM_SEL    VTSS_BIT(16U)
#define VTSS_X_REW_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_PTP_SRC_PORT_CFG_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SRC_PORT_CFG_PORT_NUM     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SRC_PORT_CFG_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_GM_DELAY  t_sz:1 ga:10560, gw:16, ra:11, gc:4, rc:1  */
#define VTSS_REW_GM_DELAY(gi)     FA_REG(VTSS_TO_REW,10560U,gi,16U,0U,11U,4U,1U)

#define VTSS_F_REW_GM_DELAY_GM_PEER_DELAY(x)     (x)
#define VTSS_M_REW_GM_DELAY_GM_PEER_DELAY        0xffffffffU
#define VTSS_X_REW_GM_DELAY_GM_PEER_DELAY(x)     (x)


/* REW_GPTP_NRR_CFG  t_sz:1 ga:19070, gw:68, ra:0, gc:1, rc:34  */
#define VTSS_REW_GPTP_NRR_CFG(ri) FA_REG(VTSS_TO_REW,19070U,0U,0U,ri,0U,1U,34U)

#define VTSS_F_REW_GPTP_NRR_CFG_GPTP_NRR_CFG(x)  (x)
#define VTSS_M_REW_GPTP_NRR_CFG_GPTP_NRR_CFG     0xffffffffU
#define VTSS_X_REW_GPTP_NRR_CFG_GPTP_NRR_CFG(x)  (x)


/* REW_GPTP_PORTID_CFG  t_sz:1 ga:19070, gw:68, ra:34, gc:1, rc:34  */
#define VTSS_REW_GPTP_PORTID_CFG(ri) FA_REG(VTSS_TO_REW,19070U,0U,0U,ri,34U,1U,34U)

#define VTSS_F_REW_GPTP_PORTID_CFG_GPTP_PORTID_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GPTP_PORTID_CFG_GPTP_PORTID_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GPTP_PORTID_CFG_GPTP_PORTID_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_ES0,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_ES0,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES0_VCAP_MV_CFG_MV_SIZE(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_VCAP_MV_CFG_MV_SIZE      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_VCAP_MV_CFG_MV_SIZE(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_ES0_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_ES0_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_ES0_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_ES0_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT(x)  (x)
#define VTSS_M_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT     0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT(x)  (x)


/* VCAP_ES0_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_ES0_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_TG_DAT_TG_DAT(x)    (x)
#define VTSS_M_VCAP_ES0_VCAP_TG_DAT_TG_DAT       0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_TG_DAT_TG_DAT(x)    (x)


/* VCAP_ES0_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_ES0,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_ES0_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_ES0,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_ES0_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_STICKY FA_REG(VTSS_TO_VCAP_ES0,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_VER    FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_VER_VCAP_VER(x)     (x)
#define VTSS_M_VCAP_ES0_VCAP_VER_VCAP_VER        0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_VER_VCAP_VER(x)     (x)


/* VCAP_ES0_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_ES0_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_CNT   FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_CNT_ENTRY_CNT(x)   (x)
#define VTSS_M_VCAP_ES0_ENTRY_CNT_ENTRY_CNT      0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_CNT_ENTRY_CNT(x)   (x)


/* VCAP_ES0_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_ES0_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_ES0_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_ES0_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_ES0_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_ES0_CNT_WIDTH   FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_ES0_CNT_WIDTH_CNT_WIDTH(x)   (x)
#define VTSS_M_VCAP_ES0_CNT_WIDTH_CNT_WIDTH      0xffffffffU
#define VTSS_X_VCAP_ES0_CNT_WIDTH_CNT_WIDTH(x)   (x)


/* VCAP_ES0_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_ES0_CORE_CNT    FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_ES0_CORE_CNT_CORE_CNT(x)     (x)
#define VTSS_M_VCAP_ES0_CORE_CNT_CORE_CNT        0xffffffffU
#define VTSS_X_VCAP_ES0_CORE_CNT_CORE_CNT(x)     (x)


/* VCAP_ES0_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_ES0_IF_CNT      FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_ES0_IF_CNT_IF_CNT(x)         (x)
#define VTSS_M_VCAP_ES0_IF_CNT_IF_CNT            0xffffffffU
#define VTSS_X_VCAP_ES0_IF_CNT_IF_CNT(x)         (x)


/* VCAP_ES0_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_TCAM_CFG    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS     VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_STCMP(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_STCMP      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_STCMP(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_ES0_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_TCAM_CTRL   FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES0_TCAM_CTRL_TCAM_SD(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_TCAM_CTRL_TCAM_SD        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_TCAM_CTRL_TCAM_SD(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_CTRL   FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RUN(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RUN       VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RUN(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_CFG    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_STAT   FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_PASS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_PASS      VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_PASS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_FAIL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_FAIL      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_ES0_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_ES0_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_ES0_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_ES0_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_ES0_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_ES0_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_ES0_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_ES0_RCR_CTRL    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_OPR(x)      VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_OPR         VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_OPR(x)      VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_IDX(x)      VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_IDX         VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_IDX(x)      VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_DATA(x)     VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_DATA        VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_DATA(x)     VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_SHOT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_SHOT        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_SHOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_ES0_RCR_STAT    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_ES0_RCR_STAT_RCR_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_RCR_STAT_RCR_BUSY        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_RCR_STAT_RCR_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_CTRL    FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA     VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_STAT    FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_STAT_BLK_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_STAT_BLK_DONE        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_STAT_BLK_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_BLK_DLY_BLK_DLY(x)   (x)
#define VTSS_M_VCAP_ES0_ECC_BLK_DLY_BLK_DLY      0xffffffffU
#define VTSS_X_VCAP_ES0_ECC_BLK_DLY_BLK_DLY(x)   (x)


/* VCAP_ES0_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_INV     FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV_ADDR(x)      VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV_ADDR         VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV_ADDR(x)      VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV              VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV_ALL(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV_ALL          VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV_ALL(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ERR(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ERR     VTSS_BIT(31U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ERR(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_COR(x)  VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_COR     VTSS_BIT(30U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_COR(x)  VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_ES0_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_IDX_MEM_IDX(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_MEMITGR_IDX_MEM_IDX      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_MEMITGR_IDX_MEM_IDX(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DIV_MEM_DIV(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_MEMITGR_DIV_MEM_DIV      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_MEMITGR_DIV_MEM_DIV(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_SYNC_IN(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_SYNC_IN      VTSS_BIT(7U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_SYNC_IN(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_ENA_IN(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_ENA_IN       VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_ENA_IN(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_DATA_IN(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_DATA_IN      VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_DATA_IN(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_INTR_IN(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_INTR_IN      VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_INTR_IN(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_SYNC_OUT(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_SYNC_OUT     VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_SYNC_OUT(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_ENA_OUT(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_ENA_OUT      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_ENA_OUT(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_ES2,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_ES2,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES2_VCAP_MV_CFG_MV_SIZE(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_VCAP_MV_CFG_MV_SIZE      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_VCAP_MV_CFG_MV_SIZE(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_ES2_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_ES2_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_ES2_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_ES2_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT(x)  (x)
#define VTSS_M_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT     0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT(x)  (x)


/* VCAP_ES2_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_ES2_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_TG_DAT_TG_DAT(x)    (x)
#define VTSS_M_VCAP_ES2_VCAP_TG_DAT_TG_DAT       0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_TG_DAT_TG_DAT(x)    (x)


/* VCAP_ES2_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_ES2,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_ES2_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_ES2,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_ES2_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_STICKY FA_REG(VTSS_TO_VCAP_ES2,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_VER    FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_VER_VCAP_VER(x)     (x)
#define VTSS_M_VCAP_ES2_VCAP_VER_VCAP_VER        0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_VER_VCAP_VER(x)     (x)


/* VCAP_ES2_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_ES2_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_CNT   FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_CNT_ENTRY_CNT(x)   (x)
#define VTSS_M_VCAP_ES2_ENTRY_CNT_ENTRY_CNT      0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_CNT_ENTRY_CNT(x)   (x)


/* VCAP_ES2_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_ES2_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_ES2_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_ES2_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_ES2_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_ES2_CNT_WIDTH   FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_ES2_CNT_WIDTH_CNT_WIDTH(x)   (x)
#define VTSS_M_VCAP_ES2_CNT_WIDTH_CNT_WIDTH      0xffffffffU
#define VTSS_X_VCAP_ES2_CNT_WIDTH_CNT_WIDTH(x)   (x)


/* VCAP_ES2_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_ES2_CORE_CNT    FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_ES2_CORE_CNT_CORE_CNT(x)     (x)
#define VTSS_M_VCAP_ES2_CORE_CNT_CORE_CNT        0xffffffffU
#define VTSS_X_VCAP_ES2_CORE_CNT_CORE_CNT(x)     (x)


/* VCAP_ES2_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_ES2_IF_CNT      FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_ES2_IF_CNT_IF_CNT(x)         (x)
#define VTSS_M_VCAP_ES2_IF_CNT_IF_CNT            0xffffffffU
#define VTSS_X_VCAP_ES2_IF_CNT_IF_CNT(x)         (x)


/* VCAP_ES2_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_TCAM_CFG    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS     VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_STCMP(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_STCMP      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_STCMP(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_ES2_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_TCAM_CTRL   FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES2_TCAM_CTRL_TCAM_SD(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_TCAM_CTRL_TCAM_SD        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_TCAM_CTRL_TCAM_SD(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_CTRL   FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RUN(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RUN       VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RUN(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_CFG    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_STAT   FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_PASS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_PASS      VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_PASS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_FAIL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_FAIL      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_ES2_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_ES2_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_ES2_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_ES2_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_ES2_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_ES2_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_ES2_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_ES2_RCR_CTRL    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_OPR(x)      VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_OPR         VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_OPR(x)      VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_IDX(x)      VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_IDX         VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_IDX(x)      VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_DATA(x)     VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_DATA        VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_DATA(x)     VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_SHOT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_SHOT        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_SHOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_ES2_RCR_STAT    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_ES2_RCR_STAT_RCR_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_RCR_STAT_RCR_BUSY        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_RCR_STAT_RCR_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_CTRL    FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA     VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_STAT    FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_STAT_BLK_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_STAT_BLK_DONE        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_STAT_BLK_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_BLK_DLY_BLK_DLY(x)   (x)
#define VTSS_M_VCAP_ES2_ECC_BLK_DLY_BLK_DLY      0xffffffffU
#define VTSS_X_VCAP_ES2_ECC_BLK_DLY_BLK_DLY(x)   (x)


/* VCAP_ES2_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_INV     FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV_ADDR(x)      VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV_ADDR         VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV_ADDR(x)      VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV              VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV_ALL(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV_ALL          VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV_ALL(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ERR(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ERR     VTSS_BIT(31U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ERR(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_COR(x)  VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_COR     VTSS_BIT(30U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_COR(x)  VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_ES2_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_IDX_MEM_IDX(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_MEMITGR_IDX_MEM_IDX      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_MEMITGR_IDX_MEM_IDX(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DIV_MEM_DIV(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_MEMITGR_DIV_MEM_DIV      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_MEMITGR_DIV_MEM_DIV(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_SYNC_IN(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_SYNC_IN      VTSS_BIT(7U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_SYNC_IN(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_ENA_IN(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_ENA_IN       VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_ENA_IN(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_DATA_IN(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_DATA_IN      VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_DATA_IN(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_INTR_IN(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_INTR_IN      VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_INTR_IN(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_SYNC_OUT(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_SYNC_OUT     VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_SYNC_OUT(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_ENA_OUT(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_ENA_OUT      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_ENA_OUT(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_IP6PFX,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_IP6PFX_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_IP6PFX,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_IP6PFX_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_IP6PFX,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_IP6PFX_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_STICKY FA_REG(VTSS_TO_VCAP_IP6PFX,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_VER FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_VER_VCAP_VER(x)  (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_VER_VCAP_VER     0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_VER_VCAP_VER(x)  (x)


/* VCAP_IP6PFX_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_IP6PFX_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_CNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT(x) (x)


/* VCAP_IP6PFX_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_IP6PFX_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_IP6PFX_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_IP6PFX_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_IP6PFX_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_CNT_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH(x) (x)


/* VCAP_IP6PFX_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_CORE_CNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_CORE_CNT_CORE_CNT(x)  (x)
#define VTSS_M_VCAP_IP6PFX_CORE_CNT_CORE_CNT     0xffffffffU
#define VTSS_X_VCAP_IP6PFX_CORE_CNT_CORE_CNT(x)  (x)


/* VCAP_IP6PFX_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_IF_CNT   FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_IF_CNT_IF_CNT(x)      (x)
#define VTSS_M_VCAP_IP6PFX_IF_CNT_IF_CNT         0xffffffffU
#define VTSS_X_VCAP_IP6PFX_IF_CNT_IF_CNT(x)      (x)


/* VCAP_IP6PFX_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_TCAM_CFG FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_IP6PFX_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_TCAM_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RUN    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_CFG FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_PASS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_PASS    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_DONE    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_IP6PFX_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_IP6PFX_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_IP6PFX_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_IP6PFX_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_RCR_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_OPR(x)   VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_OPR      VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_OPR(x)   VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_IDX(x)   VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_IDX      VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_IDX(x)   VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_DATA(x)  VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_DATA     VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_DATA(x)  VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_RCR_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_RCR_STAT_RCR_BUSY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_RCR_STAT_RCR_BUSY     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_RCR_STAT_RCR_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_STAT_BLK_DONE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_STAT_BLK_DONE     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_STAT_BLK_DONE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY(x) (x)
#define VTSS_M_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY(x) (x)


/* VCAP_IP6PFX_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_INV  FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV_ADDR(x)   VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV_ADDR      VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV_ADDR(x)   VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV           VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV_ALL(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV_ALL       VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV_ALL(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_IP6PFX_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_SUPER,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_SUPER,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_SUPER_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_SUPER_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_SUPER_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_SUPER_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT(x) (x)


/* VCAP_SUPER_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_SUPER_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_TG_DAT_TG_DAT(x)  (x)
#define VTSS_M_VCAP_SUPER_VCAP_TG_DAT_TG_DAT     0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_TG_DAT_TG_DAT(x)  (x)


/* VCAP_SUPER_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_SUPER,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_SUPER_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_SUPER,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_SUPER_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_STICKY FA_REG(VTSS_TO_VCAP_SUPER,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_VER  FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_VER_VCAP_VER(x)   (x)
#define VTSS_M_VCAP_SUPER_VCAP_VER_VCAP_VER      0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_VER_VCAP_VER(x)   (x)


/* VCAP_SUPER_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_SUPER_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_CNT FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT(x) (x)


/* VCAP_SUPER_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_SUPER_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_SUPER_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_SUPER_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_SUPER_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CNT_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH(x) (x)


/* VCAP_SUPER_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CORE_CNT  FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_SUPER_CORE_CNT_CORE_CNT(x)   (x)
#define VTSS_M_VCAP_SUPER_CORE_CNT_CORE_CNT      0xffffffffU
#define VTSS_X_VCAP_SUPER_CORE_CNT_CORE_CNT(x)   (x)


/* VCAP_SUPER_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_IF_CNT    FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_SUPER_IF_CNT_IF_CNT(x)       (x)
#define VTSS_M_VCAP_SUPER_IF_CNT_IF_CNT          0xffffffffU
#define VTSS_X_VCAP_SUPER_IF_CNT_IF_CNT(x)       (x)


/* VCAP_SUPER_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_TCAM_CFG  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_STCMP(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_STCMP    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_STCMP(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_SUPER_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_TCAM_CTRL FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_SUPER_TCAM_CTRL_TCAM_SD(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_TCAM_CTRL_TCAM_SD      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_TCAM_CTRL_TCAM_SD(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_CTRL FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RUN(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RUN     VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RUN(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_CFG  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_STAT FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_PASS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_PASS    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_DONE    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_SUPER_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_SUPER_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_SUPER_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_SUPER_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_SUPER_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RCR_CTRL  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_OPR(x)    VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_OPR       VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_OPR(x)    VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_IDX(x)    VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_IDX       VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_IDX(x)    VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_DATA(x)   VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_DATA      VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_DATA(x)   VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_SHOT(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_SHOT      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_SHOT(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RCR_STAT  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_SUPER_RCR_STAT_RCR_BUSY(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RCR_STAT_RCR_BUSY      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RCR_STAT_RCR_BUSY(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_CTRL  FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_STAT  FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_STAT_BLK_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_STAT_BLK_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_STAT_BLK_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY(x) (x)
#define VTSS_M_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY    0xffffffffU
#define VTSS_X_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY(x) (x)


/* VCAP_SUPER_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_INV   FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV_ADDR(x)    VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV_ADDR       VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV_ADDR(x)    VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV            VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV_ALL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV_ALL        VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV_ALL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_SUPER_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_ENA_IN(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_ENA_IN     VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_ENA_IN(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_RAM_INIT  t_sz:1 ga:280, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RAM_INIT  FA_REG(VTSS_TO_VCAP_SUPER,280U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_TEST_OPT(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_TEST_OPT    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_TEST_OPT(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_INIT(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_INIT      VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_INIT(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_CM_ADDR  t_sz:1 ga:281, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_ADDR   FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_ADDR_CM_ADDR(x)     (x)
#define VTSS_M_VCAP_SUPER_CM_ADDR_CM_ADDR        0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_ADDR_CM_ADDR(x)     (x)


/* VCAP_SUPER_CM_DATA_WR  t_sz:1 ga:281, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_DATA_WR FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR(x) (x)
#define VTSS_M_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR    0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR(x) (x)


/* VCAP_SUPER_CM_DATA_RD  t_sz:1 ga:281, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_DATA_RD FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD(x) (x)
#define VTSS_M_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD    0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD(x) (x)


/* VCAP_SUPER_CM_OP  t_sz:1 ga:281, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_OP     FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_OP_CM_OP(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_SUPER_CM_OP_CM_OP            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_SUPER_CM_OP_CM_OP(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_VOP_CTRL  t_sz:1 ga:10944, gw:123, ra:0, gc:1, rc:1  */
#define VTSS_VOP_VOP_CTRL         FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_VOP_CTRL_LOC_SCAN_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_VOP_CTRL_LOC_SCAN_ENA         VTSS_BIT(1U)
#define VTSS_X_VOP_VOP_CTRL_LOC_SCAN_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_VOP_CTRL_VOP_ENA(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOP_CTRL_VOP_ENA              VTSS_BIT(0U)
#define VTSS_X_VOP_VOP_CTRL_VOP_ENA(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS    VTSS_BIT(6U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* VOP_CPU_EXTR_CFG  t_sz:1 ga:10944, gw:123, ra:1, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG     FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DEF_COPY_QU(x)   VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DEF_COPY_QU      VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DEF_COPY_QU(x)   VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_CPU_ERR_QU(x)    VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_CPU_ERR_QU       VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_CPU_ERR_QU(x)    VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_LMM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_LMM_CPU_QU       VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_LMM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_LMR_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_LMR_CPU_QU       VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_LMR_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DMM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DMM_CPU_QU       VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DMM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DMR_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DMR_CPU_QU       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DMR_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_CFG_1  t_sz:1 ga:10944, gw:123, ra:2, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG_1   FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU     VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU     VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_TST_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_TST_CPU_QU     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_TST_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LT_CPU_QU(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LT_CPU_QU      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LT_CPU_QU(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_CFG_2  t_sz:1 ga:10944, gw:123, ra:3, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG_2   FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_MPLS  t_sz:1 ga:10944, gw:123, ra:4, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_MPLS    FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_L3  t_sz:1 ga:10944, gw:123, ra:5, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_L3      FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_L3_TCP_CPU_QU(x)     VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_L3_TCP_CPU_QU        VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_L3_TCP_CPU_QU(x)     VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_L3_TWAMP_CPU_QU(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_L3_TWAMP_CPU_QU      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_L3_TWAMP_CPU_QU(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_VERSION_CTRL  t_sz:1 ga:10944, gw:123, ra:6, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL     FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_CCM_VERSION(x)   VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_VERSION_CTRL_CCM_VERSION      VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_VERSION_CTRL_CCM_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_VERSION_CTRL_LM_VERSION(x)    VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_LM_VERSION       VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_LM_VERSION(x)    VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_DM_VERSION(x)    VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_DM_VERSION       VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_DM_VERSION(x)    VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_SDM_VERSION(x)   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_SDM_VERSION      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_SDM_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_2  t_sz:1 ga:10944, gw:123, ra:7, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_2   FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_2_TST_VERSION(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_TST_VERSION    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_TST_VERSION(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_LB_VERSION(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_LB_VERSION     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_LB_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_SL_VERSION(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_SL_VERSION     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_SL_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_SL1_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_SL1_VERSION    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_SL1_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_3  t_sz:1 ga:10944, gw:123, ra:8, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_3   FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_3_AIS_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_AIS_VERSION    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_AIS_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_3_LCK_VERSION(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_LCK_VERSION    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_LCK_VERSION(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_3_CSF_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_CSF_VERSION    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_CSF_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_MPLS  t_sz:1 ga:10944, gw:123, ra:9, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_MPLS FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_MPLS_BFD_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_VERSION_CTRL_MPLS_BFD_VERSION    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_VERSION_CTRL_MPLS_BFD_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_OAM_GENERIC_CFG  t_sz:1 ga:10944, gw:123, ra:10, gc:1, rc:16  */
#define VTSS_VOP_OAM_GENERIC_CFG(ri) FA_REG(VTSS_TO_VOP,10944U,0U,0U,ri,10U,1U,16U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS    VTSS_BIT(17U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA    VTSS_BIT(19U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

/* VOP_MPLS_GENERIC_CODEPOINT  t_sz:1 ga:10944, gw:123, ra:26, gc:1, rc:16  */
#define VTSS_VOP_MPLS_GENERIC_CODEPOINT(ri) FA_REG(VTSS_TO_VOP,10944U,0U,0U,ri,26U,1U,16U)

#define VTSS_F_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL(x) VTSS_ENCODE_BITFIELD(x,11U,16U)
#define VTSS_M_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL    VTSS_ENCODE_BITMASK(11U,16U)
#define VTSS_X_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL(x) VTSS_EXTRACT_BITFIELD(x,11U,16U)

#define VTSS_F_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* VOP_SAM_SEQ_TS_CFG  t_sz:1 ga:10944, gw:123, ra:42, gc:1, rc:1  */
#define VTSS_VOP_SAM_SEQ_TS_CFG   FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF(x) VTSS_ENCODE_BITFIELD(x,21U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF    VTSS_ENCODE_BITMASK(21U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF(x) VTSS_EXTRACT_BITFIELD(x,21U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF(x) VTSS_ENCODE_BITFIELD(x,14U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF    VTSS_ENCODE_BITMASK(14U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF(x) VTSS_EXTRACT_BITFIELD(x,14U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB(x) VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB    VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB(x) VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* VOP_SAM_SEQ_TS_CFG_2  t_sz:1 ga:10944, gw:123, ra:43, gc:1, rc:1  */
#define VTSS_VOP_SAM_SEQ_TS_CFG_2 FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LOC_CTRL  t_sz:1 ga:10944, gw:123, ra:44, gc:1, rc:1  */
#define VTSS_VOP_LOC_CTRL         FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN(x) VTSS_ENCODE_BITFIELD(x,29U,2U)
#define VTSS_M_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN    VTSS_ENCODE_BITMASK(29U,2U)
#define VTSS_X_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN(x) VTSS_EXTRACT_BITFIELD(x,29U,2U)

#define VTSS_F_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,29U)
#define VTSS_M_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA    VTSS_ENCODE_BITMASK(0U,29U)
#define VTSS_X_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,29U)

/* VOP_LOC_PERIOD_CFG  t_sz:1 ga:10944, gw:123, ra:45, gc:1, rc:27  */
#define VTSS_VOP_LOC_PERIOD_CFG(ri) FA_REG(VTSS_TO_VOP,10944U,0U,0U,ri,45U,1U,27U)

#define VTSS_F_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* VOP_HMO_PERIOD_CFG  t_sz:1 ga:10944, gw:123, ra:72, gc:1, rc:2  */
#define VTSS_VOP_HMO_PERIOD_CFG(ri) FA_REG(VTSS_TO_VOP,10944U,0U,0U,ri,72U,1U,2U)

#define VTSS_F_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* VOP_HMO_FORCE_SLOT_CFG  t_sz:1 ga:10944, gw:123, ra:74, gc:1, rc:2  */
#define VTSS_VOP_HMO_FORCE_SLOT_CFG(ri) FA_REG(VTSS_TO_VOP,10944U,0U,0U,ri,74U,1U,2U)

#define VTSS_F_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_HMO_TIMER_CFG  t_sz:1 ga:10944, gw:123, ra:76, gc:1, rc:1  */
#define VTSS_VOP_HMO_TIMER_CFG    FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,76U,1U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER    VTSS_BIT(12U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER    VTSS_BIT(11U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER    VTSS_BIT(10U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER    VTSS_BIT(9U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER    VTSS_BIT(8U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER    VTSS_BIT(7U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER    VTSS_BIT(6U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER    VTSS_BIT(5U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER    VTSS_BIT(4U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER    VTSS_BIT(3U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER    VTSS_BIT(2U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER    VTSS_BIT(1U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER    VTSS_BIT(0U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOC_SCAN_STICKY  t_sz:1 ga:10944, gw:123, ra:77, gc:1, rc:1  */
#define VTSS_VOP_LOC_SCAN_STICKY  FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MASTER_INTR_CTRL  t_sz:1 ga:10944, gw:123, ra:78, gc:1, rc:1  */
#define VTSS_VOP_MASTER_INTR_CTRL FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,78U,1U,1U)

#define VTSS_F_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR    VTSS_BIT(8U)
#define VTSS_X_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA    VTSS_BIT(25U)
#define VTSS_X_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

/* VOP_VOE32_INTR  t_sz:1 ga:10944, gw:123, ra:79, gc:1, rc:1  */
#define VTSS_VOP_VOE32_INTR       FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,79U,1U,1U)

#define VTSS_F_VOP_VOE32_INTR_VOE32_INTR(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_VOE32_INTR_VOE32_INTR         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_VOE32_INTR_VOE32_INTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_INTR  t_sz:1 ga:10944, gw:123, ra:81, gc:1, rc:2  */
#define VTSS_VOP_INTR(ri)         FA_REG(VTSS_TO_VOP,10944U,0U,0U,ri,81U,1U,2U)

#define VTSS_F_VOP_INTR_VOE_INTR(x)              (x)
#define VTSS_M_VOP_INTR_VOE_INTR                 0xffffffffU
#define VTSS_X_VOP_INTR_VOE_INTR(x)              (x)


/* VOP_COMMON_MEP_MC_MAC_LSB  t_sz:1 ga:10944, gw:123, ra:116, gc:1, rc:1  */
#define VTSS_VOP_COMMON_MEP_MC_MAC_LSB FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,116U,1U,1U)

#define VTSS_F_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB(x) VTSS_ENCODE_BITFIELD(x,3U,28U)
#define VTSS_M_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB    VTSS_ENCODE_BITMASK(3U,28U)
#define VTSS_X_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,3U,28U)

/* VOP_COMMON_MEP_MC_MAC_MSB  t_sz:1 ga:10944, gw:123, ra:117, gc:1, rc:1  */
#define VTSS_VOP_COMMON_MEP_MC_MAC_MSB FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,117U,1U,1U)

#define VTSS_F_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LOC_CTRL_2  t_sz:1 ga:10944, gw:123, ra:118, gc:1, rc:1  */
#define VTSS_VOP_LOC_CTRL_2       FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,118U,1U,1U)

#define VTSS_F_VOP_LOC_CTRL_2_LOC_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_LOC_CTRL_2_LOC_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_LOC_CTRL_2_LOC_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_CPU_EXTR_MRP  t_sz:1 ga:10944, gw:123, ra:119, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_MRP     FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,119U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_MRP_REM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_REM_CPU_QU       VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_REM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_OWN_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_OWN_CPU_QU       VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_OWN_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_OTHER_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_OTHER_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_OTHER_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_TST_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_TST_CPU_QU    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_TST_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_CTRL_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_CTRL_CPU_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_CTRL_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_ITST_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_ITST_CPU_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_ITST_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_ICTRL_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_ICTRL_CPU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_ICTRL_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_DLR  t_sz:1 ga:10944, gw:123, ra:120, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_DLR     FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,120U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_DLR_NEW_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_NEW_CPU_QU       VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_NEW_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_ACT_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_ACT_CPU_QU       VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_ACT_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_DLR_ADV_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_DLR_ADV_CPU_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_DLR_ADV_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_DLR_BCN_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_DLR_BCN_CPU_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_DLR_BCN_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_DLR_OTHER_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_DLR_OTHER_CPU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_DLR_OTHER_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_TICK_CFG  t_sz:1 ga:10944, gw:123, ra:121, gc:1, rc:1  */
#define VTSS_VOP_TICK_CFG         FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,121U,1U,1U)

#define VTSS_F_VOP_TICK_CFG_TICK_CNT(x)          VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_VOP_TICK_CFG_TICK_CNT             VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_VOP_TICK_CFG_TICK_CNT(x)          VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* VOP_MRP_TS_CFG  t_sz:1 ga:10944, gw:123, ra:122, gc:1, rc:1  */
#define VTSS_VOP_MRP_TS_CFG       FA_REG(VTSS_TO_VOP,10944U,0U,0U,0U,122U,1U,1U)

#define VTSS_F_VOP_MRP_TS_CFG_MRP_TS(x)          (x)
#define VTSS_M_VOP_MRP_TS_CFG_MRP_TS             0xffffffffU
#define VTSS_X_VOP_MRP_TS_CFG_MRP_TS(x)          (x)


/* VOP_VOE_MISC_CONFIG  t_sz:1 ga:10624, gw:1, ra:0, gc:64, rc:1  */
#define VTSS_VOP_VOE_MISC_CONFIG(gi) FA_REG(VTSS_TO_VOP,10624U,gi,1U,0U,0U,64U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_VOE_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_VOE_ENA       VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_VOE_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE    VTSS_BIT(3U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_SL_ENA(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_SL_ENA        VTSS_BIT(2U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_SL_ENA(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_BLK_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_BLK_ENA       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_BLK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_VOE_COMMON_CFG  t_sz:1 ga:0, gw:64, ra:0, gc:64, rc:1  */
#define VTSS_VOP_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,0U,64U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_UPMEP_ENA(x)   VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_UPMEP_ENA      VTSS_BIT(13U)
#define VTSS_X_VOP_VOE_COMMON_CFG_UPMEP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_PATH_VOEID(x)  VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_VOE_COMMON_CFG_PATH_VOEID     VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_VOE_COMMON_CFG_PATH_VOEID(x)  VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_VOE_CTRL  t_sz:1 ga:0, gw:64, ra:1, gc:64, rc:1  */
#define VTSS_VOP_VOE_CTRL(gi)     FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,1U,64U,1U)

#define VTSS_F_VOP_VOE_CTRL_MEL_VAL(x)           VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_VOE_CTRL_MEL_VAL              VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_VOE_CTRL_MEL_VAL(x)           VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_VOE_CTRL_G_8113_1_ENA(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_VOE_CTRL_G_8113_1_ENA         VTSS_BIT(6U)
#define VTSS_X_VOP_VOE_CTRL_G_8113_1_ENA(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_VOE_CTRL_RX_DMAC_CHK_SEL(x)   VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_VOE_CTRL_RX_DMAC_CHK_SEL      VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_VOE_CTRL_RX_DMAC_CHK_SEL(x)   VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_VOE_CTRL_VERIFY_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOE_CTRL_VERIFY_VERSION_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_VOE_CTRL_VERIFY_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOE_CTRL_EXTERN_DM_TSTAMP(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOE_CTRL_EXTERN_DM_TSTAMP     VTSS_BIT(2U)
#define VTSS_X_VOP_VOE_CTRL_EXTERN_DM_TSTAMP(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX    VTSS_BIT(1U)
#define VTSS_X_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_VOE_CTRL_SAT_TEST_VOE(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOE_CTRL_SAT_TEST_VOE         VTSS_BIT(0U)
#define VTSS_X_VOP_VOE_CTRL_SAT_TEST_VOE(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_VOE_MEPID_CFG  t_sz:1 ga:0, gw:64, ra:2, gc:64, rc:1  */
#define VTSS_VOP_VOE_MEPID_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,2U,64U,1U)

#define VTSS_F_VOP_VOE_MEPID_CFG_VOE_MEPID(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_VOE_MEPID_CFG_VOE_MEPID       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_VOE_MEPID_CFG_VOE_MEPID(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_PEER_MEPID_CFG  t_sz:1 ga:0, gw:64, ra:3, gc:64, rc:1  */
#define VTSS_VOP_PEER_MEPID_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,3U,64U,1U)

#define VTSS_F_VOP_PEER_MEPID_CFG_PEER_MEPID(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_PEER_MEPID_CFG_PEER_MEPID     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_PEER_MEPID_CFG_PEER_MEPID(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_SAM_COSID_SEQ_CFG  t_sz:1 ga:0, gw:64, ra:4, gc:64, rc:1  */
#define VTSS_VOP_SAM_COSID_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,4U,64U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM    VTSS_BIT(6U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM    VTSS_BIT(5U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_SAM_NON_OAM_SEQ_CFG  t_sz:1 ga:0, gw:64, ra:5, gc:64, rc:1  */
#define VTSS_VOP_SAM_NON_OAM_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,5U,64U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT    VTSS_BIT(15U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP    VTSS_BIT(14U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO    VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO    VTSS_BIT(6U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM    VTSS_BIT(5U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT    VTSS_BIT(2U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM    VTSS_BIT(1U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF    VTSS_BIT(0U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CPU_COPY_CTRL  t_sz:1 ga:0, gw:64, ra:6, gc:64, rc:1  */
#define VTSS_VOP_OAM_CPU_COPY_CTRL(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,6U,64U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CPU_COPY_CTRL_2  t_sz:1 ga:0, gw:64, ra:7, gc:64, rc:1  */
#define VTSS_VOP_OAM_CPU_COPY_CTRL_2(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,7U,64U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_PDU_VOE_PASS  t_sz:1 ga:0, gw:64, ra:8, gc:64, rc:1  */
#define VTSS_VOP_PDU_VOE_PASS(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,8U,64U,1U)

#define VTSS_F_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_OAM_CNT_OAM_CTRL  t_sz:1 ga:0, gw:64, ra:9, gc:64, rc:1  */
#define VTSS_VOP_OAM_CNT_OAM_CTRL(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,9U,64U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CNT_DATA_CTRL  t_sz:1 ga:0, gw:64, ra:10, gc:64, rc:1  */
#define VTSS_VOP_OAM_CNT_DATA_CTRL(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,10U,64U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,16U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK    VTSS_ENCODE_BITMASK(15U,16U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,16U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CNT_DATA_CTRL_2  t_sz:1 ga:0, gw:64, ra:11, gc:64, rc:1  */
#define VTSS_VOP_OAM_CNT_DATA_CTRL_2(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,11U,64U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MEP_UC_MAC_LSB  t_sz:1 ga:0, gw:64, ra:12, gc:64, rc:1  */
#define VTSS_VOP_MEP_UC_MAC_LSB(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,12U,64U,1U)

#define VTSS_F_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB(x) (x)
#define VTSS_M_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB(x) (x)


/* VOP_MEP_UC_MAC_MSB  t_sz:1 ga:0, gw:64, ra:13, gc:64, rc:1  */
#define VTSS_VOP_MEP_UC_MAC_MSB(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,13U,64U,1U)

#define VTSS_F_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_OAM_HW_CTRL  t_sz:1 ga:0, gw:64, ra:14, gc:64, rc:1  */
#define VTSS_VOP_OAM_HW_CTRL(gi)  FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,14U,64U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LMM_ENA(x)        VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LMM_ENA           VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_HW_CTRL_LMM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LMR_ENA(x)        VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LMR_ENA           VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_HW_CTRL_LMR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_TST_ENA(x)        VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_TST_ENA           VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_HW_CTRL_TST_ENA(x)        VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBM_ENA(x)        VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBM_ENA           VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBR_ENA(x)        VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBR_ENA           VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_DMM_ENA(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_DMM_ENA           VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_HW_CTRL_DMM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_DMR_ENA(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_DMR_ENA           VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_HW_CTRL_DMR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_SDM_ENA(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_SDM_ENA           VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_HW_CTRL_SDM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_CCM_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_CCM_ENA           VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_HW_CTRL_CCM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_CCM_LM_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_CCM_LM_ENA        VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_HW_CTRL_CCM_LM_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOOPBACK_ENA  t_sz:1 ga:0, gw:64, ra:15, gc:64, rc:1  */
#define VTSS_VOP_LOOPBACK_ENA(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,15U,64U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_LBM_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_LBM_ENA       VTSS_BIT(2U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_LBM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_LMM_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_LMM_ENA       VTSS_BIT(1U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_LMM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_DMM_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_DMM_ENA       VTSS_BIT(0U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_DMM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOOPBACK_CFG  t_sz:1 ga:0, gw:64, ra:16, gc:64, rc:1  */
#define VTSS_VOP_LOOPBACK_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,16U,64U,1U)

#define VTSS_F_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_LOOPBACK_CFG_LB_ISDX(x)       VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_VOP_LOOPBACK_CFG_LB_ISDX          VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_VOP_LOOPBACK_CFG_LB_ISDX(x)       VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP    VTSS_BIT(0U)
#define VTSS_X_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_TX_TRANSID_UPDATE  t_sz:1 ga:0, gw:64, ra:17, gc:64, rc:1  */
#define VTSS_VOP_TX_TRANSID_UPDATE(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,17U,64U,1U)

#define VTSS_F_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_CFG  t_sz:1 ga:0, gw:64, ra:18, gc:64, rc:1  */
#define VTSS_VOP_CCM_CFG(gi)      FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,18U,64U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_LM_PERIOD(x)      VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_LM_PERIOD         VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_LM_PERIOD(x)      VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_SEQ_UPD_ENA(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_SEQ_UPD_ENA       VTSS_BIT(11U)
#define VTSS_X_VOP_CCM_CFG_CCM_SEQ_UPD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_PRIO(x)           VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_PRIO              VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_PRIO(x)           VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_PERIOD(x)         VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_PERIOD            VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_PERIOD(x)         VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_MEGID_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_MEGID_CHK_ENA     VTSS_BIT(3U)
#define VTSS_X_VOP_CCM_CFG_CCM_MEGID_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_MEPID_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_MEPID_CHK_ENA     VTSS_BIT(2U)
#define VTSS_X_VOP_CCM_CFG_CCM_MEPID_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_MEGID_CFG  t_sz:1 ga:0, gw:64, ra:19, gc:64, rc:12  */
#define VTSS_VOP_CCM_MEGID_CFG(gi,ri) FA_REG(VTSS_TO_VOP,0U,gi,64U,ri,19U,64U,12U)

#define VTSS_F_VOP_CCM_MEGID_CFG_CCM_MEGID(x)    (x)
#define VTSS_M_VOP_CCM_MEGID_CFG_CCM_MEGID       0xffffffffU
#define VTSS_X_VOP_CCM_MEGID_CFG_CCM_MEGID(x)    (x)


/* VOP_SLM_CONFIG  t_sz:1 ga:0, gw:64, ra:31, gc:64, rc:1  */
#define VTSS_VOP_SLM_CONFIG(gi)   FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,31U,64U,1U)

#define VTSS_F_VOP_SLM_CONFIG_SLM_PRIO(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_SLM_CONFIG_SLM_PRIO           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_SLM_CONFIG_SLM_PRIO(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_SLM_TEST_ID  t_sz:1 ga:0, gw:64, ra:32, gc:64, rc:1  */
#define VTSS_VOP_SLM_TEST_ID(gi)  FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,32U,64U,1U)

#define VTSS_F_VOP_SLM_TEST_ID_SLM_TEST_ID(x)    (x)
#define VTSS_M_VOP_SLM_TEST_ID_SLM_TEST_ID       0xffffffffU
#define VTSS_X_VOP_SLM_TEST_ID_SLM_TEST_ID(x)    (x)


/* VOP_SLM_PEER_LIST  t_sz:1 ga:0, gw:64, ra:33, gc:64, rc:8  */
#define VTSS_VOP_SLM_PEER_LIST(gi,ri) FA_REG(VTSS_TO_VOP,0U,gi,64U,ri,33U,64U,8U)

#define VTSS_F_VOP_SLM_PEER_LIST_SLM_PEER_MEPID(x) VTSS_ENCODE_BITFIELD(x,1U,13U)
#define VTSS_M_VOP_SLM_PEER_LIST_SLM_PEER_MEPID    VTSS_ENCODE_BITMASK(1U,13U)
#define VTSS_X_VOP_SLM_PEER_LIST_SLM_PEER_MEPID(x) VTSS_EXTRACT_BITFIELD(x,1U,13U)

#define VTSS_F_VOP_SLM_PEER_LIST_SLM_PEER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_SLM_PEER_LIST_SLM_PEER_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_SLM_PEER_LIST_SLM_PEER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_G_8113_1_CFG  t_sz:1 ga:0, gw:64, ra:41, gc:64, rc:1  */
#define VTSS_VOP_G_8113_1_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,41U,64U,1U)

#define VTSS_F_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_G_8113_1_REMOTE_MIPID  t_sz:1 ga:0, gw:64, ra:42, gc:64, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,42U,64U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID1  t_sz:1 ga:0, gw:64, ra:43, gc:64, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID1(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,43U,64U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID2  t_sz:1 ga:0, gw:64, ra:44, gc:64, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID2(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,44U,64U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID3  t_sz:1 ga:0, gw:64, ra:45, gc:64, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID3(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,45U,64U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_RX_SEL_OAM_CNT  t_sz:1 ga:4096, gw:64, ra:0, gc:64, rc:1  */
#define VTSS_VOP_RX_SEL_OAM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,0U,64U,1U)

#define VTSS_F_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT(x) (x)


/* VOP_RX_OAM_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:1, gc:64, rc:1  */
#define VTSS_VOP_RX_OAM_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,1U,64U,1U)

#define VTSS_F_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT(x) (x)


/* VOP_TX_SEL_OAM_CNT  t_sz:1 ga:4096, gw:64, ra:2, gc:64, rc:1  */
#define VTSS_VOP_TX_SEL_OAM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,2U,64U,1U)

#define VTSS_F_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT(x) (x)


/* VOP_TX_OAM_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:3, gc:64, rc:1  */
#define VTSS_VOP_TX_OAM_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,3U,64U,1U)

#define VTSS_F_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT(x) (x)


/* VOP_CCM_RX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:4, gc:64, rc:1  */
#define VTSS_VOP_CCM_RX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,4U,64U,1U)

#define VTSS_F_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_TX_SEQ_CFG  t_sz:1 ga:4096, gw:64, ra:5, gc:64, rc:1  */
#define VTSS_VOP_CCM_TX_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,5U,64U,1U)

#define VTSS_F_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ(x)  (x)
#define VTSS_M_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ     0xffffffffU
#define VTSS_X_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ(x)  (x)


/* VOP_CCM_RX_SEQ_CFG  t_sz:1 ga:4096, gw:64, ra:6, gc:64, rc:1  */
#define VTSS_VOP_CCM_RX_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,6U,64U,1U)

#define VTSS_F_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ(x)  (x)
#define VTSS_M_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ     0xffffffffU
#define VTSS_X_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ(x)  (x)


/* VOP_CCM_RX_WARNING  t_sz:1 ga:4096, gw:64, ra:7, gc:64, rc:1  */
#define VTSS_VOP_CCM_RX_WARNING(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,7U,64U,1U)

#define VTSS_F_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_ERR  t_sz:1 ga:4096, gw:64, ra:8, gc:64, rc:1  */
#define VTSS_VOP_CCM_ERR(gi)      FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,8U,64U,1U)

#define VTSS_F_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_RX_ERR_1  t_sz:1 ga:4096, gw:64, ra:9, gc:64, rc:1  */
#define VTSS_VOP_CCM_RX_ERR_1(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,9U,64U,1U)

#define VTSS_F_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LBM_TX_TRANSID_CFG  t_sz:1 ga:4096, gw:64, ra:10, gc:64, rc:1  */
#define VTSS_VOP_LBM_TX_TRANSID_CFG(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,10U,64U,1U)

#define VTSS_F_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID(x) (x)
#define VTSS_M_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID    0xffffffffU
#define VTSS_X_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID(x) (x)


/* VOP_LBR_TX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:11, gc:64, rc:1  */
#define VTSS_VOP_LBR_TX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,11U,64U,1U)

#define VTSS_F_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT(x) (x)


/* VOP_LBR_RX_TRANSID_CFG  t_sz:1 ga:4096, gw:64, ra:12, gc:64, rc:1  */
#define VTSS_VOP_LBR_RX_TRANSID_CFG(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,12U,64U,1U)

#define VTSS_F_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID(x) (x)
#define VTSS_M_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID    0xffffffffU
#define VTSS_X_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID(x) (x)


/* VOP_LBR_RX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:13, gc:64, rc:1  */
#define VTSS_VOP_LBR_RX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,13U,64U,1U)

#define VTSS_F_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT(x) (x)
#define VTSS_M_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT(x) (x)


/* VOP_LBR_RX_TRANSID_ERR_CNT  t_sz:1 ga:4096, gw:64, ra:14, gc:64, rc:1  */
#define VTSS_VOP_LBR_RX_TRANSID_ERR_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,14U,64U,1U)

#define VTSS_F_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT(x) (x)
#define VTSS_M_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT(x) (x)


/* VOP_DM_PDU_CNT  t_sz:1 ga:4096, gw:64, ra:15, gc:64, rc:1  */
#define VTSS_VOP_DM_PDU_CNT(gi)   FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,15U,64U,1U)

#define VTSS_F_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT     VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_LM_PDU_CNT  t_sz:1 ga:4096, gw:64, ra:16, gc:64, rc:1  */
#define VTSS_VOP_LM_PDU_CNT(gi)   FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,16U,64U,1U)

#define VTSS_F_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT     VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_TX_OAM_DISCARD  t_sz:1 ga:4096, gw:64, ra:17, gc:64, rc:1  */
#define VTSS_VOP_TX_OAM_DISCARD(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,17U,64U,1U)

#define VTSS_F_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT(x) (x)
#define VTSS_M_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT    0xffffffffU
#define VTSS_X_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT(x) (x)


/* VOP_RX_OAM_DISCARD  t_sz:1 ga:4096, gw:64, ra:18, gc:64, rc:1  */
#define VTSS_VOP_RX_OAM_DISCARD(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,18U,64U,1U)

#define VTSS_F_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT(x) (x)
#define VTSS_M_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT    0xffffffffU
#define VTSS_X_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT(x) (x)


/* VOP_PDU_EXTRACT  t_sz:1 ga:4096, gw:64, ra:19, gc:64, rc:1  */
#define VTSS_VOP_PDU_EXTRACT(gi)  FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,19U,64U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE    VTSS_BIT(23U)
#define VTSS_X_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR    VTSS_BIT(22U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR    VTSS_BIT(21U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR    VTSS_BIT(20U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR    VTSS_BIT(19U)
#define VTSS_X_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR    VTSS_BIT(18U)
#define VTSS_X_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR    VTSS_BIT(17U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR    VTSS_BIT(16U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR    VTSS_BIT(15U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR    VTSS_BIT(14U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR    VTSS_BIT(13U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR    VTSS_BIT(12U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR    VTSS_BIT(11U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR    VTSS_BIT(10U)
#define VTSS_X_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR    VTSS_BIT(9U)
#define VTSS_X_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_SL_ERR_EXTR(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_SL_ERR_EXTR       VTSS_BIT(8U)
#define VTSS_X_VOP_PDU_EXTRACT_SL_ERR_EXTR(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_AIS_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_AIS_ERR_EXTR      VTSS_BIT(7U)
#define VTSS_X_VOP_PDU_EXTRACT_AIS_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR    VTSS_BIT(6U)
#define VTSS_X_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_LCK_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_LCK_ERR_EXTR      VTSS_BIT(5U)
#define VTSS_X_VOP_PDU_EXTRACT_LCK_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR    VTSS_BIT(4U)
#define VTSS_X_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CSF_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CSF_ERR_EXTR      VTSS_BIT(3U)
#define VTSS_X_VOP_PDU_EXTRACT_CSF_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR    VTSS_BIT(2U)
#define VTSS_X_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR    VTSS_BIT(0U)
#define VTSS_X_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_AUTO_HIT_ME_ONCE  t_sz:1 ga:4096, gw:64, ra:20, gc:64, rc:1  */
#define VTSS_VOP_AUTO_HIT_ME_ONCE(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,20U,64U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT(x)  VTSS_ENCODE_BITFIELD(x,26U,3U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT     VTSS_ENCODE_BITMASK(26U,3U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT(x)  VTSS_EXTRACT_BITFIELD(x,26U,3U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT    VTSS_BIT(25U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO    VTSS_BIT(24U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT    VTSS_BIT(23U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT    VTSS_BIT(22U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM(x) VTSS_ENCODE_BITFIELD(x,14U,8U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM    VTSS_ENCODE_BITMASK(14U,8U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM(x) VTSS_EXTRACT_BITFIELD(x,14U,8U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT    VTSS_BIT(5U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT    VTSS_BIT(4U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT    VTSS_BIT(3U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT    VTSS_BIT(2U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT    VTSS_BIT(1U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT    VTSS_BIT(0U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_SYNLM_EXTRACT  t_sz:1 ga:4096, gw:64, ra:21, gc:64, rc:1  */
#define VTSS_VOP_SYNLM_EXTRACT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,21U,64U,1U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_HMO(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_HMO     VTSS_BIT(16U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_HMO(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_OAM_TX_STICKY  t_sz:1 ga:4096, gw:64, ra:22, gc:64, rc:1  */
#define VTSS_VOP_OAM_TX_STICKY(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,22U,64U,1U)

#define VTSS_F_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_RX_STICKY  t_sz:1 ga:4096, gw:64, ra:23, gc:64, rc:1  */
#define VTSS_VOP_OAM_RX_STICKY(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,23U,64U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY    VTSS_BIT(26U)
#define VTSS_X_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LTM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LTM_RX_STICKY    VTSS_BIT(25U)
#define VTSS_X_VOP_OAM_RX_STICKY_LTM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LTR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LTR_RX_STICKY    VTSS_BIT(24U)
#define VTSS_X_VOP_OAM_RX_STICKY_LTR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LMM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LMM_RX_STICKY    VTSS_BIT(23U)
#define VTSS_X_VOP_OAM_RX_STICKY_LMM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LMR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LMR_RX_STICKY    VTSS_BIT(22U)
#define VTSS_X_VOP_OAM_RX_STICKY_LMR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_TST_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_TST_RX_STICKY    VTSS_BIT(21U)
#define VTSS_X_VOP_OAM_RX_STICKY_TST_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBM_RX_STICKY    VTSS_BIT(20U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBR_RX_STICKY    VTSS_BIT(19U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMM_RX_STICKY    VTSS_BIT(18U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMR_RX_STICKY    VTSS_BIT(17U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SDM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SDM_RX_STICKY    VTSS_BIT(16U)
#define VTSS_X_VOP_OAM_RX_STICKY_SDM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_STICKY    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SLM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SLM_RX_STICKY    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_RX_STICKY_SLM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SLR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SLR_RX_STICKY    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_RX_STICKY_SLR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SL1_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SL1_RX_STICKY    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_RX_STICKY_SL1_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_AIS_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_AIS_RX_STICKY    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_RX_STICKY_AIS_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LCK_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LCK_RX_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_RX_STICKY_LCK_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CSF_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CSF_RX_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_RX_STICKY_CSF_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_RX_STICKY2  t_sz:1 ga:4096, gw:64, ra:24, gc:64, rc:1  */
#define VTSS_VOP_OAM_RX_STICKY2(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,24U,64U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK    VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_STAT  t_sz:1 ga:4096, gw:64, ra:25, gc:64, rc:1  */
#define VTSS_VOP_CCM_STAT(gi)     FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,25U,64U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_LM_INSERT_NXT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_CCM_STAT_CCM_LM_INSERT_NXT    VTSS_BIT(22U)
#define VTSS_X_VOP_CCM_STAT_CCM_LM_INSERT_NXT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_TX_RDI(x)        VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_CCM_STAT_CCM_TX_RDI           VTSS_BIT(21U)
#define VTSS_X_VOP_CCM_STAT_CCM_TX_RDI(x)        VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_MISS_CNT         VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CCM_STAT_2  t_sz:1 ga:4096, gw:64, ra:26, gc:64, rc:1  */
#define VTSS_VOP_CCM_STAT_2(gi)   FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,26U,64U,1U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CCM_RX_LAST  t_sz:1 ga:4096, gw:64, ra:27, gc:64, rc:1  */
#define VTSS_VOP_CCM_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,27U,64U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR    VTSS_BIT(5U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT    VTSS_BIT(0U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT    VTSS_BIT(1U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT    VTSS_BIT(2U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT    VTSS_BIT(7U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT    VTSS_BIT(6U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_LOC_DEFECT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_LOC_DEFECT    VTSS_BIT(3U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_LOC_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_RDI(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_RDI        VTSS_BIT(4U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_RDI(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT(x) VTSS_ENCODE_BITFIELD(x,13U,5U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT    VTSS_ENCODE_BITMASK(13U,5U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT(x) VTSS_EXTRACT_BITFIELD(x,13U,5U)

#define VTSS_F_VOP_CCM_RX_LAST_TLV_PORT_STATUS(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_VOP_CCM_RX_LAST_TLV_PORT_STATUS    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_VOP_CCM_RX_LAST_TLV_PORT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* VOP_AIS_STAT  t_sz:1 ga:4096, gw:64, ra:28, gc:64, rc:1  */
#define VTSS_VOP_AIS_STAT(gi)     FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,28U,64U,1U)

#define VTSS_F_VOP_AIS_STAT_AIS_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_AIS_STAT_AIS_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_AIS_STAT_AIS_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_AIS_STAT_AIS_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_AIS_STAT_AIS_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_AIS_STAT_AIS_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_AIS_RX_LAST  t_sz:1 ga:4096, gw:64, ra:29, gc:64, rc:1  */
#define VTSS_VOP_AIS_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,29U,64U,1U)

#define VTSS_F_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR    VTSS_BIT(1U)
#define VTSS_X_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_AIS_RX_LAST_AIS_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_AIS_RX_LAST_AIS_DEFECT        VTSS_BIT(0U)
#define VTSS_X_VOP_AIS_RX_LAST_AIS_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LCK_STAT  t_sz:1 ga:4096, gw:64, ra:30, gc:64, rc:1  */
#define VTSS_VOP_LCK_STAT(gi)     FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,30U,64U,1U)

#define VTSS_F_VOP_LCK_STAT_LCK_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_LCK_STAT_LCK_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_LCK_STAT_LCK_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_LCK_STAT_LCK_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_LCK_STAT_LCK_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_LCK_STAT_LCK_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_LCK_RX_LAST  t_sz:1 ga:4096, gw:64, ra:31, gc:64, rc:1  */
#define VTSS_VOP_LCK_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,31U,64U,1U)

#define VTSS_F_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR    VTSS_BIT(1U)
#define VTSS_X_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LCK_RX_LAST_LCK_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LCK_RX_LAST_LCK_DEFECT        VTSS_BIT(0U)
#define VTSS_X_VOP_LCK_RX_LAST_LCK_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CSF_STAT  t_sz:1 ga:4096, gw:64, ra:32, gc:64, rc:1  */
#define VTSS_VOP_CSF_STAT(gi)     FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,32U,64U,1U)

#define VTSS_F_VOP_CSF_STAT_CSF_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CSF_STAT_CSF_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CSF_STAT_CSF_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CSF_STAT_CSF_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CSF_STAT_CSF_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CSF_STAT_CSF_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CSF_RX_LAST  t_sz:1 ga:4096, gw:64, ra:33, gc:64, rc:1  */
#define VTSS_VOP_CSF_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,33U,64U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR    VTSS_BIT(5U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_DEFECT        VTSS_BIT(4U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR    VTSS_BIT(3U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_INTR_STICKY  t_sz:1 ga:4096, gw:64, ra:34, gc:64, rc:1  */
#define VTSS_VOP_INTR_STICKY(gi)  FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,34U,64U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_LOC_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_INTR_STICKY_CCM_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_RDI_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_RDI_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_RDI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY    VTSS_BIT(18U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY    VTSS_BIT(17U)
#define VTSS_X_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY    VTSS_BIT(16U)
#define VTSS_X_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY    VTSS_BIT(15U)
#define VTSS_X_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_INTR_STICKY_AIS_STICKY(x)     VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_INTR_STICKY_AIS_STICKY        VTSS_BIT(14U)
#define VTSS_X_VOP_INTR_STICKY_AIS_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY    VTSS_BIT(13U)
#define VTSS_X_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_INTR_STICKY_LCK_STICKY(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_INTR_STICKY_LCK_STICKY        VTSS_BIT(12U)
#define VTSS_X_VOP_INTR_STICKY_LCK_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY    VTSS_BIT(11U)
#define VTSS_X_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_STICKY(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_STICKY        VTSS_BIT(10U)
#define VTSS_X_VOP_INTR_STICKY_CSF_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* VOP_INTR_ENA  t_sz:1 ga:4096, gw:64, ra:35, gc:64, rc:1  */
#define VTSS_VOP_INTR_ENA(gi)     FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,35U,64U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_LOC_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_LOC_INTR_ENA     VTSS_BIT(3U)
#define VTSS_X_VOP_INTR_ENA_CCM_LOC_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA    VTSS_BIT(17U)
#define VTSS_X_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_INTR_ENA_AIS_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_INTR_ENA_AIS_INTR_ENA         VTSS_BIT(14U)
#define VTSS_X_VOP_INTR_ENA_AIS_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_INTR_ENA_LCK_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_INTR_ENA_LCK_INTR_ENA         VTSS_BIT(12U)
#define VTSS_X_VOP_INTR_ENA_LCK_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_INTR_ENA         VTSS_BIT(10U)
#define VTSS_X_VOP_INTR_ENA_CSF_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* VOP_SLM_TX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:36, gc:64, rc:1  */
#define VTSS_VOP_SLM_TX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,4096U,gi,64U,0U,36U,64U,1U)

#define VTSS_F_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT(x) (x)


/* VOP_BLK_STICKY  t_sz:1 ga:10688, gw:1, ra:0, gc:64, rc:1  */
#define VTSS_VOP_BLK_STICKY(gi)   FA_REG(VTSS_TO_VOP,10688U,gi,1U,0U,0U,64U,1U)

#define VTSS_F_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_TX_FCB_CFG  t_sz:1 ga:10368, gw:2, ra:0, gc:64, rc:1  */
#define VTSS_VOP_CCM_TX_FCB_CFG(gi) FA_REG(VTSS_TO_VOP,10368U,gi,2U,0U,0U,64U,1U)

#define VTSS_F_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB(x)  (x)
#define VTSS_M_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB     0xffffffffU
#define VTSS_X_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB(x)  (x)


/* VOP_CCM_RX_FCB_CFG  t_sz:1 ga:10368, gw:2, ra:1, gc:64, rc:1  */
#define VTSS_VOP_CCM_RX_FCB_CFG(gi) FA_REG(VTSS_TO_VOP,10368U,gi,2U,0U,1U,64U,1U)

#define VTSS_F_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB(x)  (x)
#define VTSS_M_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB     0xffffffffU
#define VTSS_X_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB(x)  (x)


/* VOP_CT_OAM_COMMON_ANA  t_sz:1 ga:8192, gw:16, ra:0, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,0U,133U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA    VTSS_BIT(29U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA(x) VTSS_ENCODE_BITFIELD(x,22U,5U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA    VTSS_ENCODE_BITMASK(22U,5U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA(x) VTSS_EXTRACT_BITFIELD(x,22U,5U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_COMMON1_ANA  t_sz:1 ga:8192, gw:16, ra:1, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON1_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,1U,133U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_INFO_ANA  t_sz:1 ga:8192, gw:16, ra:2, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,2U,133U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA    VTSS_BIT(26U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA    VTSS_BIT(25U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA    VTSS_BIT(19U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA    VTSS_BIT(18U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_INFO1_ANA  t_sz:1 ga:8192, gw:16, ra:3, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_INFO1_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,3U,133U,1U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_CCM_TLV_INFO_ANA  t_sz:1 ga:8192, gw:16, ra:4, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_CCM_TLV_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,4U,133U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_MPLS_INFO_ANA  t_sz:1 ga:8192, gw:16, ra:5, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_MPLS_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,5U,133U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_L3_INFO_ANA  t_sz:1 ga:8192, gw:16, ra:6, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_L3_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,6U,133U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_DATA_ANA  t_sz:1 ga:8192, gw:16, ra:7, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_DATA_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,7U,133U,1U)

#define VTSS_F_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA(x) (x)


/* VOP_CT_OAM_DATA1_ANA  t_sz:1 ga:8192, gw:16, ra:8, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_DATA1_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,8U,133U,1U)

#define VTSS_F_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA(x) (x)


/* VOP_CT_OAM_MRP_DELTA_TS_ANA  t_sz:1 ga:8192, gw:16, ra:9, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_DELTA_TS_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,9U,133U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_DELTA_TS_ANA_CT_DELTA_TS_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_MRP_DELTA_TS_ANA_CT_DELTA_TS_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_MRP_DELTA_TS_ANA_CT_DELTA_TS_ANA(x) (x)


/* VOP_CT_OAM_MRP_SEQ_ANA  t_sz:1 ga:8192, gw:16, ra:10, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_SEQ_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,10U,133U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_SEQ_ANA_CT_BEST_PRIO_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CT_OAM_MRP_SEQ_ANA_CT_BEST_PRIO_ANA    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CT_OAM_MRP_SEQ_ANA_CT_BEST_PRIO_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CT_OAM_MRP_SEQ_ANA_CT_RX_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CT_OAM_MRP_SEQ_ANA_CT_RX_SEQ_ANA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CT_OAM_MRP_SEQ_ANA_CT_RX_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CT_OAM_MRP_INFO_ANA  t_sz:1 ga:8192, gw:16, ra:11, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,11U,133U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_STORE_PRIO_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_STORE_PRIO_ANA    VTSS_BIT(16U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_STORE_PRIO_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_CHK_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_CHK_ANA    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_UPD_ANA    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_UPD_ANA    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_ITST_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_ITST_MISS_CNT_ANA    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_ITST_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_MISS_CNT_ANA    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_VERSION_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_VERSION_ERR_STICKY_ANA    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_VERSION_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_DMAC_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_DMAC_ERR_STICKY_ANA    VTSS_BIT(8U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_DMAC_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_PROC_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_PROC_STICKY_ANA    VTSS_BIT(7U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_PROC_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_STICKY_ANA    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_NXT_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_NXT_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_LOC_CNT_UPD_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_CNT_UPD_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_LOC_CNT_UPD_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_CNT_UPD_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_DLR_INFO_ANA  t_sz:1 ga:8192, gw:16, ra:12, gc:133, rc:1  */
#define VTSS_VOP_CT_OAM_DLR_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,8192U,gi,16U,0U,12U,133U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_CNT_UPD_ANA    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_LOC_CNT_UPD_ANA    VTSS_BIT(16U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_CNT_UPD_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_LOC_CNT_UPD_ANA    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_BCN_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_BCN_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_BCN_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_FAULT_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_FAULT_CPU_HITME_ONCE_ANA    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_FAULT_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_ADV_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_ADV_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_ADV_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_STICKY_ANA    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_PROC_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_PROC_STICKY_ANA    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_PROC_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_DMAC_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_DMAC_ERR_STICKY_ANA    VTSS_BIT(8U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_DMAC_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_VERSION_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_VERSION_ERR_STICKY_ANA    VTSS_BIT(7U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_VERSION_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_BCN_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_BCN_MISS_CNT_ANA    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_BCN_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_ADV_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_ADV_MISS_CNT_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_ADV_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_SEQ_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_CHK_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_UPD_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_CHK_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_UPD_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_COMMON_REW  t_sz:1 ga:14336, gw:16, ra:0, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,0U,69U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW    VTSS_BIT(29U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW(x) VTSS_ENCODE_BITFIELD(x,22U,5U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW    VTSS_ENCODE_BITMASK(22U,5U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW(x) VTSS_EXTRACT_BITFIELD(x,22U,5U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_COSID_REW(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_COSID_REW    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_COSID_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_COMMON1_REW  t_sz:1 ga:14336, gw:16, ra:1, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON1_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,1U,69U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_INFO_REW  t_sz:1 ga:14336, gw:16, ra:2, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_INFO_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,2U,69U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW    VTSS_BIT(26U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW    VTSS_BIT(25U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW    VTSS_BIT(19U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW    VTSS_BIT(18U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_INTO1_REW  t_sz:1 ga:14336, gw:16, ra:3, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_INTO1_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,3U,69U,1U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_CCM_TLV_INFO_REW  t_sz:1 ga:14336, gw:16, ra:4, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_CCM_TLV_INFO_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,4U,69U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_MPLS_INFO_REW  t_sz:1 ga:14336, gw:16, ra:5, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_MPLS_INFO_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,5U,69U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_L3_INFO_REW  t_sz:1 ga:14336, gw:16, ra:6, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_L3_INFO_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,6U,69U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_DATA_REW  t_sz:1 ga:14336, gw:16, ra:7, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_DATA_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,7U,69U,1U)

#define VTSS_F_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW(x) (x)


/* VOP_CT_OAM_DATA1_REW  t_sz:1 ga:14336, gw:16, ra:8, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_DATA1_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,8U,69U,1U)

#define VTSS_F_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW(x) (x)


/* VOP_CT_OAM_MRP_INFO_REW  t_sz:1 ga:14336, gw:16, ra:9, gc:69, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_INFO_REW(gi) FA_REG(VTSS_TO_VOP,14336U,gi,16U,0U,9U,69U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_REW_CT_FRM_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_REW_CT_FRM_TYPE_REW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_REW_CT_FRM_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_LBR_CRC_ERR_CNT  t_sz:1 ga:10752, gw:1, ra:0, gc:64, rc:1  */
#define VTSS_VOP_LBR_CRC_ERR_CNT(gi) FA_REG(VTSS_TO_VOP,10752U,gi,1U,0U,0U,64U,1U)

#define VTSS_F_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT(x) (x)
#define VTSS_M_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT(x) (x)


/* VOP_COSID_MAP_TABLE_ANA  t_sz:1 ga:10816, gw:2, ra:0, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_TABLE_ANA(gi) FA_REG(VTSS_TO_VOP,10816U,gi,2U,0U,0U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* VOP_COSID_MAP_CFG_ANA  t_sz:1 ga:10816, gw:2, ra:1, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_CFG_ANA(gi) FA_REG(VTSS_TO_VOP,10816U,gi,2U,0U,1U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_COSID_MAP_TABLE_REW  t_sz:1 ga:10880, gw:2, ra:0, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_TABLE_REW(gi) FA_REG(VTSS_TO_VOP,10880U,gi,2U,0U,0U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* VOP_COSID_MAP_CFG_REW  t_sz:1 ga:10880, gw:2, ra:1, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_CFG_REW(gi) FA_REG(VTSS_TO_VOP,10880U,gi,2U,0U,1U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_PORT_RX_COSID_MAP  t_sz:1 ga:10496, gw:4, ra:0, gc:32, rc:1  */
#define VTSS_VOP_PORT_RX_COSID_MAP(gi) FA_REG(VTSS_TO_VOP,10496U,gi,4U,0U,0U,32U,1U)

#define VTSS_F_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP(x) (x)
#define VTSS_M_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP    0xffffffffU
#define VTSS_X_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP(x) (x)


/* VOP_PORT_RX_COSID_MAP1  t_sz:1 ga:10496, gw:4, ra:1, gc:32, rc:1  */
#define VTSS_VOP_PORT_RX_COSID_MAP1(gi) FA_REG(VTSS_TO_VOP,10496U,gi,4U,0U,1U,32U,1U)

#define VTSS_F_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1(x) (x)
#define VTSS_M_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1    0xffffffffU
#define VTSS_X_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1(x) (x)


/* VOP_PORT_TX_COSID_MAP  t_sz:1 ga:10496, gw:4, ra:2, gc:32, rc:1  */
#define VTSS_VOP_PORT_TX_COSID_MAP(gi) FA_REG(VTSS_TO_VOP,10496U,gi,4U,0U,2U,32U,1U)

#define VTSS_F_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP(x) (x)
#define VTSS_M_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP    0xffffffffU
#define VTSS_X_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP(x) (x)


/* VOP_PORT_TX_COSID_MAP1  t_sz:1 ga:10496, gw:4, ra:3, gc:32, rc:1  */
#define VTSS_VOP_PORT_TX_COSID_MAP1(gi) FA_REG(VTSS_TO_VOP,10496U,gi,4U,0U,3U,32U,1U)

#define VTSS_F_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1(x) (x)
#define VTSS_M_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1    0xffffffffU
#define VTSS_X_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1(x) (x)


/* VOP_SAM_LBM_TX_TRANSID  t_sz:1 ga:12288, gw:64, ra:0, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBM_TX_TRANSID(gi,ri) FA_REG(VTSS_TO_VOP,12288U,gi,64U,ri,0U,32U,7U)

#define VTSS_F_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID(x) (x)
#define VTSS_M_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID    0xffffffffU
#define VTSS_X_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID(x) (x)


/* VOP_SAM_LBR_TX_FRM_CNT  t_sz:1 ga:12288, gw:64, ra:7, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_TX_FRM_CNT(gi,ri) FA_REG(VTSS_TO_VOP,12288U,gi,64U,ri,7U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT(x) (x)


/* VOP_SAM_LBR_RX_FRM_CNT  t_sz:1 ga:12288, gw:64, ra:14, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_FRM_CNT(gi,ri) FA_REG(VTSS_TO_VOP,12288U,gi,64U,ri,14U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT(x) (x)


/* VOP_SAM_LBR_RX_TRANSID  t_sz:1 ga:12288, gw:64, ra:21, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_TRANSID(gi,ri) FA_REG(VTSS_TO_VOP,12288U,gi,64U,ri,21U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID(x) (x)
#define VTSS_M_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID(x) (x)


/* VOP_SAM_LBR_RX_TRANSID_ERR_CNT  t_sz:1 ga:12288, gw:64, ra:28, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_TRANSID_ERR_CNT(gi,ri) FA_REG(VTSS_TO_VOP,12288U,gi,64U,ri,28U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_RAM_INIT  t_sz:1 ga:10320, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VOP_RAM_INIT         FA_REG(VTSS_TO_VOP,10320U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_VOP_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_VOP_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_VOP_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_VOP_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_VOP_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CM_ADDR  t_sz:1 ga:10321, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VOP_CM_ADDR          FA_REG(VTSS_TO_VOP,10321U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_VOP_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_VOP_CM_ADDR_CM_ADDR(x)            (x)


/* VOP_CM_DATA_WR  t_sz:1 ga:10321, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VOP_CM_DATA_WR       FA_REG(VTSS_TO_VOP,10321U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VOP_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_VOP_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_VOP_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* VOP_CM_DATA_RD  t_sz:1 ga:10321, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VOP_CM_DATA_RD       FA_REG(VTSS_TO_VOP,10321U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VOP_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_VOP_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_VOP_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* VOP_CM_OP  t_sz:1 ga:10321, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VOP_CM_OP            FA_REG(VTSS_TO_VOP,10321U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VOP_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_DLR_VOE_COMMON_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:64, rc:1  */
#define VTSS_VOP_DLR_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,0U,64U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_DLR_CTRL  t_sz:1 ga:0, gw:16, ra:1, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_CTRL(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,1U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_ADV_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_ADV_CHK_SEQ_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_DLR_DLR_CTRL_ADV_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_BCN_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_BCN_CHK_SEQ_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_DLR_DLR_CTRL_BCN_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_CHK_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_CHK_DMAC_ENA     VTSS_BIT(12U)
#define VTSS_X_VOP_DLR_DLR_CTRL_CHK_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_CHK_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_CHK_VERSION_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_DLR_DLR_CTRL_CHK_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_VERSION(x)   VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_VERSION      VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_ADV_ENA(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_ADV_ENA      VTSS_BIT(2U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_ADV_ENA(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_BCN_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_BCN_ENA      VTSS_BIT(1U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_BCN_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_ENA          VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_DLR_FWD_CTRL  t_sz:1 ga:0, gw:16, ra:2, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_FWD_CTRL(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,2U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_MASK_ENA    VTSS_BIT(24U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_ERR_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_ERR_FWD_SEL    VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_ERR_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_BCN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_BCN_FWD_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_BCN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_LINK_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_LINK_FWD_SEL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_LINK_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_LOC_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_LOC_FWD_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_LOC_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_ANN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_ANN_FWD_SEL    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_ANN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_ADV_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_ADV_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_ADV_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_LRN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_LRN_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_LRN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_OTHER_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_DLR_DLR_MASK_CFG  t_sz:1 ga:0, gw:16, ra:3, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_MASK_CFG(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,3U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_MASK_CFG_PORTMASK(x)  (x)
#define VTSS_M_VOP_DLR_DLR_MASK_CFG_PORTMASK     0xffffffffU
#define VTSS_X_VOP_DLR_DLR_MASK_CFG_PORTMASK(x)  (x)


/* VOP_DLR_BCN_FWD_CTRL  t_sz:1 ga:0, gw:16, ra:4, gc:64, rc:1  */
#define VTSS_VOP_DLR_BCN_FWD_CTRL(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,4U,64U,1U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_HI_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_LO_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_ACT_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_ACT_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_ACT_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_DLR_BCN_CFG  t_sz:1 ga:0, gw:16, ra:5, gc:64, rc:1  */
#define VTSS_VOP_DLR_BCN_CFG(gi)  FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,5U,64U,1U)

#define VTSS_F_VOP_DLR_BCN_CFG_FAULT_ENA(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_DLR_BCN_CFG_FAULT_ENA         VTSS_BIT(6U)
#define VTSS_X_VOP_DLR_BCN_CFG_FAULT_ENA(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_DLR_BCN_CFG_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_BCN_CFG_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_BCN_CFG_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_BCN_CFG_LOC_PERIOD(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_DLR_BCN_CFG_LOC_PERIOD        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_DLR_BCN_CFG_LOC_PERIOD(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_DLR_ADV_FWD_CTRL  t_sz:1 ga:0, gw:16, ra:6, gc:64, rc:1  */
#define VTSS_VOP_DLR_ADV_FWD_CTRL(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,6U,64U,1U)

#define VTSS_F_VOP_DLR_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_DLR_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_DLR_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_DLR_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_DLR_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_DLR_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_DLR_ADV_FWD_CTRL_GW_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_DLR_ADV_FWD_CTRL_GW_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_DLR_ADV_FWD_CTRL_GW_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_DLR_ADV_CFG  t_sz:1 ga:0, gw:16, ra:7, gc:64, rc:1  */
#define VTSS_VOP_DLR_ADV_CFG(gi)  FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,7U,64U,1U)

#define VTSS_F_VOP_DLR_ADV_CFG_ADV_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_ADV_CFG_ADV_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_ADV_CFG_ADV_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_ADV_CFG_ADV_LOC_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_DLR_ADV_CFG_ADV_LOC_PERIOD    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_DLR_ADV_CFG_ADV_LOC_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_DLR_DLR_PREC_CFG  t_sz:1 ga:0, gw:16, ra:8, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_PREC_CFG(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,8U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_PREC_CFG_GW_PREC(x)   VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_DLR_DLR_PREC_CFG_GW_PREC      VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_DLR_DLR_PREC_CFG_GW_PREC(x)   VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_DLR_DLR_PREC_CFG_ACT_PREC(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_DLR_DLR_PREC_CFG_ACT_PREC     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_DLR_DLR_PREC_CFG_ACT_PREC(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_DLR_DLR_MAC_LSB  t_sz:1 ga:0, gw:16, ra:9, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_MAC_LSB(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,9U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_MAC_LSB_DLR_MAC_LSB(x) (x)
#define VTSS_M_VOP_DLR_DLR_MAC_LSB_DLR_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_DLR_DLR_MAC_LSB_DLR_MAC_LSB(x) (x)


/* VOP_DLR_DLR_MAC_MSB  t_sz:1 ga:0, gw:16, ra:10, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_MAC_MSB(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,10U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_MAC_MSB_DLR_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_DLR_DLR_MAC_MSB_DLR_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_DLR_DLR_MAC_MSB_DLR_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_DLR_GW_MAC_LSB  t_sz:1 ga:0, gw:16, ra:11, gc:64, rc:1  */
#define VTSS_VOP_DLR_GW_MAC_LSB(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,11U,64U,1U)

#define VTSS_F_VOP_DLR_GW_MAC_LSB_GW_MAC_LSB(x)  (x)
#define VTSS_M_VOP_DLR_GW_MAC_LSB_GW_MAC_LSB     0xffffffffU
#define VTSS_X_VOP_DLR_GW_MAC_LSB_GW_MAC_LSB(x)  (x)


/* VOP_DLR_GW_MAC_MSB  t_sz:1 ga:0, gw:16, ra:12, gc:64, rc:1  */
#define VTSS_VOP_DLR_GW_MAC_MSB(gi) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,12U,64U,1U)

#define VTSS_F_VOP_DLR_GW_MAC_MSB_GW_MAC_MSB(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_DLR_GW_MAC_MSB_GW_MAC_MSB     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_DLR_GW_MAC_MSB_GW_MAC_MSB(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_DLR_DLR_TX_CFG  t_sz:1 ga:0, gw:16, ra:13, gc:64, rc:2  */
#define VTSS_VOP_DLR_DLR_TX_CFG(gi,ri) FA_REG(VTSS_TO_VOP_DLR,0U,gi,16U,ri,13U,64U,2U)

#define VTSS_F_VOP_DLR_DLR_TX_CFG_DLR_SEQ_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_DLR_TX_CFG_DLR_SEQ_UPD_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_DLR_TX_CFG_DLR_SEQ_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_DLR_TX_CFG_DLR_STATE_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_DLR_DLR_TX_CFG_DLR_STATE_UPD_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_DLR_DLR_TX_CFG_DLR_STATE_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_DLR_DLR_TX_CFG_DLR_STATE(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_DLR_DLR_TX_CFG_DLR_STATE      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_DLR_DLR_TX_CFG_DLR_STATE(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_DLR_DLR_RX_SEQ  t_sz:1 ga:1024, gw:16, ra:0, gc:64, rc:2  */
#define VTSS_VOP_DLR_DLR_RX_SEQ(gi,ri) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,ri,0U,64U,2U)

#define VTSS_F_VOP_DLR_DLR_RX_SEQ_RX_SEQ(x)      (x)
#define VTSS_M_VOP_DLR_DLR_RX_SEQ_RX_SEQ         0xffffffffU
#define VTSS_X_VOP_DLR_DLR_RX_SEQ_RX_SEQ(x)      (x)


/* VOP_DLR_DLR_TX_SEQ  t_sz:1 ga:1024, gw:16, ra:2, gc:64, rc:2  */
#define VTSS_VOP_DLR_DLR_TX_SEQ(gi,ri) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,ri,2U,64U,2U)

#define VTSS_F_VOP_DLR_DLR_TX_SEQ_TX_SEQ(x)      (x)
#define VTSS_M_VOP_DLR_DLR_TX_SEQ_TX_SEQ         0xffffffffU
#define VTSS_X_VOP_DLR_DLR_TX_SEQ_TX_SEQ(x)      (x)


/* VOP_DLR_BCN_STAT  t_sz:1 ga:1024, gw:16, ra:4, gc:64, rc:1  */
#define VTSS_VOP_DLR_BCN_STAT(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,4U,64U,1U)

#define VTSS_F_VOP_DLR_BCN_STAT_MAX_MISS_CNT(x)  VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_DLR_BCN_STAT_MAX_MISS_CNT     VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_DLR_BCN_STAT_MAX_MISS_CNT(x)  VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_DLR_BCN_STAT_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_DLR_BCN_STAT_MISS_CNT         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_DLR_BCN_STAT_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_DLR_BCN_FAULT_HMO  t_sz:1 ga:1024, gw:16, ra:5, gc:64, rc:1  */
#define VTSS_VOP_DLR_BCN_FAULT_HMO(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,5U,64U,1U)

#define VTSS_F_VOP_DLR_BCN_FAULT_HMO_NXT_FAULT_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_BCN_FAULT_HMO_NXT_FAULT_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_BCN_FAULT_HMO_NXT_FAULT_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_BCN_LOC_HMO  t_sz:1 ga:1024, gw:16, ra:6, gc:64, rc:1  */
#define VTSS_VOP_DLR_BCN_LOC_HMO(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,6U,64U,1U)

#define VTSS_F_VOP_DLR_BCN_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_BCN_LOC_HMO_NXT_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_BCN_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_BCN_RX_CNT  t_sz:1 ga:1024, gw:16, ra:7, gc:64, rc:1  */
#define VTSS_VOP_DLR_BCN_RX_CNT(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,7U,64U,1U)

#define VTSS_F_VOP_DLR_BCN_RX_CNT_BCN_RX_CNT(x)  (x)
#define VTSS_M_VOP_DLR_BCN_RX_CNT_BCN_RX_CNT     0xffffffffU
#define VTSS_X_VOP_DLR_BCN_RX_CNT_BCN_RX_CNT(x)  (x)


/* VOP_DLR_BCN_RX_LOC_CNT  t_sz:1 ga:1024, gw:16, ra:8, gc:64, rc:1  */
#define VTSS_VOP_DLR_BCN_RX_LOC_CNT(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,8U,64U,1U)

#define VTSS_F_VOP_DLR_BCN_RX_LOC_CNT_BCN_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_DLR_BCN_RX_LOC_CNT_BCN_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_DLR_BCN_RX_LOC_CNT_BCN_RX_LOC_CNT(x) (x)


/* VOP_DLR_ADV_STAT  t_sz:1 ga:1024, gw:16, ra:9, gc:64, rc:1  */
#define VTSS_VOP_DLR_ADV_STAT(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,9U,64U,1U)

#define VTSS_F_VOP_DLR_ADV_STAT_ADV_MAX_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_DLR_ADV_STAT_ADV_MAX_MISS_CNT    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_DLR_ADV_STAT_ADV_MAX_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_DLR_ADV_STAT_ADV_MISS_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_DLR_ADV_STAT_ADV_MISS_CNT     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_DLR_ADV_STAT_ADV_MISS_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_DLR_ADV_LOC_HMO  t_sz:1 ga:1024, gw:16, ra:10, gc:64, rc:1  */
#define VTSS_VOP_DLR_ADV_LOC_HMO(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,10U,64U,1U)

#define VTSS_F_VOP_DLR_ADV_LOC_HMO_NXT_ADV_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_ADV_LOC_HMO_NXT_ADV_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_ADV_LOC_HMO_NXT_ADV_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_ADV_RX_CNT  t_sz:1 ga:1024, gw:16, ra:11, gc:64, rc:1  */
#define VTSS_VOP_DLR_ADV_RX_CNT(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,11U,64U,1U)

#define VTSS_F_VOP_DLR_ADV_RX_CNT_ADV_RX_CNT(x)  (x)
#define VTSS_M_VOP_DLR_ADV_RX_CNT_ADV_RX_CNT     0xffffffffU
#define VTSS_X_VOP_DLR_ADV_RX_CNT_ADV_RX_CNT(x)  (x)


/* VOP_DLR_ADV_RX_LOC_CNT  t_sz:1 ga:1024, gw:16, ra:12, gc:64, rc:1  */
#define VTSS_VOP_DLR_ADV_RX_LOC_CNT(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,12U,64U,1U)

#define VTSS_F_VOP_DLR_ADV_RX_LOC_CNT_ADV_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_DLR_ADV_RX_LOC_CNT_ADV_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_DLR_ADV_RX_LOC_CNT_ADV_RX_LOC_CNT(x) (x)


/* VOP_DLR_DLR_STICKY  t_sz:1 ga:1024, gw:16, ra:13, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_STICKY(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,13U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_DLR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_DLR_RX_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_DLR_DLR_STICKY_DLR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_DLR_RX_PROC_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_DLR_RX_PROC_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_DLR_DLR_STICKY_DLR_RX_PROC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_DMAC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_DMAC_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_DLR_STICKY_DMAC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_VERSION_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_VERSION_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_DLR_DLR_STICKY_VERSION_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_BCN_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_BCN_SEQ_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_DLR_DLR_STICKY_BCN_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_ADV_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_ADV_SEQ_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_DLR_DLR_STICKY_ADV_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_ADV_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_ADV_LOC_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_DLR_DLR_STICKY_ADV_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_BCN_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_BCN_LOC_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_DLR_STICKY_BCN_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_DLR_INTR_ENA  t_sz:1 ga:1024, gw:16, ra:14, gc:64, rc:1  */
#define VTSS_VOP_DLR_DLR_INTR_ENA(gi) FA_REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,14U,64U,1U)

#define VTSS_F_VOP_DLR_DLR_INTR_ENA_ADV_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_DLR_DLR_INTR_ENA_ADV_LOC_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_DLR_DLR_INTR_ENA_ADV_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_DLR_DLR_INTR_ENA_BCN_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_DLR_INTR_ENA_BCN_LOC_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_DLR_INTR_ENA_BCN_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_VOE_COMMON_CFG  t_sz:1 ga:0, gw:64, ra:0, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,0U,64U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_VOE_CTRL_L3  t_sz:1 ga:0, gw:64, ra:1, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_CTRL_L3(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,1U,64U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_IP_VERSION(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_IP_VERSION     VTSS_BIT(2U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_IP_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_VOE_MAC_CFG  t_sz:1 ga:0, gw:64, ra:2, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_MAC_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,2U,64U,1U)

#define VTSS_F_VOP_L3_VOE_MAC_CFG_VOE_MAC(x)     (x)
#define VTSS_M_VOP_L3_VOE_MAC_CFG_VOE_MAC        0xffffffffU
#define VTSS_X_VOP_L3_VOE_MAC_CFG_VOE_MAC(x)     (x)


/* VOP_L3_VOE_MAC_CFG1  t_sz:1 ga:0, gw:64, ra:3, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_MAC_CFG1(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,3U,64U,1U)

#define VTSS_F_VOP_L3_VOE_MAC_CFG1_VOE_MAC1(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_L3_VOE_MAC_CFG1_VOE_MAC1      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_L3_VOE_MAC_CFG1_VOE_MAC1(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_L3_VOE_IP_CFG  t_sz:1 ga:0, gw:64, ra:4, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,4U,64U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG_VOE_IP(x)       (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG_VOE_IP          0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG_VOE_IP(x)       (x)


/* VOP_L3_VOE_IP_CFG1  t_sz:1 ga:0, gw:64, ra:5, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG1(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,5U,64U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG1_VOE_IP1(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG1_VOE_IP1        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG1_VOE_IP1(x)     (x)


/* VOP_L3_VOE_IP_CFG2  t_sz:1 ga:0, gw:64, ra:6, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG2(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,6U,64U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG2_VOE_IP2(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG2_VOE_IP2        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG2_VOE_IP2(x)     (x)


/* VOP_L3_VOE_IP_CFG3  t_sz:1 ga:0, gw:64, ra:7, gc:64, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG3(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,7U,64U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG3_VOE_IP3(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG3_VOE_IP3        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG3_VOE_IP3(x)     (x)


/* VOP_L3_PEER_IP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:8, gc:64, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,8U,64U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG1  t_sz:1 ga:0, gw:64, ra:11, gc:64, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG1(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,11U,64U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG2  t_sz:1 ga:0, gw:64, ra:14, gc:64, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG2(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,14U,64U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG3  t_sz:1 ga:0, gw:64, ra:17, gc:64, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG3(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,17U,64U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3(x) (x)


/* VOP_L3_UDP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:20, gc:64, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,20U,64U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_UDP_PORT(x) VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_UDP_PORT    VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_UDP_PORT(x) VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_SESSION_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_SESSION_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_SESSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TCP_CFG  t_sz:1 ga:0, gw:64, ra:23, gc:64, rc:1  */
#define VTSS_VOP_L3_TCP_CFG(gi)   FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,23U,64U,1U)

#define VTSS_F_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TWAMP_CFG  t_sz:1 ga:0, gw:64, ra:24, gc:64, rc:1  */
#define VTSS_VOP_L3_TWAMP_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,24U,64U,1U)

#define VTSS_F_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_L3_TWAMP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:25, gc:64, rc:3  */
#define VTSS_VOP_L3_TWAMP_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,25U,64U,3U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_LOOPBACK_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:28, gc:64, rc:3  */
#define VTSS_VOP_L3_LOOPBACK_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,28U,64U,3U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA    VTSS_BIT(29U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX(x) VTSS_ENCODE_BITFIELD(x,17U,11U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX    VTSS_ENCODE_BITMASK(17U,11U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX(x) VTSS_EXTRACT_BITFIELD(x,17U,11U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,16U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT    VTSS_ENCODE_BITMASK(1U,16U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,16U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_LOOPBACK_SESSION_CFG1  t_sz:1 ga:0, gw:64, ra:31, gc:64, rc:3  */
#define VTSS_VOP_L3_LOOPBACK_SESSION_CFG1(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,31U,64U,3U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL(x) VTSS_ENCODE_BITFIELD(x,9U,8U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL    VTSS_ENCODE_BITMASK(9U,8U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL(x) VTSS_EXTRACT_BITFIELD(x,9U,8U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* VOP_L3_TCP_RX_CNT  t_sz:1 ga:4096, gw:32, ra:0, gc:64, rc:1  */
#define VTSS_VOP_L3_TCP_RX_CNT(gi) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,0U,64U,1U)

#define VTSS_F_VOP_L3_TCP_RX_CNT_TCP_RX_CNT(x)   (x)
#define VTSS_M_VOP_L3_TCP_RX_CNT_TCP_RX_CNT      0xffffffffU
#define VTSS_X_VOP_L3_TCP_RX_CNT_TCP_RX_CNT(x)   (x)


/* VOP_L3_TCP_TX_CNT  t_sz:1 ga:4096, gw:32, ra:1, gc:64, rc:1  */
#define VTSS_VOP_L3_TCP_TX_CNT(gi) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,1U,64U,1U)

#define VTSS_F_VOP_L3_TCP_TX_CNT_TCP_TX_CNT(x)   (x)
#define VTSS_M_VOP_L3_TCP_TX_CNT_TCP_TX_CNT      0xffffffffU
#define VTSS_X_VOP_L3_TCP_TX_CNT_TCP_TX_CNT(x)   (x)


/* VOP_L3_UDP_SESSION_RX_CNT  t_sz:1 ga:4096, gw:32, ra:2, gc:64, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_RX_CNT(gi,ri) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,2U,64U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT(x) (x)
#define VTSS_M_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT    0xffffffffU
#define VTSS_X_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT(x) (x)


/* VOP_L3_UDP_SESSION_TX_CNT  t_sz:1 ga:4096, gw:32, ra:5, gc:64, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_TX_CNT(gi,ri) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,5U,64U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT(x) (x)
#define VTSS_M_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT    0xffffffffU
#define VTSS_X_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT(x) (x)


/* VOP_L3_INTR_STICKY_L3  t_sz:1 ga:4096, gw:32, ra:8, gc:64, rc:1  */
#define VTSS_VOP_L3_INTR_STICKY_L3(gi) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,8U,64U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_ENA_L3  t_sz:1 ga:4096, gw:32, ra:9, gc:64, rc:1  */
#define VTSS_VOP_L3_INTR_ENA_L3(gi) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,9U,64U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_EXTRACT_L3  t_sz:1 ga:4096, gw:32, ra:10, gc:64, rc:1  */
#define VTSS_VOP_L3_EXTRACT_L3(gi) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,10U,64U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE    VTSS_BIT(9U)
#define VTSS_X_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_HMO_SLOT(x)     VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_L3_EXTRACT_L3_HMO_SLOT        VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_L3_EXTRACT_L3_HMO_SLOT(x)     VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_STICKY_SESSION_L3  t_sz:1 ga:4096, gw:32, ra:11, gc:64, rc:3  */
#define VTSS_VOP_L3_INTR_STICKY_SESSION_L3(gi,ri) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,11U,64U,3U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_ENA_SESSION_L3  t_sz:1 ga:4096, gw:32, ra:14, gc:64, rc:3  */
#define VTSS_VOP_L3_INTR_ENA_SESSION_L3(gi,ri) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,14U,64U,3U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_EXTRACT_SESSION_L3  t_sz:1 ga:4096, gw:32, ra:17, gc:64, rc:3  */
#define VTSS_VOP_L3_EXTRACT_SESSION_L3(gi,ri) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,17U,64U,3U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR    VTSS_BIT(7U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TWAMP_RX_SEQ_NUM  t_sz:1 ga:4096, gw:32, ra:20, gc:64, rc:3  */
#define VTSS_VOP_L3_TWAMP_RX_SEQ_NUM(gi,ri) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,20U,64U,3U)

#define VTSS_F_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM(x) (x)
#define VTSS_M_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM    0xffffffffU
#define VTSS_X_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM(x) (x)


/* VOP_L3_TWAMP_TX_SEQ_NUM  t_sz:1 ga:4096, gw:32, ra:23, gc:64, rc:3  */
#define VTSS_VOP_L3_TWAMP_TX_SEQ_NUM(gi,ri) FA_REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,23U,64U,3U)

#define VTSS_F_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM(x) (x)
#define VTSS_M_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM    0xffffffffU
#define VTSS_X_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM(x) (x)


/* VOP_MPLS_VOE_COMMON_CFG  t_sz:1 ga:2048, gw:16, ra:0, gc:64, rc:1  */
#define VTSS_VOP_MPLS_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,0U,64U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_CPU_COPY_CTRL_MPLS  t_sz:1 ga:2048, gw:16, ra:1, gc:64, rc:1  */
#define VTSS_VOP_MPLS_CPU_COPY_CTRL_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,1U,64U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_HW_CTRL_MPLS  t_sz:1 ga:2048, gw:16, ra:2, gc:64, rc:1  */
#define VTSS_VOP_MPLS_OAM_HW_CTRL_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,2U,64U,1U)

#define VTSS_F_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_CNT_SEL_MPLS  t_sz:1 ga:2048, gw:16, ra:3, gc:64, rc:1  */
#define VTSS_VOP_MPLS_OAM_CNT_SEL_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,3U,64U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_CNT_DATA_MPLS  t_sz:1 ga:2048, gw:16, ra:4, gc:64, rc:1  */
#define VTSS_VOP_MPLS_OAM_CNT_DATA_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,4U,64U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_CONFIG  t_sz:1 ga:2048, gw:16, ra:5, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_CONFIG(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,5U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA    VTSS_BIT(23U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428    VTSS_BIT(22U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA    VTSS_BIT(17U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_LOCAL_DISCR_SRC  t_sz:1 ga:2048, gw:16, ra:6, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_LOCAL_DISCR_SRC(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,6U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC(x) (x)
#define VTSS_M_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC(x) (x)


/* VOP_MPLS_BFD_REMOTE_DISCR_SRC  t_sz:1 ga:2048, gw:16, ra:7, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_REMOTE_DISCR_SRC(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,7U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC(x) (x)
#define VTSS_M_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC(x) (x)


/* VOP_MPLS_BFD_LOCAL_DISCR_SINK  t_sz:1 ga:2048, gw:16, ra:8, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_LOCAL_DISCR_SINK(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,8U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK(x) (x)
#define VTSS_M_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK(x) (x)


/* VOP_MPLS_BFD_REMOTE_DISCR_SINK  t_sz:1 ga:2048, gw:16, ra:9, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_REMOTE_DISCR_SINK(gi) FA_REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,9U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK(x) (x)
#define VTSS_M_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK(x) (x)


/* VOP_MPLS_RX_CNT_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:0, gc:64, rc:1  */
#define VTSS_VOP_MPLS_RX_CNT_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,0U,64U,1U)

#define VTSS_F_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:1, gc:64, rc:1  */
#define VTSS_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,1U,64U,1U)

#define VTSS_F_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_TX_CNT_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:2, gc:64, rc:1  */
#define VTSS_VOP_MPLS_TX_CNT_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,2U,64U,1U)

#define VTSS_F_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:3, gc:64, rc:1  */
#define VTSS_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,3U,64U,1U)

#define VTSS_F_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_BFD_SRC_INFO  t_sz:1 ga:0, gw:32, ra:4, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_SRC_INFO(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,4U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_SINK_INFO  t_sz:1 ga:0, gw:32, ra:5, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_SINK_INFO(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,5U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_STAT  t_sz:1 ga:0, gw:32, ra:6, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_STAT(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,6U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_STAT_BFD_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_VOP_MPLS_BFD_STAT_BFD_MISS_CNT    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_VOP_MPLS_BFD_STAT_BFD_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* VOP_MPLS_BFD_RX_LAST  t_sz:1 ga:0, gw:32, ra:7, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_RX_LAST(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,7U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_INTR_STICKY_MPLS  t_sz:1 ga:0, gw:32, ra:8, gc:64, rc:1  */
#define VTSS_VOP_MPLS_INTR_STICKY_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,8U,64U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_INTR_ENA_MPLS  t_sz:1 ga:0, gw:32, ra:9, gc:64, rc:1  */
#define VTSS_VOP_MPLS_INTR_ENA_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,9U,64U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_CPT_RX_STICKY_MPLS  t_sz:1 ga:0, gw:32, ra:10, gc:64, rc:1  */
#define VTSS_VOP_MPLS_CPT_RX_STICKY_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,10U,64U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_PDU_EXTRACT_MPLS  t_sz:1 ga:0, gw:32, ra:11, gc:64, rc:1  */
#define VTSS_VOP_MPLS_PDU_EXTRACT_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,11U,64U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_RX_STICKY  t_sz:1 ga:0, gw:32, ra:12, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_RX_STICKY(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,12U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_TX_STICKY  t_sz:1 ga:0, gw:32, ra:13, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_TX_STICKY(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,13U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_CC_TX_CNT_REG  t_sz:1 ga:0, gw:32, ra:14, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_TX_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,14U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT(x) (x)


/* VOP_MPLS_BFD_CV_TX_CNT_REG  t_sz:1 ga:0, gw:32, ra:15, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_TX_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,15U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT(x) (x)


/* VOP_MPLS_BFD_CC_RX_VLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:16, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,16U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT(x) (x)


/* VOP_MPLS_BFD_CV_RX_VLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:17, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,17U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT(x) (x)


/* VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:18, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,18U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT(x) (x)


/* VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:19, gc:64, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,19U,64U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT(x) (x)


/* VOP_MRP_VOE_COMMON_CFG  t_sz:1 ga:2048, gw:16, ra:0, gc:64, rc:1  */
#define VTSS_VOP_MRP_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,0U,64U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_MRP_CTRL  t_sz:1 ga:2048, gw:16, ra:1, gc:64, rc:1  */
#define VTSS_VOP_MRP_MRP_CTRL(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,1U,64U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_ITST_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_ITST_CHK_SEQ_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MRP_MRP_CTRL_ITST_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_TST_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_TST_CHK_SEQ_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MRP_MRP_CTRL_TST_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_CHK_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_CHK_DMAC_ENA     VTSS_BIT(9U)
#define VTSS_X_VOP_MRP_MRP_CTRL_CHK_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_ALLOW_MRP_OUIS_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_ALLOW_MRP_OUIS_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MRP_MRP_CTRL_ALLOW_MRP_OUIS_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_CHK_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_CHK_VERSION_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_MRP_MRP_CTRL_CHK_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_VERSION(x)   VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_VERSION      VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,3U,4U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_TST_ENA(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_TST_ENA      VTSS_BIT(2U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_TST_ENA(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_ITST_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_ITST_ENA     VTSS_BIT(1U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_ITST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_ENA          VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_MRP_FWD_CTRL  t_sz:1 ga:2048, gw:16, ra:2, gc:64, rc:1  */
#define VTSS_VOP_MRP_MRP_FWD_CTRL(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,2U,64U,1U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_ICON_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_ICON_MASK_ENA    VTSS_BIT(25U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_ICON_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_RING_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_RING_MASK_ENA    VTSS_BIT(24U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_RING_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_ERR_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_ERR_FWD_SEL    VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_ERR_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_TST_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_TST_FWD_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_TST_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_LD_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_LD_FWD_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_LD_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_LU_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_LU_FWD_SEL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_LU_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_TC_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_TC_FWD_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_TC_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_OTHER_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_MRP_RING_MASK_CFG  t_sz:1 ga:2048, gw:16, ra:3, gc:64, rc:1  */
#define VTSS_VOP_MRP_RING_MASK_CFG(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,3U,64U,1U)

#define VTSS_F_VOP_MRP_RING_MASK_CFG_RING_PORTMASK(x) (x)
#define VTSS_M_VOP_MRP_RING_MASK_CFG_RING_PORTMASK    0xffffffffU
#define VTSS_X_VOP_MRP_RING_MASK_CFG_RING_PORTMASK(x) (x)


/* VOP_MRP_ICON_MASK_CFG  t_sz:1 ga:2048, gw:16, ra:4, gc:64, rc:1  */
#define VTSS_VOP_MRP_ICON_MASK_CFG(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,4U,64U,1U)

#define VTSS_F_VOP_MRP_ICON_MASK_CFG_ICON_PORTMASK(x) (x)
#define VTSS_M_VOP_MRP_ICON_MASK_CFG_ICON_PORTMASK    0xffffffffU
#define VTSS_X_VOP_MRP_ICON_MASK_CFG_ICON_PORTMASK(x) (x)


/* VOP_MRP_TST_FWD_CTRL  t_sz:1 ga:2048, gw:16, ra:5, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_FWD_CTRL(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,5U,64U,1U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_HI_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_LO_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_REM_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_REM_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_REM_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_OWN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_OWN_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_OWN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_MRP_TST_CFG  t_sz:1 ga:2048, gw:16, ra:6, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_CFG(gi)  FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,6U,64U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_SAMPLE_LO_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_SAMPLE_LO_PRIO_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MRP_TST_CFG_SAMPLE_LO_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_SAMPLE_HI_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_SAMPLE_HI_PRIO_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MRP_TST_CFG_SAMPLE_HI_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_CHK_REM_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_CHK_REM_PRIO_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_MRP_TST_CFG_CHK_REM_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_CHK_BEST_MRM_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_CHK_BEST_MRM_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_MRP_TST_CFG_CHK_BEST_MRM_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_MRP_TST_CFG_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_LOC_PERIOD(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_MRP_TST_CFG_LOC_PERIOD        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_MRP_TST_CFG_LOC_PERIOD(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_MRP_TST_PRIO_CFG  t_sz:1 ga:2048, gw:16, ra:7, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_PRIO_CFG(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,7U,64U,1U)

#define VTSS_F_VOP_MRP_TST_PRIO_CFG_OWN_PRIO(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_TST_PRIO_CFG_OWN_PRIO     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_TST_PRIO_CFG_OWN_PRIO(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_ITST_FWD_CTRL  t_sz:1 ga:2048, gw:16, ra:8, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_FWD_CTRL(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,8U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_FWD_CTRL_ITST_REM_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_MRP_ITST_FWD_CTRL_ITST_REM_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_MRP_ITST_FWD_CTRL_ITST_REM_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_MRP_ITST_FWD_CTRL_ITST_OWN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_MRP_ITST_FWD_CTRL_ITST_OWN_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_MRP_ITST_FWD_CTRL_ITST_OWN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_MRP_ITST_CFG  t_sz:1 ga:2048, gw:16, ra:9, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_CFG(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,9U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_CFG_ITST_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MRP_ITST_CFG_ITST_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_MRP_ITST_CFG_ITST_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MRP_ITST_CFG_ITST_LOC_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_MRP_ITST_CFG_ITST_LOC_PERIOD    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_MRP_ITST_CFG_ITST_LOC_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_MRP_MRP_MAC_LSB  t_sz:1 ga:2048, gw:16, ra:10, gc:64, rc:1  */
#define VTSS_VOP_MRP_MRP_MAC_LSB(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,10U,64U,1U)

#define VTSS_F_VOP_MRP_MRP_MAC_LSB_MRP_MAC_LSB(x) (x)
#define VTSS_M_VOP_MRP_MRP_MAC_LSB_MRP_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_MRP_MRP_MAC_LSB_MRP_MAC_LSB(x) (x)


/* VOP_MRP_MRP_MAC_MSB  t_sz:1 ga:2048, gw:16, ra:11, gc:64, rc:1  */
#define VTSS_VOP_MRP_MRP_MAC_MSB(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,11U,64U,1U)

#define VTSS_F_VOP_MRP_MRP_MAC_MSB_MRP_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_MAC_MSB_MRP_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_MAC_MSB_MRP_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_BEST_MAC_LSB  t_sz:1 ga:2048, gw:16, ra:12, gc:64, rc:1  */
#define VTSS_VOP_MRP_BEST_MAC_LSB(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,12U,64U,1U)

#define VTSS_F_VOP_MRP_BEST_MAC_LSB_BEST_MAC_LSB(x) (x)
#define VTSS_M_VOP_MRP_BEST_MAC_LSB_BEST_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_MRP_BEST_MAC_LSB_BEST_MAC_LSB(x) (x)


/* VOP_MRP_BEST_MAC_MSB  t_sz:1 ga:2048, gw:16, ra:13, gc:64, rc:1  */
#define VTSS_VOP_MRP_BEST_MAC_MSB(gi) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,13U,64U,1U)

#define VTSS_F_VOP_MRP_BEST_MAC_MSB_BEST_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_BEST_MAC_MSB_BEST_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_BEST_MAC_MSB_BEST_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_MRP_TX_CFG  t_sz:1 ga:2048, gw:16, ra:14, gc:64, rc:2  */
#define VTSS_VOP_MRP_MRP_TX_CFG(gi,ri) FA_REG(VTSS_TO_VOP_MRP,2048U,gi,16U,ri,14U,64U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_TIMESTAMP_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_TIMESTAMP_UPD_ENA    VTSS_BIT(22U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_TIMESTAMP_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_SEQ_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_SEQ_UPD_ENA    VTSS_BIT(21U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_SEQ_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_MISC_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_MISC_UPD_ENA    VTSS_BIT(20U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_MISC_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_STATE(x)   VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_STATE      VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_STATE(x)   VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_PORTROLE(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_PORTROLE    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_PORTROLE(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_TRANS(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_TRANS      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_TRANS(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_TST_RX_CNT  t_sz:1 ga:0, gw:32, ra:0, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_RX_CNT(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,0U,64U,1U)

#define VTSS_F_VOP_MRP_TST_RX_CNT_TST_RX_CNT(x)  (x)
#define VTSS_M_VOP_MRP_TST_RX_CNT_TST_RX_CNT     0xffffffffU
#define VTSS_X_VOP_MRP_TST_RX_CNT_TST_RX_CNT(x)  (x)


/* VOP_MRP_TST_DELTA_TS  t_sz:1 ga:0, gw:32, ra:1, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_DELTA_TS(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,1U,64U,1U)

#define VTSS_F_VOP_MRP_TST_DELTA_TS_TST_DELTA_TS(x) (x)
#define VTSS_M_VOP_MRP_TST_DELTA_TS_TST_DELTA_TS    0xffffffffU
#define VTSS_X_VOP_MRP_TST_DELTA_TS_TST_DELTA_TS(x) (x)


/* VOP_MRP_TST_STAT  t_sz:1 ga:0, gw:32, ra:2, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_STAT(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,2U,64U,1U)

#define VTSS_F_VOP_MRP_TST_STAT_MAX_MISS_CNT(x)  VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_MRP_TST_STAT_MAX_MISS_CNT     VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_MRP_TST_STAT_MAX_MISS_CNT(x)  VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_MRP_TST_STAT_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_MRP_TST_STAT_MISS_CNT         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_MRP_TST_STAT_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_MRP_NXT_LOC_HMO  t_sz:1 ga:0, gw:32, ra:3, gc:64, rc:1  */
#define VTSS_VOP_MRP_NXT_LOC_HMO(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,3U,64U,1U)

#define VTSS_F_VOP_MRP_NXT_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_NXT_LOC_HMO_NXT_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_NXT_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_TST_PRIO_STAT  t_sz:1 ga:0, gw:32, ra:4, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_PRIO_STAT(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,4U,64U,1U)

#define VTSS_F_VOP_MRP_TST_PRIO_STAT_BEST_PRIO(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_TST_PRIO_STAT_BEST_PRIO    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_TST_PRIO_STAT_BEST_PRIO(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_ITST_STAT  t_sz:1 ga:0, gw:32, ra:5, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_STAT(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,5U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_STAT_ITST_MAX_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_MRP_ITST_STAT_ITST_MAX_MISS_CNT    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_MRP_ITST_STAT_ITST_MAX_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_MRP_ITST_STAT_ITST_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_MRP_ITST_STAT_ITST_MISS_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_MRP_ITST_STAT_ITST_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_MRP_ITST_NXT_LOC_HMO  t_sz:1 ga:0, gw:32, ra:6, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_NXT_LOC_HMO(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,6U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_NXT_LOC_HMO_ITST_NXT_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_ITST_NXT_LOC_HMO_ITST_NXT_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_ITST_NXT_LOC_HMO_ITST_NXT_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_ITST_RX_CNT  t_sz:1 ga:0, gw:32, ra:7, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_RX_CNT(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,7U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_RX_CNT_ITST_RX_CNT(x) (x)
#define VTSS_M_VOP_MRP_ITST_RX_CNT_ITST_RX_CNT    0xffffffffU
#define VTSS_X_VOP_MRP_ITST_RX_CNT_ITST_RX_CNT(x) (x)


/* VOP_MRP_ITST_DELTA_TS  t_sz:1 ga:0, gw:32, ra:8, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_DELTA_TS(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,8U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_DELTA_TS_ITST_DELTA_TS(x) (x)
#define VTSS_M_VOP_MRP_ITST_DELTA_TS_ITST_DELTA_TS    0xffffffffU
#define VTSS_X_VOP_MRP_ITST_DELTA_TS_ITST_DELTA_TS(x) (x)


/* VOP_MRP_MRP_RX_SEQ  t_sz:1 ga:0, gw:32, ra:9, gc:64, rc:2  */
#define VTSS_VOP_MRP_MRP_RX_SEQ(gi,ri) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,ri,9U,64U,2U)

#define VTSS_F_VOP_MRP_MRP_RX_SEQ_RX_SEQ(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_RX_SEQ_RX_SEQ         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_RX_SEQ_RX_SEQ(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_MRP_TX_SEQ  t_sz:1 ga:0, gw:32, ra:11, gc:64, rc:2  */
#define VTSS_VOP_MRP_MRP_TX_SEQ(gi,ri) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,ri,11U,64U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_SEQ_TX_SEQ(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_TX_SEQ_TX_SEQ         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_TX_SEQ_TX_SEQ(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_MRP_STICKY  t_sz:1 ga:0, gw:32, ra:13, gc:64, rc:1  */
#define VTSS_VOP_MRP_MRP_STICKY(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,13U,64U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_MRP_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_MRP_RX_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MRP_MRP_STICKY_MRP_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_MRP_RX_PROC_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_MRP_RX_PROC_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MRP_MRP_STICKY_MRP_RX_PROC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_DMAC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_DMAC_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MRP_MRP_STICKY_DMAC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_VERSION_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_VERSION_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MRP_MRP_STICKY_VERSION_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_TST_RX_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_TST_RX_SEQ_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MRP_MRP_STICKY_TST_RX_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_ITST_RX_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_ITST_RX_SEQ_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MRP_MRP_STICKY_ITST_RX_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_ITST_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_ITST_LOC_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MRP_MRP_STICKY_ITST_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_TST_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_TST_LOC_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_MRP_STICKY_TST_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_MRP_INTR_ENA  t_sz:1 ga:0, gw:32, ra:14, gc:64, rc:1  */
#define VTSS_VOP_MRP_MRP_INTR_ENA(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,14U,64U,1U)

#define VTSS_F_VOP_MRP_MRP_INTR_ENA_ITST_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MRP_MRP_INTR_ENA_ITST_LOC_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MRP_MRP_INTR_ENA_ITST_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MRP_MRP_INTR_ENA_TST_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_MRP_INTR_ENA_TST_LOC_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_MRP_INTR_ENA_TST_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_TST_RX_LOC_CNT  t_sz:1 ga:0, gw:32, ra:15, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_RX_LOC_CNT(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,15U,64U,1U)

#define VTSS_F_VOP_MRP_TST_RX_LOC_CNT_TST_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_MRP_TST_RX_LOC_CNT_TST_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_MRP_TST_RX_LOC_CNT_TST_RX_LOC_CNT(x) (x)


/* VOP_MRP_ITST_RX_LOC_CNT  t_sz:1 ga:0, gw:32, ra:16, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_RX_LOC_CNT(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,16U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_RX_LOC_CNT_ITST_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_MRP_ITST_RX_LOC_CNT_ITST_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_MRP_ITST_RX_LOC_CNT_ITST_RX_LOC_CNT(x) (x)


/* VOP_MRP_TST_RX_TS  t_sz:1 ga:0, gw:32, ra:17, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_RX_TS(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,17U,64U,1U)

#define VTSS_F_VOP_MRP_TST_RX_TS_TST_RX_TS(x)    (x)
#define VTSS_M_VOP_MRP_TST_RX_TS_TST_RX_TS       0xffffffffU
#define VTSS_X_VOP_MRP_TST_RX_TS_TST_RX_TS(x)    (x)


/* VOP_MRP_TST_TX_TS  t_sz:1 ga:0, gw:32, ra:18, gc:64, rc:1  */
#define VTSS_VOP_MRP_TST_TX_TS(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,18U,64U,1U)

#define VTSS_F_VOP_MRP_TST_TX_TS_TST_TX_TS(x)    (x)
#define VTSS_M_VOP_MRP_TST_TX_TS_TST_TX_TS       0xffffffffU
#define VTSS_X_VOP_MRP_TST_TX_TS_TST_TX_TS(x)    (x)


/* VOP_MRP_ITST_RX_TS  t_sz:1 ga:0, gw:32, ra:19, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_RX_TS(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,19U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_RX_TS_ITST_RX_TS(x)  (x)
#define VTSS_M_VOP_MRP_ITST_RX_TS_ITST_RX_TS     0xffffffffU
#define VTSS_X_VOP_MRP_ITST_RX_TS_ITST_RX_TS(x)  (x)


/* VOP_MRP_ITST_TX_TS  t_sz:1 ga:0, gw:32, ra:20, gc:64, rc:1  */
#define VTSS_VOP_MRP_ITST_TX_TS(gi) FA_REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,20U,64U,1U)

#define VTSS_F_VOP_MRP_ITST_TX_TS_ITST_TX_TS(x)  (x)
#define VTSS_M_VOP_MRP_ITST_TX_TS_ITST_TX_TS     0xffffffffU
#define VTSS_X_VOP_MRP_ITST_TX_TS_ITST_TX_TS(x)  (x)


/* XQS_STAT_CNT_CFG  t_sz:1 ga:1436, gw:218, ra:0, gc:1, rc:1  */
#define VTSS_XQS_STAT_CNT_CFG     FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS    VTSS_BIT(0U)
#define VTSS_X_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_MAP_CFG_CFG  t_sz:1 ga:1436, gw:218, ra:1, gc:1, rc:1  */
#define VTSS_XQS_MAP_CFG_CFG      FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_XQS_MAP_CFG_CFG_MAP_CFG_CFG(x)    (x)
#define VTSS_M_XQS_MAP_CFG_CFG_MAP_CFG_CFG       0xffffffffU
#define VTSS_X_XQS_MAP_CFG_CFG_MAP_CFG_CFG(x)    (x)


/* XQS_FWD_CTRL  t_sz:1 ga:1436, gw:218, ra:2, gc:1, rc:1  */
#define VTSS_XQS_FWD_CTRL         FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_XQS_FWD_CTRL_FWD_IDLE_CNT(x)      VTSS_ENCODE_BITFIELD(x,5U,13U)
#define VTSS_M_XQS_FWD_CTRL_FWD_IDLE_CNT         VTSS_ENCODE_BITMASK(5U,13U)
#define VTSS_X_XQS_FWD_CTRL_FWD_IDLE_CNT(x)      VTSS_EXTRACT_BITFIELD(x,5U,13U)

#define VTSS_F_XQS_FWD_CTRL_FWD_SLOWDOWN_WM(x)   VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_XQS_FWD_CTRL_FWD_SLOWDOWN_WM      VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_XQS_FWD_CTRL_FWD_SLOWDOWN_WM(x)   VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* XQS_FWD_DROP_EVENTS  t_sz:1 ga:1436, gw:218, ra:3, gc:1, rc:37  */
#define VTSS_XQS_FWD_DROP_EVENTS(ri) FA_REG(VTSS_TO_XQS,1436U,0U,0U,ri,3U,1U,37U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY    VTSS_BIT(4U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY    VTSS_BIT(3U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY    VTSS_BIT(2U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY    VTSS_BIT(1U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY    VTSS_BIT(0U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_FWD_STAT_CNT  t_sz:1 ga:1436, gw:218, ra:73, gc:1, rc:5  */
#define VTSS_XQS_FWD_STAT_CNT(ri) FA_REG(VTSS_TO_XQS,1436U,0U,0U,ri,73U,1U,5U)

#define VTSS_F_XQS_FWD_STAT_CNT_FWD_STAT_CNT(x)  (x)
#define VTSS_M_XQS_FWD_STAT_CNT_FWD_STAT_CNT     0xffffffffU
#define VTSS_X_XQS_FWD_STAT_CNT_FWD_STAT_CNT(x)  (x)


/* XQS_FWD_CPU_DROP_CNT  t_sz:1 ga:1436, gw:218, ra:78, gc:1, rc:1  */
#define VTSS_XQS_FWD_CPU_DROP_CNT FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,78U,1U,1U)

#define VTSS_F_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT(x) (x)
#define VTSS_M_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT    0xffffffffU
#define VTSS_X_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT(x) (x)


/* XQS_FWD_CT_CFG  t_sz:1 ga:1436, gw:218, ra:79, gc:1, rc:32  */
#define VTSS_XQS_FWD_CT_CFG(ri)   FA_REG(VTSS_TO_XQS,1436U,0U,0U,ri,79U,1U,32U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ISP(x)      VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ISP         VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ISP(x)      VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ESP(x)      VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ESP         VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ESP(x)      VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ENA(x)      VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ENA         VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ENA(x)      VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_XQS_FWD_CT_CFG_PREALLOC_CT_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_XQS_FWD_CT_CFG_PREALLOC_CT_LEN    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_XQS_FWD_CT_CFG_PREALLOC_CT_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* XQS_QMAP_PORT_MODE  t_sz:1 ga:1436, gw:218, ra:144, gc:1, rc:37  */
#define VTSS_XQS_QMAP_PORT_MODE(ri) FA_REG(VTSS_TO_XQS,1436U,0U,0U,ri,144U,1U,37U)

#define VTSS_F_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QMAP_EACL  t_sz:1 ga:1436, gw:218, ra:214, gc:1, rc:1  */
#define VTSS_XQS_QMAP_EACL        FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,214U,1U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_REMARK_REW(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_REMARK_REW     VTSS_BIT(9U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_REMARK_REW(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_REMARK_YELLOW(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_REMARK_YELLOW    VTSS_BIT(8U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_REMARK_YELLOW(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_CPU_SEL(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_CPU_SEL        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_CPU_SEL(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* XQS_STAT_CFG  t_sz:1 ga:1436, gw:218, ra:215, gc:1, rc:1  */
#define VTSS_XQS_STAT_CFG         FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,215U,1U,1U)

#define VTSS_F_XQS_STAT_CFG_STAT_CLEAR_SHOT(x)   VTSS_ENCODE_BITFIELD(x,18U,4U)
#define VTSS_M_XQS_STAT_CFG_STAT_CLEAR_SHOT      VTSS_ENCODE_BITMASK(18U,4U)
#define VTSS_X_XQS_STAT_CFG_STAT_CLEAR_SHOT(x)   VTSS_EXTRACT_BITFIELD(x,18U,4U)

#define VTSS_F_XQS_STAT_CFG_STAT_VIEW(x)         VTSS_ENCODE_BITFIELD(x,5U,11U)
#define VTSS_M_XQS_STAT_CFG_STAT_VIEW            VTSS_ENCODE_BITMASK(5U,11U)
#define VTSS_X_XQS_STAT_CFG_STAT_VIEW(x)         VTSS_EXTRACT_BITFIELD(x,5U,11U)

#define VTSS_F_XQS_STAT_CFG_STAT_SRV_PKT_ONLY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_STAT_CFG_STAT_SRV_PKT_ONLY    VTSS_BIT(4U)
#define VTSS_X_XQS_STAT_CFG_STAT_SRV_PKT_ONLY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_STAT_CFG_STAT_WRAP_DIS(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_XQS_STAT_CFG_STAT_WRAP_DIS        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_XQS_STAT_CFG_STAT_WRAP_DIS(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* XQS_MIRROR_CFG  t_sz:1 ga:1436, gw:218, ra:216, gc:1, rc:1  */
#define VTSS_XQS_MIRROR_CFG       FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,216U,1U,1U)

#define VTSS_F_XQS_MIRROR_CFG_MIRROR_DISCARDS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_XQS_MIRROR_CFG_MIRROR_DISCARDS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_XQS_MIRROR_CFG_MIRROR_DISCARDS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* XQS_CPUQ_DISCARD  t_sz:1 ga:1436, gw:218, ra:217, gc:1, rc:1  */
#define VTSS_XQS_CPUQ_DISCARD     FA_REG(VTSS_TO_XQS,1436U,0U,0U,0U,217U,1U,1U)

#define VTSS_F_XQS_CPUQ_DISCARD_CPUQ_DISCARD(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_XQS_CPUQ_DISCARD_CPUQ_DISCARD     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_XQS_CPUQ_DISCARD_CPUQ_DISCARD(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* XQS_QMAP_VPORT_TBL  t_sz:1 ga:1024, gw:64, ra:0, gc:4, rc:37  */
#define VTSS_XQS_QMAP_VPORT_TBL(gi,ri) FA_REG(VTSS_TO_XQS,1024U,gi,64U,ri,0U,4U,37U)

#define VTSS_F_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QMAP_SE_TBL  t_sz:1 ga:1424, gw:2, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QMAP_SE_TBL(gi)  FA_REG(VTSS_TO_XQS,1424U,gi,2U,0U,0U,4U,1U)

#define VTSS_F_XQS_QMAP_SE_TBL_QMAP_SE_VAL(x)    VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QMAP_SE_TBL_QMAP_SE_VAL       VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QMAP_SE_TBL_QMAP_SE_VAL(x)    VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QMAP_CT_ESP  t_sz:1 ga:1424, gw:2, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QMAP_CT_ESP(gi)  FA_REG(VTSS_TO_XQS,1424U,gi,2U,0U,1U,4U,1U)

#define VTSS_F_XQS_QMAP_CT_ESP_QMAP_CT_DIS(x)    VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_XQS_QMAP_CT_ESP_QMAP_CT_DIS       VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_XQS_QMAP_CT_ESP_QMAP_CT_DIS(x)    VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_XQS_QMAP_CT_ESP_QMAP_CT_ESP(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_XQS_QMAP_CT_ESP_QMAP_CT_ESP       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_XQS_QMAP_CT_ESP_QMAP_CT_ESP(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* XQS_QMAP_QOS_TBL  t_sz:1 ga:1408, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QMAP_QOS_TBL(gi) FA_REG(VTSS_TO_XQS,1408U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QMAP_QOS_SIZE  t_sz:1 ga:1408, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QMAP_QOS_SIZE(gi) FA_REG(VTSS_TO_XQS,1408U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_DROP_STAT_CTRL  t_sz:1 ga:1408, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_XQS_DROP_STAT_CTRL(gi) FA_REG(VTSS_TO_XQS,1408U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,6U,9U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR    VTSS_ENCODE_BITMASK(6U,9U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,6U,9U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA    VTSS_BIT(0U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QUEUE_SIZE  t_sz:1 ga:1432, gw:1, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QUEUE_SIZE(gi)   FA_REG(VTSS_TO_XQS,1432U,gi,1U,0U,0U,4U,1U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_SIZE(x)      VTSS_ENCODE_BITFIELD(x,2U,15U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_SIZE         VTSS_ENCODE_BITMASK(2U,15U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_SIZE(x)      VTSS_EXTRACT_BITFIELD(x,2U,15U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_KILLED(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_KILLED       VTSS_BIT(1U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_KILLED(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_DENY(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_DENY         VTSS_BIT(0U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_DENY(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_SE_CFG  t_sz:1 ga:1280, gw:32, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_CFG(gi) FA_REG(VTSS_TO_XQS,1280U,gi,32U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_CFG_SE_LARGE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_SE_CFG_SE_LARGE        VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_SE_CFG_SE_LARGE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_SE_USE  t_sz:1 ga:1280, gw:32, ra:1, gc:4, rc:5  */
#define VTSS_XQS_QLIMIT_SE_USE(gi,ri) FA_REG(VTSS_TO_XQS,1280U,gi,32U,ri,1U,4U,5U)

#define VTSS_F_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_CONG_CNT  t_sz:1 ga:1280, gw:32, ra:10, gc:4, rc:5  */
#define VTSS_XQS_QLIMIT_CONG_CNT(gi,ri) FA_REG(VTSS_TO_XQS,1280U,gi,32U,ri,10U,4U,5U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* XQS_QLIMIT_SE_SHR  t_sz:1 ga:1280, gw:32, ra:19, gc:4, rc:5  */
#define VTSS_XQS_QLIMIT_SE_SHR(gi,ri) FA_REG(VTSS_TO_XQS,1280U,gi,32U,ri,19U,4U,5U)

#define VTSS_F_XQS_QLIMIT_SE_SHR_QLIMIT_SE_SHR(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QLIMIT_SE_SHR_QLIMIT_SE_SHR    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QLIMIT_SE_SHR_QLIMIT_SE_SHR(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QLIMIT_PORT_CFG  t_sz:1 ga:1654, gw:74, ra:0, gc:1, rc:37  */
#define VTSS_XQS_QLIMIT_PORT_CFG(ri) FA_REG(VTSS_TO_XQS,1654U,0U,0U,ri,0U,1U,37U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_EMPTY_ALLOW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_EMPTY_ALLOW    VTSS_BIT(4U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_EMPTY_ALLOW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS    VTSS_BIT(3U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS    VTSS_BIT(2U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR    VTSS_BIT(1U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR    VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_DP_CFG  t_sz:1 ga:1654, gw:74, ra:70, gc:1, rc:4  */
#define VTSS_XQS_QLIMIT_DP_CFG(ri) FA_REG(VTSS_TO_XQS,1654U,0U,0U,ri,70U,1U,4U)

#define VTSS_F_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV    VTSS_BIT(15U)
#define VTSS_X_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_TOP_CFG  t_sz:1 ga:1728, gw:12, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_TOP_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_ATOP_CFG  t_sz:1 ga:1728, gw:12, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_ATOP_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,1U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_CTOP_CFG  t_sz:1 ga:1728, gw:12, ra:2, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_CTOP_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,2U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_QLIM_CFG  t_sz:1 ga:1728, gw:12, ra:3, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QLIM_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,3U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_QDIV_CFG  t_sz:1 ga:1728, gw:12, ra:4, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QDIV_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,4U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_QUE_CONG_CFG  t_sz:1 ga:1728, gw:12, ra:5, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_QUE_CONG_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,5U,4U,1U)

#define VTSS_F_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* XQS_QLIMIT_SE_CONG_CFG  t_sz:1 ga:1728, gw:12, ra:6, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_CONG_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,6U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_REMARK(x) VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_REMARK    VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_REMARK(x) VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* XQS_QLIMIT_SHR_QDIVMAX_CFG  t_sz:1 ga:1728, gw:12, ra:7, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QDIVMAX_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,7U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SE_EIR_CFG  t_sz:1 ga:1728, gw:12, ra:8, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_EIR_CFG(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,8U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* XQS_QLIMIT_CONG_CNT_STAT  t_sz:1 ga:1728, gw:12, ra:9, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_CONG_CNT_STAT(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,9U,4U,1U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QLIMIT_SHR_FILL_STAT  t_sz:1 ga:1728, gw:12, ra:10, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_FILL_STAT(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,10U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_WM_STAT  t_sz:1 ga:1728, gw:12, ra:11, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_WM_STAT(gi) FA_REG(VTSS_TO_XQS,1728U,gi,12U,0U,11U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_MON_CFG  t_sz:1 ga:1776, gw:3, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_MON_CFG(gi) FA_REG(VTSS_TO_XQS,1776U,gi,3U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR    VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_CONG_CNT_MAX_STAT  t_sz:1 ga:1776, gw:3, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_CONG_CNT_MAX_STAT(gi) FA_REG(VTSS_TO_XQS,1776U,gi,3U,0U,1U,4U,1U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QLIMIT_SHR_FILL_MAX_STAT  t_sz:1 ga:1776, gw:3, ra:2, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_FILL_MAX_STAT(gi) FA_REG(VTSS_TO_XQS,1776U,gi,3U,0U,2U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_CNT  t_sz:1 ga:0, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_XQS_CNT(gi)          FA_REG(VTSS_TO_XQS,0U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_XQS_CNT_CNT(x)                    (x)
#define VTSS_M_XQS_CNT_CNT                       0xffffffffU
#define VTSS_X_XQS_CNT_CNT(x)                    (x)


#endif /* VTSS_LK_REGS_H */
