// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="toThreshold,hls_ip_2014_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.734000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=25,HLS_SYN_DSP=86,HLS_SYN_FF=16603,HLS_SYN_LUT=29521}" *)

module toThreshold (
        IN_STREAM_TDATA,
        IN_STREAM_TKEEP,
        IN_STREAM_TSTRB,
        IN_STREAM_TUSER,
        IN_STREAM_TLAST,
        IN_STREAM_TID,
        IN_STREAM_TDEST,
        OUT_STREAM_TDATA,
        OUT_STREAM_TKEEP,
        OUT_STREAM_TSTRB,
        OUT_STREAM_TUSER,
        OUT_STREAM_TLAST,
        OUT_STREAM_TID,
        OUT_STREAM_TDEST,
        cols,
        rows,
        ap_clk,
        ap_rst_n,
        ap_start,
        IN_STREAM_TVALID,
        IN_STREAM_TREADY,
        OUT_STREAM_TVALID,
        OUT_STREAM_TREADY,
        ap_done,
        ap_idle,
        ap_ready
);

parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_true = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_const_logic_1 = 1'b1;

input  [23:0] IN_STREAM_TDATA;
input  [2:0] IN_STREAM_TKEEP;
input  [2:0] IN_STREAM_TSTRB;
input  [0:0] IN_STREAM_TUSER;
input  [0:0] IN_STREAM_TLAST;
input  [0:0] IN_STREAM_TID;
input  [0:0] IN_STREAM_TDEST;
output  [7:0] OUT_STREAM_TDATA;
output  [0:0] OUT_STREAM_TKEEP;
output  [0:0] OUT_STREAM_TSTRB;
output  [0:0] OUT_STREAM_TUSER;
output  [0:0] OUT_STREAM_TLAST;
output  [0:0] OUT_STREAM_TID;
output  [0:0] OUT_STREAM_TDEST;
input  [31:0] cols;
input  [31:0] rows;
input   ap_clk;
input   ap_rst_n;
input   ap_start;
input   IN_STREAM_TVALID;
output   IN_STREAM_TREADY;
output   OUT_STREAM_TVALID;
input   OUT_STREAM_TREADY;
output   ap_done;
output   ap_idle;
output   ap_ready;

reg ap_idle;
reg    ap_rst_n_inv;
wire    toThreshold_Block_proc_U0_ap_start;
wire    toThreshold_Block_proc_U0_ap_done;
reg    toThreshold_Block_proc_U0_ap_continue;
wire    toThreshold_Block_proc_U0_ap_idle;
wire    toThreshold_Block_proc_U0_ap_ready;
wire   [31:0] toThreshold_Block_proc_U0_rows;
wire   [31:0] toThreshold_Block_proc_U0_cols;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_0;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_1;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_2;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_3;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_4;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_5;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_6;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_7;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_8;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_9;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_10;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_11;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_12;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_13;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_14;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_15;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_16;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_17;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_18;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_19;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_20;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_21;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_22;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_23;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_24;
wire   [11:0] toThreshold_Block_proc_U0_ap_return_25;
reg    ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel;
wire    inMat_cols_V_channel_full_n;
reg    ap_reg_ready_inMat_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_inMat_cols_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel1;
wire    inMat_rows_V_channel1_full_n;
reg    ap_reg_ready_inMat_rows_V_channel1_full_n = 1'b0;
reg    ap_sig_ready_inMat_rows_V_channel1_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel;
wire    inMat_rows_V_channel_full_n;
reg    ap_reg_ready_inMat_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_inMat_rows_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel1;
wire    inMat_cols_V_channel1_full_n;
reg    ap_reg_ready_inMat_cols_V_channel1_full_n = 1'b0;
reg    ap_sig_ready_inMat_cols_V_channel1_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_grayMat_rows_V;
wire    grayMat_rows_V_full_n;
reg    ap_reg_ready_grayMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_grayMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_grayMat_cols_V;
wire    grayMat_cols_V_full_n;
reg    ap_reg_ready_grayMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_grayMat_cols_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V_channel;
wire    dilateMat_cols_V_channel_full_n;
reg    ap_reg_ready_dilateMat_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_dilateMat_cols_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V;
wire    dilateMat_rows_V_full_n;
reg    ap_reg_ready_dilateMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_dilateMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V_channel;
wire    dilateMat_rows_V_channel_full_n;
reg    ap_reg_ready_dilateMat_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_dilateMat_rows_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V;
wire    dilateMat_cols_V_full_n;
reg    ap_reg_ready_dilateMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_dilateMat_cols_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_threshMat_rows_V;
wire    threshMat_rows_V_full_n;
reg    ap_reg_ready_threshMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_threshMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_threshMat_cols_V;
wire    threshMat_cols_V_full_n;
reg    ap_reg_ready_threshMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_threshMat_cols_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blurMat_rows_V;
wire    blurMat_rows_V_full_n;
reg    ap_reg_ready_blurMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_blurMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blurMat_cols_V;
wire    blurMat_cols_V_full_n;
reg    ap_reg_ready_blurMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_blurMat_cols_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V;
wire    blursobelyMat_cols_V_full_n;
reg    ap_reg_ready_blursobelyMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_blursobelyMat_cols_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V;
wire    blursobelxMat_rows_V_full_n;
reg    ap_reg_ready_blursobelxMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_blursobelxMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V_channel;
wire    blursobelxMat_rows_V_channel_full_n;
reg    ap_reg_ready_blursobelxMat_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_blursobelxMat_rows_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V;
wire    blursobelxMat_cols_V_full_n;
reg    ap_reg_ready_blursobelxMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_blursobelxMat_cols_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V_channel;
wire    blursobelxMat_cols_V_channel_full_n;
reg    ap_reg_ready_blursobelxMat_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_blursobelxMat_cols_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V;
wire    blursobelyMat_rows_V_full_n;
reg    ap_reg_ready_blursobelyMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_blursobelyMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V_channel;
wire    blursobelyMat_rows_V_channel_full_n;
reg    ap_reg_ready_blursobelyMat_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_blursobelyMat_rows_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V_channel;
wire    blursobelyMat_cols_V_channel_full_n;
reg    ap_reg_ready_blursobelyMat_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_blursobelyMat_cols_V_channel_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_rows_V;
wire    nmsupressionMat_rows_V_full_n;
reg    ap_reg_ready_nmsupressionMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_nmsupressionMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_cols_V;
wire    nmsupressionMat_cols_V_full_n;
reg    ap_reg_ready_nmsupressionMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_nmsupressionMat_cols_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_outMat_rows_V;
wire    outMat_rows_V_full_n;
reg    ap_reg_ready_outMat_rows_V_full_n = 1'b0;
reg    ap_sig_ready_outMat_rows_V_full_n;
reg    ap_chn_write_toThreshold_Block_proc_U0_outMat_cols_V;
wire    outMat_cols_V_full_n;
reg    ap_reg_ready_outMat_cols_V_full_n = 1'b0;
reg    ap_sig_ready_outMat_cols_V_full_n;
wire    toThreshold_AXIvideo2Mat_U0_ap_start;
wire    toThreshold_AXIvideo2Mat_U0_ap_done;
wire    toThreshold_AXIvideo2Mat_U0_ap_continue;
wire    toThreshold_AXIvideo2Mat_U0_ap_idle;
wire    toThreshold_AXIvideo2Mat_U0_ap_ready;
wire   [23:0] toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDATA;
wire    toThreshold_AXIvideo2Mat_U0_IN_STREAM_TVALID;
wire    toThreshold_AXIvideo2Mat_U0_IN_STREAM_TREADY;
wire   [2:0] toThreshold_AXIvideo2Mat_U0_IN_STREAM_TKEEP;
wire   [2:0] toThreshold_AXIvideo2Mat_U0_IN_STREAM_TSTRB;
wire   [0:0] toThreshold_AXIvideo2Mat_U0_IN_STREAM_TUSER;
wire   [0:0] toThreshold_AXIvideo2Mat_U0_IN_STREAM_TLAST;
wire   [0:0] toThreshold_AXIvideo2Mat_U0_IN_STREAM_TID;
wire   [0:0] toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDEST;
wire   [11:0] toThreshold_AXIvideo2Mat_U0_img_rows_V_read;
wire   [11:0] toThreshold_AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_full_n;
wire    toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_full_n;
wire    toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_full_n;
wire    toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire    toThreshold_CvtColor_U0_ap_start;
wire    toThreshold_CvtColor_U0_ap_done;
wire    toThreshold_CvtColor_U0_ap_continue;
wire    toThreshold_CvtColor_U0_ap_idle;
wire    toThreshold_CvtColor_U0_ap_ready;
wire   [11:0] toThreshold_CvtColor_U0_p_src_rows_V_read;
wire   [11:0] toThreshold_CvtColor_U0_p_src_cols_V_read;
wire   [7:0] toThreshold_CvtColor_U0_p_src_data_stream_0_V_dout;
wire    toThreshold_CvtColor_U0_p_src_data_stream_0_V_empty_n;
wire    toThreshold_CvtColor_U0_p_src_data_stream_0_V_read;
wire   [7:0] toThreshold_CvtColor_U0_p_src_data_stream_1_V_dout;
wire    toThreshold_CvtColor_U0_p_src_data_stream_1_V_empty_n;
wire    toThreshold_CvtColor_U0_p_src_data_stream_1_V_read;
wire   [7:0] toThreshold_CvtColor_U0_p_src_data_stream_2_V_dout;
wire    toThreshold_CvtColor_U0_p_src_data_stream_2_V_empty_n;
wire    toThreshold_CvtColor_U0_p_src_data_stream_2_V_read;
wire   [7:0] toThreshold_CvtColor_U0_p_dst_data_stream_V_din;
wire    toThreshold_CvtColor_U0_p_dst_data_stream_V_full_n;
wire    toThreshold_CvtColor_U0_p_dst_data_stream_V_write;
wire    toThreshold_Threshold_1080_1920_0_0_U0_ap_start;
wire    toThreshold_Threshold_1080_1920_0_0_U0_ap_done;
wire    toThreshold_Threshold_1080_1920_0_0_U0_ap_continue;
wire    toThreshold_Threshold_1080_1920_0_0_U0_ap_idle;
wire    toThreshold_Threshold_1080_1920_0_0_U0_ap_ready;
wire   [11:0] toThreshold_Threshold_1080_1920_0_0_U0_src_rows_V_read;
wire   [11:0] toThreshold_Threshold_1080_1920_0_0_U0_src_cols_V_read;
wire   [7:0] toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_dout;
wire    toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_empty_n;
wire    toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_read;
wire   [11:0] toThreshold_Threshold_1080_1920_0_0_U0_dst_rows_V_read;
wire   [11:0] toThreshold_Threshold_1080_1920_0_0_U0_dst_cols_V_read;
wire   [7:0] toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_din;
wire    toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_full_n;
wire    toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_write;
wire    toThreshold_Dilate_0_0_1080_1920_U0_ap_start;
wire    toThreshold_Dilate_0_0_1080_1920_U0_ap_done;
wire    toThreshold_Dilate_0_0_1080_1920_U0_ap_continue;
wire    toThreshold_Dilate_0_0_1080_1920_U0_ap_idle;
wire    toThreshold_Dilate_0_0_1080_1920_U0_ap_ready;
wire   [11:0] toThreshold_Dilate_0_0_1080_1920_U0_p_src_rows_V_read;
wire   [11:0] toThreshold_Dilate_0_0_1080_1920_U0_p_src_cols_V_read;
wire   [7:0] toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout;
wire    toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n;
wire    toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read;
wire   [7:0] toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din;
wire    toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n;
wire    toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write;
wire    toThreshold_GaussianBlur_U0_ap_start;
wire    toThreshold_GaussianBlur_U0_ap_done;
wire    toThreshold_GaussianBlur_U0_ap_continue;
wire    toThreshold_GaussianBlur_U0_ap_idle;
wire    toThreshold_GaussianBlur_U0_ap_ready;
wire   [11:0] toThreshold_GaussianBlur_U0_p_src_rows_V_read;
wire   [11:0] toThreshold_GaussianBlur_U0_p_src_cols_V_read;
wire   [7:0] toThreshold_GaussianBlur_U0_p_src_data_stream_V_dout;
wire    toThreshold_GaussianBlur_U0_p_src_data_stream_V_empty_n;
wire    toThreshold_GaussianBlur_U0_p_src_data_stream_V_read;
wire   [7:0] toThreshold_GaussianBlur_U0_p_dst_data_stream_V_din;
wire    toThreshold_GaussianBlur_U0_p_dst_data_stream_V_full_n;
wire    toThreshold_GaussianBlur_U0_p_dst_data_stream_V_write;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_ap_start;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_ap_done;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_ap_continue;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_ap_idle;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
wire   [11:0] toThreshold_Duplicate_1080_1920_0_0_U0_src_rows_V_read;
wire   [11:0] toThreshold_Duplicate_1080_1920_0_0_U0_src_cols_V_read;
wire   [7:0] toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_dout;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_empty_n;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_read;
wire   [11:0] toThreshold_Duplicate_1080_1920_0_0_U0_dst1_rows_V_read;
wire   [11:0] toThreshold_Duplicate_1080_1920_0_0_U0_dst1_cols_V_read;
wire   [7:0] toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_din;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_full_n;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_write;
wire   [11:0] toThreshold_Duplicate_1080_1920_0_0_U0_dst2_rows_V_read;
wire   [11:0] toThreshold_Duplicate_1080_1920_0_0_U0_dst2_cols_V_read;
wire   [7:0] toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_din;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_full_n;
wire    toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_write;
wire    toThreshold_Sobel_U0_ap_start;
wire    toThreshold_Sobel_U0_ap_done;
wire    toThreshold_Sobel_U0_ap_continue;
wire    toThreshold_Sobel_U0_ap_idle;
wire    toThreshold_Sobel_U0_ap_ready;
wire   [11:0] toThreshold_Sobel_U0_p_src_rows_V_read;
wire   [11:0] toThreshold_Sobel_U0_p_src_cols_V_read;
wire   [7:0] toThreshold_Sobel_U0_p_src_data_stream_V_dout;
wire    toThreshold_Sobel_U0_p_src_data_stream_V_empty_n;
wire    toThreshold_Sobel_U0_p_src_data_stream_V_read;
wire   [7:0] toThreshold_Sobel_U0_p_dst_data_stream_V_din;
wire    toThreshold_Sobel_U0_p_dst_data_stream_V_full_n;
wire    toThreshold_Sobel_U0_p_dst_data_stream_V_write;
wire    toThreshold_Sobel_1_U0_ap_start;
wire    toThreshold_Sobel_1_U0_ap_done;
wire    toThreshold_Sobel_1_U0_ap_continue;
wire    toThreshold_Sobel_1_U0_ap_idle;
wire    toThreshold_Sobel_1_U0_ap_ready;
wire   [11:0] toThreshold_Sobel_1_U0_p_src_rows_V_read;
wire   [11:0] toThreshold_Sobel_1_U0_p_src_cols_V_read;
wire   [7:0] toThreshold_Sobel_1_U0_p_src_data_stream_V_dout;
wire    toThreshold_Sobel_1_U0_p_src_data_stream_V_empty_n;
wire    toThreshold_Sobel_1_U0_p_src_data_stream_V_read;
wire   [7:0] toThreshold_Sobel_1_U0_p_dst_data_stream_V_din;
wire    toThreshold_Sobel_1_U0_p_dst_data_stream_V_full_n;
wire    toThreshold_Sobel_1_U0_p_dst_data_stream_V_write;
wire    toThreshold_Loop_GradientLoop_proc_U0_ap_start;
wire    toThreshold_Loop_GradientLoop_proc_U0_ap_done;
wire    toThreshold_Loop_GradientLoop_proc_U0_ap_continue;
wire    toThreshold_Loop_GradientLoop_proc_U0_ap_idle;
wire    toThreshold_Loop_GradientLoop_proc_U0_ap_ready;
wire   [31:0] toThreshold_Loop_GradientLoop_proc_U0_rows;
wire   [31:0] toThreshold_Loop_GradientLoop_proc_U0_cols;
wire   [7:0] toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_dout;
wire    toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_empty_n;
wire    toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_read;
wire   [7:0] toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_dout;
wire    toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_empty_n;
wire    toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_read;
wire   [7:0] toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_din;
wire    toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_full_n;
wire    toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_write;
wire   [7:0] toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_din;
wire    toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_full_n;
wire    toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_write;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_ap_start;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_ap_done;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_ap_continue;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_ap_idle;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_ap_ready;
wire   [31:0] toThreshold_Loop_LineBufferLoop_proc_U0_cols;
wire   [31:0] toThreshold_Loop_LineBufferLoop_proc_U0_rows;
wire   [7:0] toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_dout;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_empty_n;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_read;
wire   [7:0] toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_dout;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_empty_n;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_read;
wire   [7:0] toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_din;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_full_n;
wire    toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_write;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_ap_start;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_ap_done;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_ap_continue;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_ap_idle;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_ap_ready;
wire   [11:0] toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_rows_V_read;
wire   [11:0] toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_cols_V_read;
wire   [7:0] toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_dout;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_empty_n;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_read;
wire   [7:0] toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_din;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_full_n;
wire    toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_write;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_start;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_done;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_continue;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_idle;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_ready;
wire   [11:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_rows_V_read;
wire   [11:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_cols_V_read;
wire   [7:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_dout;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_empty_n;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_read;
wire   [7:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDATA;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TVALID;
wire    toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TREADY;
wire   [0:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TKEEP;
wire   [0:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TSTRB;
wire   [0:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TUSER;
wire   [0:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TLAST;
wire   [0:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TID;
wire   [0:0] toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDEST;
wire    ap_sig_hs_continue;
wire    inMat_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] inMat_rows_V_channel_din;
wire    inMat_rows_V_channel_write;
wire   [11:0] inMat_rows_V_channel_dout;
wire    inMat_rows_V_channel_empty_n;
wire    inMat_rows_V_channel_read;
wire    inMat_rows_V_channel1_U_ap_dummy_ce;
wire   [11:0] inMat_rows_V_channel1_din;
wire    inMat_rows_V_channel1_write;
wire   [11:0] inMat_rows_V_channel1_dout;
wire    inMat_rows_V_channel1_empty_n;
wire    inMat_rows_V_channel1_read;
wire    inMat_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] inMat_cols_V_channel_din;
wire    inMat_cols_V_channel_write;
wire   [11:0] inMat_cols_V_channel_dout;
wire    inMat_cols_V_channel_empty_n;
wire    inMat_cols_V_channel_read;
wire    inMat_cols_V_channel1_U_ap_dummy_ce;
wire   [11:0] inMat_cols_V_channel1_din;
wire    inMat_cols_V_channel1_write;
wire   [11:0] inMat_cols_V_channel1_dout;
wire    inMat_cols_V_channel1_empty_n;
wire    inMat_cols_V_channel1_read;
wire    grayMat_rows_V_U_ap_dummy_ce;
wire   [11:0] grayMat_rows_V_din;
wire    grayMat_rows_V_write;
wire   [11:0] grayMat_rows_V_dout;
wire    grayMat_rows_V_empty_n;
wire    grayMat_rows_V_read;
wire    grayMat_cols_V_U_ap_dummy_ce;
wire   [11:0] grayMat_cols_V_din;
wire    grayMat_cols_V_write;
wire   [11:0] grayMat_cols_V_dout;
wire    grayMat_cols_V_empty_n;
wire    grayMat_cols_V_read;
wire    dilateMat_rows_V_U_ap_dummy_ce;
wire   [11:0] dilateMat_rows_V_din;
wire    dilateMat_rows_V_write;
wire   [11:0] dilateMat_rows_V_dout;
wire    dilateMat_rows_V_empty_n;
wire    dilateMat_rows_V_read;
wire    dilateMat_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] dilateMat_rows_V_channel_din;
wire    dilateMat_rows_V_channel_write;
wire   [11:0] dilateMat_rows_V_channel_dout;
wire    dilateMat_rows_V_channel_empty_n;
wire    dilateMat_rows_V_channel_read;
wire    dilateMat_cols_V_U_ap_dummy_ce;
wire   [11:0] dilateMat_cols_V_din;
wire    dilateMat_cols_V_write;
wire   [11:0] dilateMat_cols_V_dout;
wire    dilateMat_cols_V_empty_n;
wire    dilateMat_cols_V_read;
wire    dilateMat_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] dilateMat_cols_V_channel_din;
wire    dilateMat_cols_V_channel_write;
wire   [11:0] dilateMat_cols_V_channel_dout;
wire    dilateMat_cols_V_channel_empty_n;
wire    dilateMat_cols_V_channel_read;
wire    threshMat_rows_V_U_ap_dummy_ce;
wire   [11:0] threshMat_rows_V_din;
wire    threshMat_rows_V_write;
wire   [11:0] threshMat_rows_V_dout;
wire    threshMat_rows_V_empty_n;
wire    threshMat_rows_V_read;
wire    threshMat_cols_V_U_ap_dummy_ce;
wire   [11:0] threshMat_cols_V_din;
wire    threshMat_cols_V_write;
wire   [11:0] threshMat_cols_V_dout;
wire    threshMat_cols_V_empty_n;
wire    threshMat_cols_V_read;
wire    blurMat_rows_V_U_ap_dummy_ce;
wire   [11:0] blurMat_rows_V_din;
wire    blurMat_rows_V_write;
wire   [11:0] blurMat_rows_V_dout;
wire    blurMat_rows_V_empty_n;
wire    blurMat_rows_V_read;
wire    blurMat_cols_V_U_ap_dummy_ce;
wire   [11:0] blurMat_cols_V_din;
wire    blurMat_cols_V_write;
wire   [11:0] blurMat_cols_V_dout;
wire    blurMat_cols_V_empty_n;
wire    blurMat_cols_V_read;
wire    blursobelxMat_rows_V_U_ap_dummy_ce;
wire   [11:0] blursobelxMat_rows_V_din;
wire    blursobelxMat_rows_V_write;
wire   [11:0] blursobelxMat_rows_V_dout;
wire    blursobelxMat_rows_V_empty_n;
wire    blursobelxMat_rows_V_read;
wire    blursobelxMat_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] blursobelxMat_rows_V_channel_din;
wire    blursobelxMat_rows_V_channel_write;
wire   [11:0] blursobelxMat_rows_V_channel_dout;
wire    blursobelxMat_rows_V_channel_empty_n;
wire    blursobelxMat_rows_V_channel_read;
wire    blursobelxMat_cols_V_U_ap_dummy_ce;
wire   [11:0] blursobelxMat_cols_V_din;
wire    blursobelxMat_cols_V_write;
wire   [11:0] blursobelxMat_cols_V_dout;
wire    blursobelxMat_cols_V_empty_n;
wire    blursobelxMat_cols_V_read;
wire    blursobelxMat_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] blursobelxMat_cols_V_channel_din;
wire    blursobelxMat_cols_V_channel_write;
wire   [11:0] blursobelxMat_cols_V_channel_dout;
wire    blursobelxMat_cols_V_channel_empty_n;
wire    blursobelxMat_cols_V_channel_read;
wire    blursobelyMat_rows_V_U_ap_dummy_ce;
wire   [11:0] blursobelyMat_rows_V_din;
wire    blursobelyMat_rows_V_write;
wire   [11:0] blursobelyMat_rows_V_dout;
wire    blursobelyMat_rows_V_empty_n;
wire    blursobelyMat_rows_V_read;
wire    blursobelyMat_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] blursobelyMat_rows_V_channel_din;
wire    blursobelyMat_rows_V_channel_write;
wire   [11:0] blursobelyMat_rows_V_channel_dout;
wire    blursobelyMat_rows_V_channel_empty_n;
wire    blursobelyMat_rows_V_channel_read;
wire    blursobelyMat_cols_V_U_ap_dummy_ce;
wire   [11:0] blursobelyMat_cols_V_din;
wire    blursobelyMat_cols_V_write;
wire   [11:0] blursobelyMat_cols_V_dout;
wire    blursobelyMat_cols_V_empty_n;
wire    blursobelyMat_cols_V_read;
wire    blursobelyMat_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] blursobelyMat_cols_V_channel_din;
wire    blursobelyMat_cols_V_channel_write;
wire   [11:0] blursobelyMat_cols_V_channel_dout;
wire    blursobelyMat_cols_V_channel_empty_n;
wire    blursobelyMat_cols_V_channel_read;
wire    nmsupressionMat_rows_V_U_ap_dummy_ce;
wire   [11:0] nmsupressionMat_rows_V_din;
wire    nmsupressionMat_rows_V_write;
wire   [11:0] nmsupressionMat_rows_V_dout;
wire    nmsupressionMat_rows_V_empty_n;
wire    nmsupressionMat_rows_V_read;
wire    nmsupressionMat_cols_V_U_ap_dummy_ce;
wire   [11:0] nmsupressionMat_cols_V_din;
wire    nmsupressionMat_cols_V_write;
wire   [11:0] nmsupressionMat_cols_V_dout;
wire    nmsupressionMat_cols_V_empty_n;
wire    nmsupressionMat_cols_V_read;
wire    outMat_rows_V_U_ap_dummy_ce;
wire   [11:0] outMat_rows_V_din;
wire    outMat_rows_V_write;
wire   [11:0] outMat_rows_V_dout;
wire    outMat_rows_V_empty_n;
wire    outMat_rows_V_read;
wire    outMat_cols_V_U_ap_dummy_ce;
wire   [11:0] outMat_cols_V_din;
wire    outMat_cols_V_write;
wire   [11:0] outMat_cols_V_dout;
wire    outMat_cols_V_empty_n;
wire    outMat_cols_V_read;
wire    inMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] inMat_data_stream_0_V_din;
wire    inMat_data_stream_0_V_full_n;
wire    inMat_data_stream_0_V_write;
wire   [7:0] inMat_data_stream_0_V_dout;
wire    inMat_data_stream_0_V_empty_n;
wire    inMat_data_stream_0_V_read;
wire    inMat_data_stream_1_V_U_ap_dummy_ce;
wire   [7:0] inMat_data_stream_1_V_din;
wire    inMat_data_stream_1_V_full_n;
wire    inMat_data_stream_1_V_write;
wire   [7:0] inMat_data_stream_1_V_dout;
wire    inMat_data_stream_1_V_empty_n;
wire    inMat_data_stream_1_V_read;
wire    inMat_data_stream_2_V_U_ap_dummy_ce;
wire   [7:0] inMat_data_stream_2_V_din;
wire    inMat_data_stream_2_V_full_n;
wire    inMat_data_stream_2_V_write;
wire   [7:0] inMat_data_stream_2_V_dout;
wire    inMat_data_stream_2_V_empty_n;
wire    inMat_data_stream_2_V_read;
wire    grayMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] grayMat_data_stream_0_V_din;
wire    grayMat_data_stream_0_V_full_n;
wire    grayMat_data_stream_0_V_write;
wire   [7:0] grayMat_data_stream_0_V_dout;
wire    grayMat_data_stream_0_V_empty_n;
wire    grayMat_data_stream_0_V_read;
wire    dilateMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] dilateMat_data_stream_0_V_din;
wire    dilateMat_data_stream_0_V_full_n;
wire    dilateMat_data_stream_0_V_write;
wire   [7:0] dilateMat_data_stream_0_V_dout;
wire    dilateMat_data_stream_0_V_empty_n;
wire    dilateMat_data_stream_0_V_read;
wire    threshMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] threshMat_data_stream_0_V_din;
wire    threshMat_data_stream_0_V_full_n;
wire    threshMat_data_stream_0_V_write;
wire   [7:0] threshMat_data_stream_0_V_dout;
wire    threshMat_data_stream_0_V_empty_n;
wire    threshMat_data_stream_0_V_read;
wire    blurMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] blurMat_data_stream_0_V_din;
wire    blurMat_data_stream_0_V_full_n;
wire    blurMat_data_stream_0_V_write;
wire   [7:0] blurMat_data_stream_0_V_dout;
wire    blurMat_data_stream_0_V_empty_n;
wire    blurMat_data_stream_0_V_read;
wire    blursobelxMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] blursobelxMat_data_stream_0_V_din;
wire    blursobelxMat_data_stream_0_V_full_n;
wire    blursobelxMat_data_stream_0_V_write;
wire   [7:0] blursobelxMat_data_stream_0_V_dout;
wire    blursobelxMat_data_stream_0_V_empty_n;
wire    blursobelxMat_data_stream_0_V_read;
wire    blursobelyMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] blursobelyMat_data_stream_0_V_din;
wire    blursobelyMat_data_stream_0_V_full_n;
wire    blursobelyMat_data_stream_0_V_write;
wire   [7:0] blursobelyMat_data_stream_0_V_dout;
wire    blursobelyMat_data_stream_0_V_empty_n;
wire    blursobelyMat_data_stream_0_V_read;
wire    sobelxMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] sobelxMat_data_stream_0_V_din;
wire    sobelxMat_data_stream_0_V_full_n;
wire    sobelxMat_data_stream_0_V_write;
wire   [7:0] sobelxMat_data_stream_0_V_dout;
wire    sobelxMat_data_stream_0_V_empty_n;
wire    sobelxMat_data_stream_0_V_read;
wire    sobelyMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] sobelyMat_data_stream_0_V_din;
wire    sobelyMat_data_stream_0_V_full_n;
wire    sobelyMat_data_stream_0_V_write;
wire   [7:0] sobelyMat_data_stream_0_V_dout;
wire    sobelyMat_data_stream_0_V_empty_n;
wire    sobelyMat_data_stream_0_V_read;
wire    absvalueMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] absvalueMat_data_stream_0_V_din;
wire    absvalueMat_data_stream_0_V_full_n;
wire    absvalueMat_data_stream_0_V_write;
wire   [7:0] absvalueMat_data_stream_0_V_dout;
wire    absvalueMat_data_stream_0_V_empty_n;
wire    absvalueMat_data_stream_0_V_read;
wire    angleMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] angleMat_data_stream_0_V_din;
wire    angleMat_data_stream_0_V_full_n;
wire    angleMat_data_stream_0_V_write;
wire   [7:0] angleMat_data_stream_0_V_dout;
wire    angleMat_data_stream_0_V_empty_n;
wire    angleMat_data_stream_0_V_read;
wire    nmsupressionMat_data_stream_0_U_ap_dummy_ce;
wire   [7:0] nmsupressionMat_data_stream_0_din;
wire    nmsupressionMat_data_stream_0_full_n;
wire    nmsupressionMat_data_stream_0_write;
wire   [7:0] nmsupressionMat_data_stream_0_dout;
wire    nmsupressionMat_data_stream_0_empty_n;
wire    nmsupressionMat_data_stream_0_read;
wire    outMat_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] outMat_data_stream_0_V_din;
wire    outMat_data_stream_0_V_full_n;
wire    outMat_data_stream_0_V_write;
wire   [7:0] outMat_data_stream_0_V_dout;
wire    outMat_data_stream_0_V_empty_n;
wire    outMat_data_stream_0_V_read;
reg    ap_reg_procdone_toThreshold_Block_proc_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_reg_procdone_toThreshold_AXIvideo2Mat_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_CvtColor_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Threshold_1080_1920_0_0_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_GaussianBlur_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Duplicate_1080_1920_0_0_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Sobel_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Sobel_1_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Loop_GradientLoop_proc_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Loop_LineBufferLoop_proc_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_1_U0 = 1'b0;
reg    ap_reg_procdone_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0 = 1'b0;
reg    ap_CS;
wire    ap_sig_top_allready;


toThreshold_Block_proc toThreshold_Block_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Block_proc_U0_ap_start ),
    .ap_done( toThreshold_Block_proc_U0_ap_done ),
    .ap_continue( toThreshold_Block_proc_U0_ap_continue ),
    .ap_idle( toThreshold_Block_proc_U0_ap_idle ),
    .ap_ready( toThreshold_Block_proc_U0_ap_ready ),
    .rows( toThreshold_Block_proc_U0_rows ),
    .cols( toThreshold_Block_proc_U0_cols ),
    .ap_return_0( toThreshold_Block_proc_U0_ap_return_0 ),
    .ap_return_1( toThreshold_Block_proc_U0_ap_return_1 ),
    .ap_return_2( toThreshold_Block_proc_U0_ap_return_2 ),
    .ap_return_3( toThreshold_Block_proc_U0_ap_return_3 ),
    .ap_return_4( toThreshold_Block_proc_U0_ap_return_4 ),
    .ap_return_5( toThreshold_Block_proc_U0_ap_return_5 ),
    .ap_return_6( toThreshold_Block_proc_U0_ap_return_6 ),
    .ap_return_7( toThreshold_Block_proc_U0_ap_return_7 ),
    .ap_return_8( toThreshold_Block_proc_U0_ap_return_8 ),
    .ap_return_9( toThreshold_Block_proc_U0_ap_return_9 ),
    .ap_return_10( toThreshold_Block_proc_U0_ap_return_10 ),
    .ap_return_11( toThreshold_Block_proc_U0_ap_return_11 ),
    .ap_return_12( toThreshold_Block_proc_U0_ap_return_12 ),
    .ap_return_13( toThreshold_Block_proc_U0_ap_return_13 ),
    .ap_return_14( toThreshold_Block_proc_U0_ap_return_14 ),
    .ap_return_15( toThreshold_Block_proc_U0_ap_return_15 ),
    .ap_return_16( toThreshold_Block_proc_U0_ap_return_16 ),
    .ap_return_17( toThreshold_Block_proc_U0_ap_return_17 ),
    .ap_return_18( toThreshold_Block_proc_U0_ap_return_18 ),
    .ap_return_19( toThreshold_Block_proc_U0_ap_return_19 ),
    .ap_return_20( toThreshold_Block_proc_U0_ap_return_20 ),
    .ap_return_21( toThreshold_Block_proc_U0_ap_return_21 ),
    .ap_return_22( toThreshold_Block_proc_U0_ap_return_22 ),
    .ap_return_23( toThreshold_Block_proc_U0_ap_return_23 ),
    .ap_return_24( toThreshold_Block_proc_U0_ap_return_24 ),
    .ap_return_25( toThreshold_Block_proc_U0_ap_return_25 )
);

toThreshold_AXIvideo2Mat toThreshold_AXIvideo2Mat_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_AXIvideo2Mat_U0_ap_start ),
    .ap_done( toThreshold_AXIvideo2Mat_U0_ap_done ),
    .ap_continue( toThreshold_AXIvideo2Mat_U0_ap_continue ),
    .ap_idle( toThreshold_AXIvideo2Mat_U0_ap_idle ),
    .ap_ready( toThreshold_AXIvideo2Mat_U0_ap_ready ),
    .IN_STREAM_TDATA( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDATA ),
    .IN_STREAM_TVALID( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TVALID ),
    .IN_STREAM_TREADY( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TREADY ),
    .IN_STREAM_TKEEP( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TKEEP ),
    .IN_STREAM_TSTRB( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TSTRB ),
    .IN_STREAM_TUSER( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TUSER ),
    .IN_STREAM_TLAST( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TLAST ),
    .IN_STREAM_TID( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TID ),
    .IN_STREAM_TDEST( toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDEST ),
    .img_rows_V_read( toThreshold_AXIvideo2Mat_U0_img_rows_V_read ),
    .img_cols_V_read( toThreshold_AXIvideo2Mat_U0_img_cols_V_read ),
    .img_data_stream_0_V_din( toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_din ),
    .img_data_stream_0_V_full_n( toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_full_n ),
    .img_data_stream_0_V_write( toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_write ),
    .img_data_stream_1_V_din( toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_din ),
    .img_data_stream_1_V_full_n( toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_full_n ),
    .img_data_stream_1_V_write( toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_write ),
    .img_data_stream_2_V_din( toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_din ),
    .img_data_stream_2_V_full_n( toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_full_n ),
    .img_data_stream_2_V_write( toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_write )
);

toThreshold_CvtColor toThreshold_CvtColor_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_CvtColor_U0_ap_start ),
    .ap_done( toThreshold_CvtColor_U0_ap_done ),
    .ap_continue( toThreshold_CvtColor_U0_ap_continue ),
    .ap_idle( toThreshold_CvtColor_U0_ap_idle ),
    .ap_ready( toThreshold_CvtColor_U0_ap_ready ),
    .p_src_rows_V_read( toThreshold_CvtColor_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( toThreshold_CvtColor_U0_p_src_cols_V_read ),
    .p_src_data_stream_0_V_dout( toThreshold_CvtColor_U0_p_src_data_stream_0_V_dout ),
    .p_src_data_stream_0_V_empty_n( toThreshold_CvtColor_U0_p_src_data_stream_0_V_empty_n ),
    .p_src_data_stream_0_V_read( toThreshold_CvtColor_U0_p_src_data_stream_0_V_read ),
    .p_src_data_stream_1_V_dout( toThreshold_CvtColor_U0_p_src_data_stream_1_V_dout ),
    .p_src_data_stream_1_V_empty_n( toThreshold_CvtColor_U0_p_src_data_stream_1_V_empty_n ),
    .p_src_data_stream_1_V_read( toThreshold_CvtColor_U0_p_src_data_stream_1_V_read ),
    .p_src_data_stream_2_V_dout( toThreshold_CvtColor_U0_p_src_data_stream_2_V_dout ),
    .p_src_data_stream_2_V_empty_n( toThreshold_CvtColor_U0_p_src_data_stream_2_V_empty_n ),
    .p_src_data_stream_2_V_read( toThreshold_CvtColor_U0_p_src_data_stream_2_V_read ),
    .p_dst_data_stream_V_din( toThreshold_CvtColor_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( toThreshold_CvtColor_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( toThreshold_CvtColor_U0_p_dst_data_stream_V_write )
);

toThreshold_Threshold_1080_1920_0_0_s toThreshold_Threshold_1080_1920_0_0_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Threshold_1080_1920_0_0_U0_ap_start ),
    .ap_done( toThreshold_Threshold_1080_1920_0_0_U0_ap_done ),
    .ap_continue( toThreshold_Threshold_1080_1920_0_0_U0_ap_continue ),
    .ap_idle( toThreshold_Threshold_1080_1920_0_0_U0_ap_idle ),
    .ap_ready( toThreshold_Threshold_1080_1920_0_0_U0_ap_ready ),
    .src_rows_V_read( toThreshold_Threshold_1080_1920_0_0_U0_src_rows_V_read ),
    .src_cols_V_read( toThreshold_Threshold_1080_1920_0_0_U0_src_cols_V_read ),
    .src_data_stream_V_dout( toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_dout ),
    .src_data_stream_V_empty_n( toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_empty_n ),
    .src_data_stream_V_read( toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_read ),
    .dst_rows_V_read( toThreshold_Threshold_1080_1920_0_0_U0_dst_rows_V_read ),
    .dst_cols_V_read( toThreshold_Threshold_1080_1920_0_0_U0_dst_cols_V_read ),
    .dst_data_stream_V_din( toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_din ),
    .dst_data_stream_V_full_n( toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_full_n ),
    .dst_data_stream_V_write( toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_write )
);

toThreshold_Dilate_0_0_1080_1920_s toThreshold_Dilate_0_0_1080_1920_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Dilate_0_0_1080_1920_U0_ap_start ),
    .ap_done( toThreshold_Dilate_0_0_1080_1920_U0_ap_done ),
    .ap_continue( toThreshold_Dilate_0_0_1080_1920_U0_ap_continue ),
    .ap_idle( toThreshold_Dilate_0_0_1080_1920_U0_ap_idle ),
    .ap_ready( toThreshold_Dilate_0_0_1080_1920_U0_ap_ready ),
    .p_src_rows_V_read( toThreshold_Dilate_0_0_1080_1920_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( toThreshold_Dilate_0_0_1080_1920_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_V_din( toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write )
);

toThreshold_GaussianBlur toThreshold_GaussianBlur_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_GaussianBlur_U0_ap_start ),
    .ap_done( toThreshold_GaussianBlur_U0_ap_done ),
    .ap_continue( toThreshold_GaussianBlur_U0_ap_continue ),
    .ap_idle( toThreshold_GaussianBlur_U0_ap_idle ),
    .ap_ready( toThreshold_GaussianBlur_U0_ap_ready ),
    .p_src_rows_V_read( toThreshold_GaussianBlur_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( toThreshold_GaussianBlur_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( toThreshold_GaussianBlur_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( toThreshold_GaussianBlur_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( toThreshold_GaussianBlur_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_V_din( toThreshold_GaussianBlur_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( toThreshold_GaussianBlur_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( toThreshold_GaussianBlur_U0_p_dst_data_stream_V_write )
);

toThreshold_Duplicate_1080_1920_0_0_s toThreshold_Duplicate_1080_1920_0_0_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Duplicate_1080_1920_0_0_U0_ap_start ),
    .ap_done( toThreshold_Duplicate_1080_1920_0_0_U0_ap_done ),
    .ap_continue( toThreshold_Duplicate_1080_1920_0_0_U0_ap_continue ),
    .ap_idle( toThreshold_Duplicate_1080_1920_0_0_U0_ap_idle ),
    .ap_ready( toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready ),
    .src_rows_V_read( toThreshold_Duplicate_1080_1920_0_0_U0_src_rows_V_read ),
    .src_cols_V_read( toThreshold_Duplicate_1080_1920_0_0_U0_src_cols_V_read ),
    .src_data_stream_V_dout( toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_dout ),
    .src_data_stream_V_empty_n( toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_empty_n ),
    .src_data_stream_V_read( toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_read ),
    .dst1_rows_V_read( toThreshold_Duplicate_1080_1920_0_0_U0_dst1_rows_V_read ),
    .dst1_cols_V_read( toThreshold_Duplicate_1080_1920_0_0_U0_dst1_cols_V_read ),
    .dst1_data_stream_V_din( toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_din ),
    .dst1_data_stream_V_full_n( toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_full_n ),
    .dst1_data_stream_V_write( toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_write ),
    .dst2_rows_V_read( toThreshold_Duplicate_1080_1920_0_0_U0_dst2_rows_V_read ),
    .dst2_cols_V_read( toThreshold_Duplicate_1080_1920_0_0_U0_dst2_cols_V_read ),
    .dst2_data_stream_V_din( toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_din ),
    .dst2_data_stream_V_full_n( toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_full_n ),
    .dst2_data_stream_V_write( toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_write )
);

toThreshold_Sobel toThreshold_Sobel_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Sobel_U0_ap_start ),
    .ap_done( toThreshold_Sobel_U0_ap_done ),
    .ap_continue( toThreshold_Sobel_U0_ap_continue ),
    .ap_idle( toThreshold_Sobel_U0_ap_idle ),
    .ap_ready( toThreshold_Sobel_U0_ap_ready ),
    .p_src_rows_V_read( toThreshold_Sobel_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( toThreshold_Sobel_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( toThreshold_Sobel_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( toThreshold_Sobel_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( toThreshold_Sobel_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_V_din( toThreshold_Sobel_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( toThreshold_Sobel_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( toThreshold_Sobel_U0_p_dst_data_stream_V_write )
);

toThreshold_Sobel_1 toThreshold_Sobel_1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Sobel_1_U0_ap_start ),
    .ap_done( toThreshold_Sobel_1_U0_ap_done ),
    .ap_continue( toThreshold_Sobel_1_U0_ap_continue ),
    .ap_idle( toThreshold_Sobel_1_U0_ap_idle ),
    .ap_ready( toThreshold_Sobel_1_U0_ap_ready ),
    .p_src_rows_V_read( toThreshold_Sobel_1_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( toThreshold_Sobel_1_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( toThreshold_Sobel_1_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( toThreshold_Sobel_1_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( toThreshold_Sobel_1_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_V_din( toThreshold_Sobel_1_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( toThreshold_Sobel_1_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( toThreshold_Sobel_1_U0_p_dst_data_stream_V_write )
);

toThreshold_Loop_GradientLoop_proc toThreshold_Loop_GradientLoop_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Loop_GradientLoop_proc_U0_ap_start ),
    .ap_done( toThreshold_Loop_GradientLoop_proc_U0_ap_done ),
    .ap_continue( toThreshold_Loop_GradientLoop_proc_U0_ap_continue ),
    .ap_idle( toThreshold_Loop_GradientLoop_proc_U0_ap_idle ),
    .ap_ready( toThreshold_Loop_GradientLoop_proc_U0_ap_ready ),
    .rows( toThreshold_Loop_GradientLoop_proc_U0_rows ),
    .cols( toThreshold_Loop_GradientLoop_proc_U0_cols ),
    .sobelxMat_data_stream_0_V_dout( toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_dout ),
    .sobelxMat_data_stream_0_V_empty_n( toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_empty_n ),
    .sobelxMat_data_stream_0_V_read( toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_read ),
    .sobelyMat_data_stream_0_V_dout( toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_dout ),
    .sobelyMat_data_stream_0_V_empty_n( toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_empty_n ),
    .sobelyMat_data_stream_0_V_read( toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_read ),
    .absvalueMat_data_stream_0_V_din( toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_din ),
    .absvalueMat_data_stream_0_V_full_n( toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_full_n ),
    .absvalueMat_data_stream_0_V_write( toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_write ),
    .angleMat_data_stream_0_V_din( toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_din ),
    .angleMat_data_stream_0_V_full_n( toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_full_n ),
    .angleMat_data_stream_0_V_write( toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_write )
);

toThreshold_Loop_LineBufferLoop_proc toThreshold_Loop_LineBufferLoop_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Loop_LineBufferLoop_proc_U0_ap_start ),
    .ap_done( toThreshold_Loop_LineBufferLoop_proc_U0_ap_done ),
    .ap_continue( toThreshold_Loop_LineBufferLoop_proc_U0_ap_continue ),
    .ap_idle( toThreshold_Loop_LineBufferLoop_proc_U0_ap_idle ),
    .ap_ready( toThreshold_Loop_LineBufferLoop_proc_U0_ap_ready ),
    .cols( toThreshold_Loop_LineBufferLoop_proc_U0_cols ),
    .rows( toThreshold_Loop_LineBufferLoop_proc_U0_rows ),
    .absvalueMat_data_stream_0_V_dout( toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_dout ),
    .absvalueMat_data_stream_0_V_empty_n( toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_empty_n ),
    .absvalueMat_data_stream_0_V_read( toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_read ),
    .angleMat_data_stream_0_V_dout( toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_dout ),
    .angleMat_data_stream_0_V_empty_n( toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_empty_n ),
    .angleMat_data_stream_0_V_read( toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_read ),
    .nmsupressionMat_data_stream_0_V_din( toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_din ),
    .nmsupressionMat_data_stream_0_V_full_n( toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_full_n ),
    .nmsupressionMat_data_stream_0_V_write( toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_write )
);

toThreshold_Dilate_0_0_1080_1920_1 toThreshold_Dilate_0_0_1080_1920_1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Dilate_0_0_1080_1920_1_U0_ap_start ),
    .ap_done( toThreshold_Dilate_0_0_1080_1920_1_U0_ap_done ),
    .ap_continue( toThreshold_Dilate_0_0_1080_1920_1_U0_ap_continue ),
    .ap_idle( toThreshold_Dilate_0_0_1080_1920_1_U0_ap_idle ),
    .ap_ready( toThreshold_Dilate_0_0_1080_1920_1_U0_ap_ready ),
    .p_src_rows_V_read( toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_V_din( toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_write )
);

toThreshold_Mat2AXIvideo_8_1080_1920_0_s toThreshold_Mat2AXIvideo_8_1080_1920_0_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_start ),
    .ap_done( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_done ),
    .ap_continue( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_continue ),
    .ap_idle( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_idle ),
    .ap_ready( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_ready ),
    .img_rows_V_read( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_rows_V_read ),
    .img_cols_V_read( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_cols_V_read ),
    .img_data_stream_V_dout( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_dout ),
    .img_data_stream_V_empty_n( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_empty_n ),
    .img_data_stream_V_read( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_read ),
    .OUT_STREAM_TDATA( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDATA ),
    .OUT_STREAM_TVALID( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TVALID ),
    .OUT_STREAM_TREADY( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TREADY ),
    .OUT_STREAM_TKEEP( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TKEEP ),
    .OUT_STREAM_TSTRB( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TSTRB ),
    .OUT_STREAM_TUSER( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TUSER ),
    .OUT_STREAM_TLAST( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TLAST ),
    .OUT_STREAM_TID( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TID ),
    .OUT_STREAM_TDEST( toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDEST )
);

FIFO_toThreshold_inMat_rows_V_channel inMat_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( inMat_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( inMat_rows_V_channel_U_ap_dummy_ce ),
    .if_din( inMat_rows_V_channel_din ),
    .if_full_n( inMat_rows_V_channel_full_n ),
    .if_write( inMat_rows_V_channel_write ),
    .if_dout( inMat_rows_V_channel_dout ),
    .if_empty_n( inMat_rows_V_channel_empty_n ),
    .if_read( inMat_rows_V_channel_read )
);

FIFO_toThreshold_inMat_rows_V_channel1 inMat_rows_V_channel1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( inMat_rows_V_channel1_U_ap_dummy_ce ),
    .if_write_ce( inMat_rows_V_channel1_U_ap_dummy_ce ),
    .if_din( inMat_rows_V_channel1_din ),
    .if_full_n( inMat_rows_V_channel1_full_n ),
    .if_write( inMat_rows_V_channel1_write ),
    .if_dout( inMat_rows_V_channel1_dout ),
    .if_empty_n( inMat_rows_V_channel1_empty_n ),
    .if_read( inMat_rows_V_channel1_read )
);

FIFO_toThreshold_inMat_cols_V_channel inMat_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( inMat_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( inMat_cols_V_channel_U_ap_dummy_ce ),
    .if_din( inMat_cols_V_channel_din ),
    .if_full_n( inMat_cols_V_channel_full_n ),
    .if_write( inMat_cols_V_channel_write ),
    .if_dout( inMat_cols_V_channel_dout ),
    .if_empty_n( inMat_cols_V_channel_empty_n ),
    .if_read( inMat_cols_V_channel_read )
);

FIFO_toThreshold_inMat_cols_V_channel1 inMat_cols_V_channel1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( inMat_cols_V_channel1_U_ap_dummy_ce ),
    .if_write_ce( inMat_cols_V_channel1_U_ap_dummy_ce ),
    .if_din( inMat_cols_V_channel1_din ),
    .if_full_n( inMat_cols_V_channel1_full_n ),
    .if_write( inMat_cols_V_channel1_write ),
    .if_dout( inMat_cols_V_channel1_dout ),
    .if_empty_n( inMat_cols_V_channel1_empty_n ),
    .if_read( inMat_cols_V_channel1_read )
);

FIFO_toThreshold_grayMat_rows_V grayMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( grayMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( grayMat_rows_V_U_ap_dummy_ce ),
    .if_din( grayMat_rows_V_din ),
    .if_full_n( grayMat_rows_V_full_n ),
    .if_write( grayMat_rows_V_write ),
    .if_dout( grayMat_rows_V_dout ),
    .if_empty_n( grayMat_rows_V_empty_n ),
    .if_read( grayMat_rows_V_read )
);

FIFO_toThreshold_grayMat_cols_V grayMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( grayMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( grayMat_cols_V_U_ap_dummy_ce ),
    .if_din( grayMat_cols_V_din ),
    .if_full_n( grayMat_cols_V_full_n ),
    .if_write( grayMat_cols_V_write ),
    .if_dout( grayMat_cols_V_dout ),
    .if_empty_n( grayMat_cols_V_empty_n ),
    .if_read( grayMat_cols_V_read )
);

FIFO_toThreshold_dilateMat_rows_V dilateMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( dilateMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( dilateMat_rows_V_U_ap_dummy_ce ),
    .if_din( dilateMat_rows_V_din ),
    .if_full_n( dilateMat_rows_V_full_n ),
    .if_write( dilateMat_rows_V_write ),
    .if_dout( dilateMat_rows_V_dout ),
    .if_empty_n( dilateMat_rows_V_empty_n ),
    .if_read( dilateMat_rows_V_read )
);

FIFO_toThreshold_dilateMat_rows_V_channel dilateMat_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( dilateMat_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( dilateMat_rows_V_channel_U_ap_dummy_ce ),
    .if_din( dilateMat_rows_V_channel_din ),
    .if_full_n( dilateMat_rows_V_channel_full_n ),
    .if_write( dilateMat_rows_V_channel_write ),
    .if_dout( dilateMat_rows_V_channel_dout ),
    .if_empty_n( dilateMat_rows_V_channel_empty_n ),
    .if_read( dilateMat_rows_V_channel_read )
);

FIFO_toThreshold_dilateMat_cols_V dilateMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( dilateMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( dilateMat_cols_V_U_ap_dummy_ce ),
    .if_din( dilateMat_cols_V_din ),
    .if_full_n( dilateMat_cols_V_full_n ),
    .if_write( dilateMat_cols_V_write ),
    .if_dout( dilateMat_cols_V_dout ),
    .if_empty_n( dilateMat_cols_V_empty_n ),
    .if_read( dilateMat_cols_V_read )
);

FIFO_toThreshold_dilateMat_cols_V_channel dilateMat_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( dilateMat_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( dilateMat_cols_V_channel_U_ap_dummy_ce ),
    .if_din( dilateMat_cols_V_channel_din ),
    .if_full_n( dilateMat_cols_V_channel_full_n ),
    .if_write( dilateMat_cols_V_channel_write ),
    .if_dout( dilateMat_cols_V_channel_dout ),
    .if_empty_n( dilateMat_cols_V_channel_empty_n ),
    .if_read( dilateMat_cols_V_channel_read )
);

FIFO_toThreshold_threshMat_rows_V threshMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( threshMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( threshMat_rows_V_U_ap_dummy_ce ),
    .if_din( threshMat_rows_V_din ),
    .if_full_n( threshMat_rows_V_full_n ),
    .if_write( threshMat_rows_V_write ),
    .if_dout( threshMat_rows_V_dout ),
    .if_empty_n( threshMat_rows_V_empty_n ),
    .if_read( threshMat_rows_V_read )
);

FIFO_toThreshold_threshMat_cols_V threshMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( threshMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( threshMat_cols_V_U_ap_dummy_ce ),
    .if_din( threshMat_cols_V_din ),
    .if_full_n( threshMat_cols_V_full_n ),
    .if_write( threshMat_cols_V_write ),
    .if_dout( threshMat_cols_V_dout ),
    .if_empty_n( threshMat_cols_V_empty_n ),
    .if_read( threshMat_cols_V_read )
);

FIFO_toThreshold_blurMat_rows_V blurMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blurMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( blurMat_rows_V_U_ap_dummy_ce ),
    .if_din( blurMat_rows_V_din ),
    .if_full_n( blurMat_rows_V_full_n ),
    .if_write( blurMat_rows_V_write ),
    .if_dout( blurMat_rows_V_dout ),
    .if_empty_n( blurMat_rows_V_empty_n ),
    .if_read( blurMat_rows_V_read )
);

FIFO_toThreshold_blurMat_cols_V blurMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blurMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( blurMat_cols_V_U_ap_dummy_ce ),
    .if_din( blurMat_cols_V_din ),
    .if_full_n( blurMat_cols_V_full_n ),
    .if_write( blurMat_cols_V_write ),
    .if_dout( blurMat_cols_V_dout ),
    .if_empty_n( blurMat_cols_V_empty_n ),
    .if_read( blurMat_cols_V_read )
);

FIFO_toThreshold_blursobelxMat_rows_V blursobelxMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelxMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( blursobelxMat_rows_V_U_ap_dummy_ce ),
    .if_din( blursobelxMat_rows_V_din ),
    .if_full_n( blursobelxMat_rows_V_full_n ),
    .if_write( blursobelxMat_rows_V_write ),
    .if_dout( blursobelxMat_rows_V_dout ),
    .if_empty_n( blursobelxMat_rows_V_empty_n ),
    .if_read( blursobelxMat_rows_V_read )
);

FIFO_toThreshold_blursobelxMat_rows_V_channel blursobelxMat_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelxMat_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( blursobelxMat_rows_V_channel_U_ap_dummy_ce ),
    .if_din( blursobelxMat_rows_V_channel_din ),
    .if_full_n( blursobelxMat_rows_V_channel_full_n ),
    .if_write( blursobelxMat_rows_V_channel_write ),
    .if_dout( blursobelxMat_rows_V_channel_dout ),
    .if_empty_n( blursobelxMat_rows_V_channel_empty_n ),
    .if_read( blursobelxMat_rows_V_channel_read )
);

FIFO_toThreshold_blursobelxMat_cols_V blursobelxMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelxMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( blursobelxMat_cols_V_U_ap_dummy_ce ),
    .if_din( blursobelxMat_cols_V_din ),
    .if_full_n( blursobelxMat_cols_V_full_n ),
    .if_write( blursobelxMat_cols_V_write ),
    .if_dout( blursobelxMat_cols_V_dout ),
    .if_empty_n( blursobelxMat_cols_V_empty_n ),
    .if_read( blursobelxMat_cols_V_read )
);

FIFO_toThreshold_blursobelxMat_cols_V_channel blursobelxMat_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelxMat_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( blursobelxMat_cols_V_channel_U_ap_dummy_ce ),
    .if_din( blursobelxMat_cols_V_channel_din ),
    .if_full_n( blursobelxMat_cols_V_channel_full_n ),
    .if_write( blursobelxMat_cols_V_channel_write ),
    .if_dout( blursobelxMat_cols_V_channel_dout ),
    .if_empty_n( blursobelxMat_cols_V_channel_empty_n ),
    .if_read( blursobelxMat_cols_V_channel_read )
);

FIFO_toThreshold_blursobelyMat_rows_V blursobelyMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelyMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( blursobelyMat_rows_V_U_ap_dummy_ce ),
    .if_din( blursobelyMat_rows_V_din ),
    .if_full_n( blursobelyMat_rows_V_full_n ),
    .if_write( blursobelyMat_rows_V_write ),
    .if_dout( blursobelyMat_rows_V_dout ),
    .if_empty_n( blursobelyMat_rows_V_empty_n ),
    .if_read( blursobelyMat_rows_V_read )
);

FIFO_toThreshold_blursobelyMat_rows_V_channel blursobelyMat_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelyMat_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( blursobelyMat_rows_V_channel_U_ap_dummy_ce ),
    .if_din( blursobelyMat_rows_V_channel_din ),
    .if_full_n( blursobelyMat_rows_V_channel_full_n ),
    .if_write( blursobelyMat_rows_V_channel_write ),
    .if_dout( blursobelyMat_rows_V_channel_dout ),
    .if_empty_n( blursobelyMat_rows_V_channel_empty_n ),
    .if_read( blursobelyMat_rows_V_channel_read )
);

FIFO_toThreshold_blursobelyMat_cols_V blursobelyMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelyMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( blursobelyMat_cols_V_U_ap_dummy_ce ),
    .if_din( blursobelyMat_cols_V_din ),
    .if_full_n( blursobelyMat_cols_V_full_n ),
    .if_write( blursobelyMat_cols_V_write ),
    .if_dout( blursobelyMat_cols_V_dout ),
    .if_empty_n( blursobelyMat_cols_V_empty_n ),
    .if_read( blursobelyMat_cols_V_read )
);

FIFO_toThreshold_blursobelyMat_cols_V_channel blursobelyMat_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelyMat_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( blursobelyMat_cols_V_channel_U_ap_dummy_ce ),
    .if_din( blursobelyMat_cols_V_channel_din ),
    .if_full_n( blursobelyMat_cols_V_channel_full_n ),
    .if_write( blursobelyMat_cols_V_channel_write ),
    .if_dout( blursobelyMat_cols_V_channel_dout ),
    .if_empty_n( blursobelyMat_cols_V_channel_empty_n ),
    .if_read( blursobelyMat_cols_V_channel_read )
);

FIFO_toThreshold_nmsupressionMat_rows_V nmsupressionMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( nmsupressionMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( nmsupressionMat_rows_V_U_ap_dummy_ce ),
    .if_din( nmsupressionMat_rows_V_din ),
    .if_full_n( nmsupressionMat_rows_V_full_n ),
    .if_write( nmsupressionMat_rows_V_write ),
    .if_dout( nmsupressionMat_rows_V_dout ),
    .if_empty_n( nmsupressionMat_rows_V_empty_n ),
    .if_read( nmsupressionMat_rows_V_read )
);

FIFO_toThreshold_nmsupressionMat_cols_V nmsupressionMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( nmsupressionMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( nmsupressionMat_cols_V_U_ap_dummy_ce ),
    .if_din( nmsupressionMat_cols_V_din ),
    .if_full_n( nmsupressionMat_cols_V_full_n ),
    .if_write( nmsupressionMat_cols_V_write ),
    .if_dout( nmsupressionMat_cols_V_dout ),
    .if_empty_n( nmsupressionMat_cols_V_empty_n ),
    .if_read( nmsupressionMat_cols_V_read )
);

FIFO_toThreshold_outMat_rows_V outMat_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( outMat_rows_V_U_ap_dummy_ce ),
    .if_write_ce( outMat_rows_V_U_ap_dummy_ce ),
    .if_din( outMat_rows_V_din ),
    .if_full_n( outMat_rows_V_full_n ),
    .if_write( outMat_rows_V_write ),
    .if_dout( outMat_rows_V_dout ),
    .if_empty_n( outMat_rows_V_empty_n ),
    .if_read( outMat_rows_V_read )
);

FIFO_toThreshold_outMat_cols_V outMat_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( outMat_cols_V_U_ap_dummy_ce ),
    .if_write_ce( outMat_cols_V_U_ap_dummy_ce ),
    .if_din( outMat_cols_V_din ),
    .if_full_n( outMat_cols_V_full_n ),
    .if_write( outMat_cols_V_write ),
    .if_dout( outMat_cols_V_dout ),
    .if_empty_n( outMat_cols_V_empty_n ),
    .if_read( outMat_cols_V_read )
);

FIFO_toThreshold_inMat_data_stream_0_V inMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( inMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( inMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( inMat_data_stream_0_V_din ),
    .if_full_n( inMat_data_stream_0_V_full_n ),
    .if_write( inMat_data_stream_0_V_write ),
    .if_dout( inMat_data_stream_0_V_dout ),
    .if_empty_n( inMat_data_stream_0_V_empty_n ),
    .if_read( inMat_data_stream_0_V_read )
);

FIFO_toThreshold_inMat_data_stream_1_V inMat_data_stream_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( inMat_data_stream_1_V_U_ap_dummy_ce ),
    .if_write_ce( inMat_data_stream_1_V_U_ap_dummy_ce ),
    .if_din( inMat_data_stream_1_V_din ),
    .if_full_n( inMat_data_stream_1_V_full_n ),
    .if_write( inMat_data_stream_1_V_write ),
    .if_dout( inMat_data_stream_1_V_dout ),
    .if_empty_n( inMat_data_stream_1_V_empty_n ),
    .if_read( inMat_data_stream_1_V_read )
);

FIFO_toThreshold_inMat_data_stream_2_V inMat_data_stream_2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( inMat_data_stream_2_V_U_ap_dummy_ce ),
    .if_write_ce( inMat_data_stream_2_V_U_ap_dummy_ce ),
    .if_din( inMat_data_stream_2_V_din ),
    .if_full_n( inMat_data_stream_2_V_full_n ),
    .if_write( inMat_data_stream_2_V_write ),
    .if_dout( inMat_data_stream_2_V_dout ),
    .if_empty_n( inMat_data_stream_2_V_empty_n ),
    .if_read( inMat_data_stream_2_V_read )
);

FIFO_toThreshold_grayMat_data_stream_0_V grayMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( grayMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( grayMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( grayMat_data_stream_0_V_din ),
    .if_full_n( grayMat_data_stream_0_V_full_n ),
    .if_write( grayMat_data_stream_0_V_write ),
    .if_dout( grayMat_data_stream_0_V_dout ),
    .if_empty_n( grayMat_data_stream_0_V_empty_n ),
    .if_read( grayMat_data_stream_0_V_read )
);

FIFO_toThreshold_dilateMat_data_stream_0_V dilateMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( dilateMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( dilateMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( dilateMat_data_stream_0_V_din ),
    .if_full_n( dilateMat_data_stream_0_V_full_n ),
    .if_write( dilateMat_data_stream_0_V_write ),
    .if_dout( dilateMat_data_stream_0_V_dout ),
    .if_empty_n( dilateMat_data_stream_0_V_empty_n ),
    .if_read( dilateMat_data_stream_0_V_read )
);

FIFO_toThreshold_threshMat_data_stream_0_V threshMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( threshMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( threshMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( threshMat_data_stream_0_V_din ),
    .if_full_n( threshMat_data_stream_0_V_full_n ),
    .if_write( threshMat_data_stream_0_V_write ),
    .if_dout( threshMat_data_stream_0_V_dout ),
    .if_empty_n( threshMat_data_stream_0_V_empty_n ),
    .if_read( threshMat_data_stream_0_V_read )
);

FIFO_toThreshold_blurMat_data_stream_0_V blurMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blurMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( blurMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( blurMat_data_stream_0_V_din ),
    .if_full_n( blurMat_data_stream_0_V_full_n ),
    .if_write( blurMat_data_stream_0_V_write ),
    .if_dout( blurMat_data_stream_0_V_dout ),
    .if_empty_n( blurMat_data_stream_0_V_empty_n ),
    .if_read( blurMat_data_stream_0_V_read )
);

FIFO_toThreshold_blursobelxMat_data_stream_0_V blursobelxMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelxMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( blursobelxMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( blursobelxMat_data_stream_0_V_din ),
    .if_full_n( blursobelxMat_data_stream_0_V_full_n ),
    .if_write( blursobelxMat_data_stream_0_V_write ),
    .if_dout( blursobelxMat_data_stream_0_V_dout ),
    .if_empty_n( blursobelxMat_data_stream_0_V_empty_n ),
    .if_read( blursobelxMat_data_stream_0_V_read )
);

FIFO_toThreshold_blursobelyMat_data_stream_0_V blursobelyMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( blursobelyMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( blursobelyMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( blursobelyMat_data_stream_0_V_din ),
    .if_full_n( blursobelyMat_data_stream_0_V_full_n ),
    .if_write( blursobelyMat_data_stream_0_V_write ),
    .if_dout( blursobelyMat_data_stream_0_V_dout ),
    .if_empty_n( blursobelyMat_data_stream_0_V_empty_n ),
    .if_read( blursobelyMat_data_stream_0_V_read )
);

FIFO_toThreshold_sobelxMat_data_stream_0_V sobelxMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( sobelxMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( sobelxMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( sobelxMat_data_stream_0_V_din ),
    .if_full_n( sobelxMat_data_stream_0_V_full_n ),
    .if_write( sobelxMat_data_stream_0_V_write ),
    .if_dout( sobelxMat_data_stream_0_V_dout ),
    .if_empty_n( sobelxMat_data_stream_0_V_empty_n ),
    .if_read( sobelxMat_data_stream_0_V_read )
);

FIFO_toThreshold_sobelyMat_data_stream_0_V sobelyMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( sobelyMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( sobelyMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( sobelyMat_data_stream_0_V_din ),
    .if_full_n( sobelyMat_data_stream_0_V_full_n ),
    .if_write( sobelyMat_data_stream_0_V_write ),
    .if_dout( sobelyMat_data_stream_0_V_dout ),
    .if_empty_n( sobelyMat_data_stream_0_V_empty_n ),
    .if_read( sobelyMat_data_stream_0_V_read )
);

FIFO_toThreshold_absvalueMat_data_stream_0_V absvalueMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( absvalueMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( absvalueMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( absvalueMat_data_stream_0_V_din ),
    .if_full_n( absvalueMat_data_stream_0_V_full_n ),
    .if_write( absvalueMat_data_stream_0_V_write ),
    .if_dout( absvalueMat_data_stream_0_V_dout ),
    .if_empty_n( absvalueMat_data_stream_0_V_empty_n ),
    .if_read( absvalueMat_data_stream_0_V_read )
);

FIFO_toThreshold_angleMat_data_stream_0_V angleMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( angleMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( angleMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( angleMat_data_stream_0_V_din ),
    .if_full_n( angleMat_data_stream_0_V_full_n ),
    .if_write( angleMat_data_stream_0_V_write ),
    .if_dout( angleMat_data_stream_0_V_dout ),
    .if_empty_n( angleMat_data_stream_0_V_empty_n ),
    .if_read( angleMat_data_stream_0_V_read )
);

FIFO_toThreshold_nmsupressionMat_data_stream_0 nmsupressionMat_data_stream_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( nmsupressionMat_data_stream_0_U_ap_dummy_ce ),
    .if_write_ce( nmsupressionMat_data_stream_0_U_ap_dummy_ce ),
    .if_din( nmsupressionMat_data_stream_0_din ),
    .if_full_n( nmsupressionMat_data_stream_0_full_n ),
    .if_write( nmsupressionMat_data_stream_0_write ),
    .if_dout( nmsupressionMat_data_stream_0_dout ),
    .if_empty_n( nmsupressionMat_data_stream_0_empty_n ),
    .if_read( nmsupressionMat_data_stream_0_read )
);

FIFO_toThreshold_outMat_data_stream_0_V outMat_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( outMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( outMat_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( outMat_data_stream_0_V_din ),
    .if_full_n( outMat_data_stream_0_V_full_n ),
    .if_write( outMat_data_stream_0_V_write ),
    .if_dout( outMat_data_stream_0_V_dout ),
    .if_empty_n( outMat_data_stream_0_V_empty_n ),
    .if_read( outMat_data_stream_0_V_read )
);



/// ap_reg_procdone_toThreshold_AXIvideo2Mat_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_AXIvideo2Mat_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_AXIvideo2Mat_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_AXIvideo2Mat_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_AXIvideo2Mat_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_AXIvideo2Mat_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Block_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Block_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Block_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Block_proc_U0 <= ap_const_logic_0;
        end else if ((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1)) begin
            ap_reg_procdone_toThreshold_Block_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_CvtColor_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_CvtColor_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_CvtColor_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_CvtColor_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_CvtColor_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_CvtColor_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_1_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_1_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Dilate_0_0_1080_1920_1_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_1_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Dilate_0_0_1080_1920_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Duplicate_1080_1920_0_0_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Duplicate_1080_1920_0_0_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Duplicate_1080_1920_0_0_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Duplicate_1080_1920_0_0_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Duplicate_1080_1920_0_0_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Duplicate_1080_1920_0_0_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_GaussianBlur_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_GaussianBlur_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_GaussianBlur_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_GaussianBlur_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_GaussianBlur_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_GaussianBlur_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Loop_GradientLoop_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Loop_GradientLoop_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Loop_GradientLoop_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Loop_GradientLoop_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Loop_GradientLoop_proc_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Loop_GradientLoop_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Loop_LineBufferLoop_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Loop_LineBufferLoop_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Loop_LineBufferLoop_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Loop_LineBufferLoop_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Loop_LineBufferLoop_proc_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Loop_LineBufferLoop_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Sobel_1_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Sobel_1_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Sobel_1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Sobel_1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Sobel_1_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Sobel_1_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Sobel_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Sobel_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Sobel_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Sobel_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Sobel_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Sobel_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_toThreshold_Threshold_1080_1920_0_0_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_toThreshold_Threshold_1080_1920_0_0_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_toThreshold_Threshold_1080_1920_0_0_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_toThreshold_Threshold_1080_1920_0_0_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == toThreshold_Threshold_1080_1920_0_0_U0_ap_done)) begin
            ap_reg_procdone_toThreshold_Threshold_1080_1920_0_0_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blurMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blurMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blurMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blurMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blurMat_cols_V_full_n))) begin
            ap_reg_ready_blurMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blurMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blurMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blurMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blurMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blurMat_rows_V_full_n))) begin
            ap_reg_ready_blurMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelxMat_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelxMat_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelxMat_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelxMat_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelxMat_cols_V_channel_full_n))) begin
            ap_reg_ready_blursobelxMat_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelxMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelxMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelxMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelxMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelxMat_cols_V_full_n))) begin
            ap_reg_ready_blursobelxMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelxMat_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelxMat_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelxMat_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelxMat_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelxMat_rows_V_channel_full_n))) begin
            ap_reg_ready_blursobelxMat_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelxMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelxMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelxMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelxMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelxMat_rows_V_full_n))) begin
            ap_reg_ready_blursobelxMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelyMat_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelyMat_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelyMat_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelyMat_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelyMat_cols_V_channel_full_n))) begin
            ap_reg_ready_blursobelyMat_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelyMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelyMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelyMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelyMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelyMat_cols_V_full_n))) begin
            ap_reg_ready_blursobelyMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelyMat_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelyMat_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelyMat_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelyMat_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelyMat_rows_V_channel_full_n))) begin
            ap_reg_ready_blursobelyMat_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_blursobelyMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_blursobelyMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_blursobelyMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_blursobelyMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == blursobelyMat_rows_V_full_n))) begin
            ap_reg_ready_blursobelyMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_dilateMat_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_dilateMat_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_dilateMat_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_dilateMat_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == dilateMat_cols_V_channel_full_n))) begin
            ap_reg_ready_dilateMat_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_dilateMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_dilateMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_dilateMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_dilateMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == dilateMat_cols_V_full_n))) begin
            ap_reg_ready_dilateMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_dilateMat_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_dilateMat_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_dilateMat_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_dilateMat_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == dilateMat_rows_V_channel_full_n))) begin
            ap_reg_ready_dilateMat_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_dilateMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_dilateMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_dilateMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_dilateMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == dilateMat_rows_V_full_n))) begin
            ap_reg_ready_dilateMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_grayMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_grayMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_grayMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_grayMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == grayMat_cols_V_full_n))) begin
            ap_reg_ready_grayMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_grayMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_grayMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_grayMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_grayMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == grayMat_rows_V_full_n))) begin
            ap_reg_ready_grayMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_inMat_cols_V_channel1_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_inMat_cols_V_channel1_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_inMat_cols_V_channel1_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_inMat_cols_V_channel1_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == inMat_cols_V_channel1_full_n))) begin
            ap_reg_ready_inMat_cols_V_channel1_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_inMat_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_inMat_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_inMat_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_inMat_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (inMat_cols_V_channel_full_n == ap_const_logic_1))) begin
            ap_reg_ready_inMat_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_inMat_rows_V_channel1_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_inMat_rows_V_channel1_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_inMat_rows_V_channel1_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_inMat_rows_V_channel1_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == inMat_rows_V_channel1_full_n))) begin
            ap_reg_ready_inMat_rows_V_channel1_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_inMat_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_inMat_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_inMat_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_inMat_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == inMat_rows_V_channel_full_n))) begin
            ap_reg_ready_inMat_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_nmsupressionMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_nmsupressionMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_nmsupressionMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_nmsupressionMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == nmsupressionMat_cols_V_full_n))) begin
            ap_reg_ready_nmsupressionMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_nmsupressionMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_nmsupressionMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_nmsupressionMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_nmsupressionMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == nmsupressionMat_rows_V_full_n))) begin
            ap_reg_ready_nmsupressionMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_outMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_outMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_outMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_outMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == outMat_cols_V_full_n))) begin
            ap_reg_ready_outMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_outMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_outMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_outMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_outMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == outMat_rows_V_full_n))) begin
            ap_reg_ready_outMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_threshMat_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_threshMat_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_threshMat_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_threshMat_cols_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == threshMat_cols_V_full_n))) begin
            ap_reg_ready_threshMat_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_threshMat_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_threshMat_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_threshMat_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (toThreshold_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_threshMat_rows_V_full_n <= ap_const_logic_0;
        end else if (((toThreshold_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == threshMat_rows_V_full_n))) begin
            ap_reg_ready_threshMat_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// ap_chn_write_toThreshold_Block_proc_U0_blurMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blurMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blurMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blurMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blurMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blurMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blurMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blurMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blurMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blurMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelxMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelxMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelxMat_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelxMat_cols_V_channel_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelxMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelxMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelxMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelxMat_rows_V_channel_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelyMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelyMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelyMat_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelyMat_cols_V_channel_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelyMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelyMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_blursobelyMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_blursobelyMat_rows_V_channel_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_dilateMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_dilateMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_dilateMat_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_dilateMat_cols_V_channel_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_dilateMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_dilateMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_dilateMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_dilateMat_rows_V_channel_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_grayMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_grayMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_grayMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_grayMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_grayMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_grayMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_grayMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_grayMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_grayMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_grayMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_inMat_cols_V_channel_full_n)
begin
    if ((ap_reg_ready_inMat_cols_V_channel_full_n == ap_const_logic_1)) begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel1 assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_inMat_cols_V_channel1_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_inMat_cols_V_channel1_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel1 = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel1 = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_inMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_inMat_rows_V_channel_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel1 assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_inMat_rows_V_channel1_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_inMat_rows_V_channel1_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel1 = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel1 = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_nmsupressionMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_nmsupressionMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_nmsupressionMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_nmsupressionMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_outMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_outMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_outMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_outMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_outMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_outMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_outMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_outMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_outMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_outMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_threshMat_cols_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_threshMat_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_threshMat_cols_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_threshMat_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_threshMat_cols_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_toThreshold_Block_proc_U0_threshMat_rows_V assign process. ///
always @ (toThreshold_Block_proc_U0_ap_done or ap_reg_ready_threshMat_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_threshMat_rows_V_full_n)) begin
        ap_chn_write_toThreshold_Block_proc_U0_threshMat_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_toThreshold_Block_proc_U0_threshMat_rows_V = toThreshold_Block_proc_U0_ap_done;
    end
end

/// ap_idle assign process. ///
always @ (toThreshold_Block_proc_U0_ap_idle or toThreshold_AXIvideo2Mat_U0_ap_idle or toThreshold_CvtColor_U0_ap_idle or toThreshold_Threshold_1080_1920_0_0_U0_ap_idle or toThreshold_Dilate_0_0_1080_1920_U0_ap_idle or toThreshold_GaussianBlur_U0_ap_idle or toThreshold_Duplicate_1080_1920_0_0_U0_ap_idle or toThreshold_Sobel_U0_ap_idle or toThreshold_Sobel_1_U0_ap_idle or toThreshold_Loop_GradientLoop_proc_U0_ap_idle or toThreshold_Loop_LineBufferLoop_proc_U0_ap_idle or toThreshold_Dilate_0_0_1080_1920_1_U0_ap_idle or toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_idle or inMat_rows_V_channel_empty_n or inMat_rows_V_channel1_empty_n or inMat_cols_V_channel_empty_n or inMat_cols_V_channel1_empty_n or grayMat_rows_V_empty_n or grayMat_cols_V_empty_n or dilateMat_rows_V_empty_n or dilateMat_rows_V_channel_empty_n or dilateMat_cols_V_empty_n or dilateMat_cols_V_channel_empty_n or threshMat_rows_V_empty_n or threshMat_cols_V_empty_n or blurMat_rows_V_empty_n or blurMat_cols_V_empty_n or blursobelxMat_rows_V_empty_n or blursobelxMat_rows_V_channel_empty_n or blursobelxMat_cols_V_empty_n or blursobelxMat_cols_V_channel_empty_n or blursobelyMat_rows_V_empty_n or blursobelyMat_rows_V_channel_empty_n or blursobelyMat_cols_V_empty_n or blursobelyMat_cols_V_channel_empty_n or nmsupressionMat_rows_V_empty_n or nmsupressionMat_cols_V_empty_n or outMat_rows_V_empty_n or outMat_cols_V_empty_n)
begin
    if (((toThreshold_Block_proc_U0_ap_idle == ap_const_logic_1) & (ap_const_logic_1 == toThreshold_AXIvideo2Mat_U0_ap_idle) & (ap_const_logic_1 == toThreshold_CvtColor_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Threshold_1080_1920_0_0_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Dilate_0_0_1080_1920_U0_ap_idle) & (ap_const_logic_1 == toThreshold_GaussianBlur_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Duplicate_1080_1920_0_0_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Sobel_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Sobel_1_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Loop_GradientLoop_proc_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Loop_LineBufferLoop_proc_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Dilate_0_0_1080_1920_1_U0_ap_idle) & (ap_const_logic_1 == toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_idle) & (ap_const_logic_0 == inMat_rows_V_channel_empty_n) & (ap_const_logic_0 == inMat_rows_V_channel1_empty_n) & (ap_const_logic_0 == inMat_cols_V_channel_empty_n) & (ap_const_logic_0 == inMat_cols_V_channel1_empty_n) & (ap_const_logic_0 == grayMat_rows_V_empty_n) & (ap_const_logic_0 == grayMat_cols_V_empty_n) & (ap_const_logic_0 == dilateMat_rows_V_empty_n) & (ap_const_logic_0 == dilateMat_rows_V_channel_empty_n) & (ap_const_logic_0 == dilateMat_cols_V_empty_n) & (ap_const_logic_0 == dilateMat_cols_V_channel_empty_n) & (ap_const_logic_0 == threshMat_rows_V_empty_n) & (ap_const_logic_0 == threshMat_cols_V_empty_n) & (ap_const_logic_0 == blurMat_rows_V_empty_n) & (ap_const_logic_0 == blurMat_cols_V_empty_n) & (ap_const_logic_0 == blursobelxMat_rows_V_empty_n) & (ap_const_logic_0 == blursobelxMat_rows_V_channel_empty_n) & (ap_const_logic_0 == blursobelxMat_cols_V_empty_n) & (ap_const_logic_0 == blursobelxMat_cols_V_channel_empty_n) & (ap_const_logic_0 == blursobelyMat_rows_V_empty_n) & (ap_const_logic_0 == blursobelyMat_rows_V_channel_empty_n) & (ap_const_logic_0 == blursobelyMat_cols_V_empty_n) & (ap_const_logic_0 == blursobelyMat_cols_V_channel_empty_n) & (ap_const_logic_0 == nmsupressionMat_rows_V_empty_n) & (ap_const_logic_0 == nmsupressionMat_cols_V_empty_n) & (ap_const_logic_0 == outMat_rows_V_empty_n) & (ap_const_logic_0 == outMat_cols_V_empty_n))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_sig_hs_done assign process. ///
always @ (toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_done)
begin
    if ((ap_const_logic_1 == toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end

/// ap_sig_ready_blurMat_cols_V_full_n assign process. ///
always @ (blurMat_cols_V_full_n or ap_reg_ready_blurMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blurMat_cols_V_full_n)) begin
        ap_sig_ready_blurMat_cols_V_full_n = blurMat_cols_V_full_n;
    end else begin
        ap_sig_ready_blurMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blurMat_rows_V_full_n assign process. ///
always @ (blurMat_rows_V_full_n or ap_reg_ready_blurMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blurMat_rows_V_full_n)) begin
        ap_sig_ready_blurMat_rows_V_full_n = blurMat_rows_V_full_n;
    end else begin
        ap_sig_ready_blurMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelxMat_cols_V_channel_full_n assign process. ///
always @ (blursobelxMat_cols_V_channel_full_n or ap_reg_ready_blursobelxMat_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelxMat_cols_V_channel_full_n)) begin
        ap_sig_ready_blursobelxMat_cols_V_channel_full_n = blursobelxMat_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_blursobelxMat_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelxMat_cols_V_full_n assign process. ///
always @ (blursobelxMat_cols_V_full_n or ap_reg_ready_blursobelxMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelxMat_cols_V_full_n)) begin
        ap_sig_ready_blursobelxMat_cols_V_full_n = blursobelxMat_cols_V_full_n;
    end else begin
        ap_sig_ready_blursobelxMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelxMat_rows_V_channel_full_n assign process. ///
always @ (blursobelxMat_rows_V_channel_full_n or ap_reg_ready_blursobelxMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelxMat_rows_V_channel_full_n)) begin
        ap_sig_ready_blursobelxMat_rows_V_channel_full_n = blursobelxMat_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_blursobelxMat_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelxMat_rows_V_full_n assign process. ///
always @ (blursobelxMat_rows_V_full_n or ap_reg_ready_blursobelxMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelxMat_rows_V_full_n)) begin
        ap_sig_ready_blursobelxMat_rows_V_full_n = blursobelxMat_rows_V_full_n;
    end else begin
        ap_sig_ready_blursobelxMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelyMat_cols_V_channel_full_n assign process. ///
always @ (blursobelyMat_cols_V_channel_full_n or ap_reg_ready_blursobelyMat_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelyMat_cols_V_channel_full_n)) begin
        ap_sig_ready_blursobelyMat_cols_V_channel_full_n = blursobelyMat_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_blursobelyMat_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelyMat_cols_V_full_n assign process. ///
always @ (blursobelyMat_cols_V_full_n or ap_reg_ready_blursobelyMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelyMat_cols_V_full_n)) begin
        ap_sig_ready_blursobelyMat_cols_V_full_n = blursobelyMat_cols_V_full_n;
    end else begin
        ap_sig_ready_blursobelyMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelyMat_rows_V_channel_full_n assign process. ///
always @ (blursobelyMat_rows_V_channel_full_n or ap_reg_ready_blursobelyMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelyMat_rows_V_channel_full_n)) begin
        ap_sig_ready_blursobelyMat_rows_V_channel_full_n = blursobelyMat_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_blursobelyMat_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_blursobelyMat_rows_V_full_n assign process. ///
always @ (blursobelyMat_rows_V_full_n or ap_reg_ready_blursobelyMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_blursobelyMat_rows_V_full_n)) begin
        ap_sig_ready_blursobelyMat_rows_V_full_n = blursobelyMat_rows_V_full_n;
    end else begin
        ap_sig_ready_blursobelyMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_dilateMat_cols_V_channel_full_n assign process. ///
always @ (dilateMat_cols_V_channel_full_n or ap_reg_ready_dilateMat_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_dilateMat_cols_V_channel_full_n)) begin
        ap_sig_ready_dilateMat_cols_V_channel_full_n = dilateMat_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_dilateMat_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_dilateMat_cols_V_full_n assign process. ///
always @ (dilateMat_cols_V_full_n or ap_reg_ready_dilateMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_dilateMat_cols_V_full_n)) begin
        ap_sig_ready_dilateMat_cols_V_full_n = dilateMat_cols_V_full_n;
    end else begin
        ap_sig_ready_dilateMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_dilateMat_rows_V_channel_full_n assign process. ///
always @ (dilateMat_rows_V_channel_full_n or ap_reg_ready_dilateMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_dilateMat_rows_V_channel_full_n)) begin
        ap_sig_ready_dilateMat_rows_V_channel_full_n = dilateMat_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_dilateMat_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_dilateMat_rows_V_full_n assign process. ///
always @ (dilateMat_rows_V_full_n or ap_reg_ready_dilateMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_dilateMat_rows_V_full_n)) begin
        ap_sig_ready_dilateMat_rows_V_full_n = dilateMat_rows_V_full_n;
    end else begin
        ap_sig_ready_dilateMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_grayMat_cols_V_full_n assign process. ///
always @ (grayMat_cols_V_full_n or ap_reg_ready_grayMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_grayMat_cols_V_full_n)) begin
        ap_sig_ready_grayMat_cols_V_full_n = grayMat_cols_V_full_n;
    end else begin
        ap_sig_ready_grayMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_grayMat_rows_V_full_n assign process. ///
always @ (grayMat_rows_V_full_n or ap_reg_ready_grayMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_grayMat_rows_V_full_n)) begin
        ap_sig_ready_grayMat_rows_V_full_n = grayMat_rows_V_full_n;
    end else begin
        ap_sig_ready_grayMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_inMat_cols_V_channel1_full_n assign process. ///
always @ (inMat_cols_V_channel1_full_n or ap_reg_ready_inMat_cols_V_channel1_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_inMat_cols_V_channel1_full_n)) begin
        ap_sig_ready_inMat_cols_V_channel1_full_n = inMat_cols_V_channel1_full_n;
    end else begin
        ap_sig_ready_inMat_cols_V_channel1_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_inMat_cols_V_channel_full_n assign process. ///
always @ (inMat_cols_V_channel_full_n or ap_reg_ready_inMat_cols_V_channel_full_n)
begin
    if ((ap_reg_ready_inMat_cols_V_channel_full_n == ap_const_logic_0)) begin
        ap_sig_ready_inMat_cols_V_channel_full_n = inMat_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_inMat_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_inMat_rows_V_channel1_full_n assign process. ///
always @ (inMat_rows_V_channel1_full_n or ap_reg_ready_inMat_rows_V_channel1_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_inMat_rows_V_channel1_full_n)) begin
        ap_sig_ready_inMat_rows_V_channel1_full_n = inMat_rows_V_channel1_full_n;
    end else begin
        ap_sig_ready_inMat_rows_V_channel1_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_inMat_rows_V_channel_full_n assign process. ///
always @ (inMat_rows_V_channel_full_n or ap_reg_ready_inMat_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_inMat_rows_V_channel_full_n)) begin
        ap_sig_ready_inMat_rows_V_channel_full_n = inMat_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_inMat_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_nmsupressionMat_cols_V_full_n assign process. ///
always @ (nmsupressionMat_cols_V_full_n or ap_reg_ready_nmsupressionMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_nmsupressionMat_cols_V_full_n)) begin
        ap_sig_ready_nmsupressionMat_cols_V_full_n = nmsupressionMat_cols_V_full_n;
    end else begin
        ap_sig_ready_nmsupressionMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_nmsupressionMat_rows_V_full_n assign process. ///
always @ (nmsupressionMat_rows_V_full_n or ap_reg_ready_nmsupressionMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_nmsupressionMat_rows_V_full_n)) begin
        ap_sig_ready_nmsupressionMat_rows_V_full_n = nmsupressionMat_rows_V_full_n;
    end else begin
        ap_sig_ready_nmsupressionMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_outMat_cols_V_full_n assign process. ///
always @ (outMat_cols_V_full_n or ap_reg_ready_outMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_outMat_cols_V_full_n)) begin
        ap_sig_ready_outMat_cols_V_full_n = outMat_cols_V_full_n;
    end else begin
        ap_sig_ready_outMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_outMat_rows_V_full_n assign process. ///
always @ (outMat_rows_V_full_n or ap_reg_ready_outMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_outMat_rows_V_full_n)) begin
        ap_sig_ready_outMat_rows_V_full_n = outMat_rows_V_full_n;
    end else begin
        ap_sig_ready_outMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_threshMat_cols_V_full_n assign process. ///
always @ (threshMat_cols_V_full_n or ap_reg_ready_threshMat_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_threshMat_cols_V_full_n)) begin
        ap_sig_ready_threshMat_cols_V_full_n = threshMat_cols_V_full_n;
    end else begin
        ap_sig_ready_threshMat_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_threshMat_rows_V_full_n assign process. ///
always @ (threshMat_rows_V_full_n or ap_reg_ready_threshMat_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_threshMat_rows_V_full_n)) begin
        ap_sig_ready_threshMat_rows_V_full_n = threshMat_rows_V_full_n;
    end else begin
        ap_sig_ready_threshMat_rows_V_full_n = ap_const_logic_1;
    end
end

/// toThreshold_Block_proc_U0_ap_continue assign process. ///
always @ (ap_sig_ready_inMat_cols_V_channel_full_n or ap_sig_ready_inMat_rows_V_channel1_full_n or ap_sig_ready_inMat_rows_V_channel_full_n or ap_sig_ready_inMat_cols_V_channel1_full_n or ap_sig_ready_grayMat_rows_V_full_n or ap_sig_ready_grayMat_cols_V_full_n or ap_sig_ready_dilateMat_cols_V_channel_full_n or ap_sig_ready_dilateMat_rows_V_full_n or ap_sig_ready_dilateMat_rows_V_channel_full_n or ap_sig_ready_dilateMat_cols_V_full_n or ap_sig_ready_threshMat_rows_V_full_n or ap_sig_ready_threshMat_cols_V_full_n or ap_sig_ready_blurMat_rows_V_full_n or ap_sig_ready_blurMat_cols_V_full_n or ap_sig_ready_blursobelyMat_cols_V_full_n or ap_sig_ready_blursobelxMat_rows_V_full_n or ap_sig_ready_blursobelxMat_rows_V_channel_full_n or ap_sig_ready_blursobelxMat_cols_V_full_n or ap_sig_ready_blursobelxMat_cols_V_channel_full_n or ap_sig_ready_blursobelyMat_rows_V_full_n or ap_sig_ready_blursobelyMat_rows_V_channel_full_n or ap_sig_ready_blursobelyMat_cols_V_channel_full_n or ap_sig_ready_nmsupressionMat_rows_V_full_n or ap_sig_ready_nmsupressionMat_cols_V_full_n or ap_sig_ready_outMat_rows_V_full_n or ap_sig_ready_outMat_cols_V_full_n)
begin
    if (((ap_sig_ready_inMat_cols_V_channel_full_n == ap_const_logic_1) & (ap_const_logic_1 == ap_sig_ready_inMat_rows_V_channel1_full_n) & (ap_const_logic_1 == ap_sig_ready_inMat_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_inMat_cols_V_channel1_full_n) & (ap_const_logic_1 == ap_sig_ready_grayMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_grayMat_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_dilateMat_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_dilateMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_dilateMat_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_dilateMat_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_threshMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_threshMat_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_blurMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_blurMat_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelyMat_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelxMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelxMat_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelxMat_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelxMat_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelyMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelyMat_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_blursobelyMat_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_nmsupressionMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_nmsupressionMat_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_outMat_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_outMat_cols_V_full_n))) begin
        toThreshold_Block_proc_U0_ap_continue = ap_const_logic_1;
    end else begin
        toThreshold_Block_proc_U0_ap_continue = ap_const_logic_0;
    end
end
assign IN_STREAM_TREADY = toThreshold_AXIvideo2Mat_U0_IN_STREAM_TREADY;
assign OUT_STREAM_TDATA = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDATA;
assign OUT_STREAM_TDEST = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDEST;
assign OUT_STREAM_TID = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TID;
assign OUT_STREAM_TKEEP = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TKEEP;
assign OUT_STREAM_TLAST = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TLAST;
assign OUT_STREAM_TSTRB = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TSTRB;
assign OUT_STREAM_TUSER = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TUSER;
assign OUT_STREAM_TVALID = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TVALID;
assign absvalueMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign absvalueMat_data_stream_0_V_din = toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_din;
assign absvalueMat_data_stream_0_V_read = toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_read;
assign absvalueMat_data_stream_0_V_write = toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_write;
assign angleMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign angleMat_data_stream_0_V_din = toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_din;
assign angleMat_data_stream_0_V_read = toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_read;
assign angleMat_data_stream_0_V_write = toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_write;
assign ap_done = ap_sig_hs_done;
assign ap_ready = ap_sig_top_allready;

/// ap_rst_n_inv assign process. ///
always @ (ap_rst_n)
begin
    ap_rst_n_inv = ~ap_rst_n;
end
assign ap_sig_hs_continue = ap_const_logic_1;
assign ap_sig_top_allready = toThreshold_AXIvideo2Mat_U0_ap_ready;
assign blurMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign blurMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_13;
assign blurMat_cols_V_read = toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
assign blurMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_blurMat_cols_V;
assign blurMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign blurMat_data_stream_0_V_din = toThreshold_GaussianBlur_U0_p_dst_data_stream_V_din;
assign blurMat_data_stream_0_V_read = toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_read;
assign blurMat_data_stream_0_V_write = toThreshold_GaussianBlur_U0_p_dst_data_stream_V_write;
assign blurMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign blurMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_12;
assign blurMat_rows_V_read = toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
assign blurMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_blurMat_rows_V;
assign blursobelxMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelxMat_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelxMat_cols_V_channel_din = toThreshold_Block_proc_U0_ap_return_17;
assign blursobelxMat_cols_V_channel_read = toThreshold_Sobel_U0_ap_ready;
assign blursobelxMat_cols_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V_channel;
assign blursobelxMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_16;
assign blursobelxMat_cols_V_read = toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
assign blursobelxMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V;
assign blursobelxMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelxMat_data_stream_0_V_din = toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_din;
assign blursobelxMat_data_stream_0_V_read = toThreshold_Sobel_U0_p_src_data_stream_V_read;
assign blursobelxMat_data_stream_0_V_write = toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_write;
assign blursobelxMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelxMat_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelxMat_rows_V_channel_din = toThreshold_Block_proc_U0_ap_return_15;
assign blursobelxMat_rows_V_channel_read = toThreshold_Sobel_U0_ap_ready;
assign blursobelxMat_rows_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V_channel;
assign blursobelxMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_14;
assign blursobelxMat_rows_V_read = toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
assign blursobelxMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V;
assign blursobelyMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelyMat_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelyMat_cols_V_channel_din = toThreshold_Block_proc_U0_ap_return_21;
assign blursobelyMat_cols_V_channel_read = toThreshold_Sobel_1_U0_ap_ready;
assign blursobelyMat_cols_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V_channel;
assign blursobelyMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_20;
assign blursobelyMat_cols_V_read = toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
assign blursobelyMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V;
assign blursobelyMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelyMat_data_stream_0_V_din = toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_din;
assign blursobelyMat_data_stream_0_V_read = toThreshold_Sobel_1_U0_p_src_data_stream_V_read;
assign blursobelyMat_data_stream_0_V_write = toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_write;
assign blursobelyMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelyMat_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign blursobelyMat_rows_V_channel_din = toThreshold_Block_proc_U0_ap_return_19;
assign blursobelyMat_rows_V_channel_read = toThreshold_Sobel_1_U0_ap_ready;
assign blursobelyMat_rows_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V_channel;
assign blursobelyMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_18;
assign blursobelyMat_rows_V_read = toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
assign blursobelyMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V;
assign dilateMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign dilateMat_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign dilateMat_cols_V_channel_din = toThreshold_Block_proc_U0_ap_return_9;
assign dilateMat_cols_V_channel_read = toThreshold_Dilate_0_0_1080_1920_U0_ap_ready;
assign dilateMat_cols_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V_channel;
assign dilateMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_8;
assign dilateMat_cols_V_read = toThreshold_Threshold_1080_1920_0_0_U0_ap_ready;
assign dilateMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V;
assign dilateMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign dilateMat_data_stream_0_V_din = toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_din;
assign dilateMat_data_stream_0_V_read = toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read;
assign dilateMat_data_stream_0_V_write = toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_write;
assign dilateMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign dilateMat_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign dilateMat_rows_V_channel_din = toThreshold_Block_proc_U0_ap_return_7;
assign dilateMat_rows_V_channel_read = toThreshold_Dilate_0_0_1080_1920_U0_ap_ready;
assign dilateMat_rows_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V_channel;
assign dilateMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_6;
assign dilateMat_rows_V_read = toThreshold_Threshold_1080_1920_0_0_U0_ap_ready;
assign dilateMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V;
assign grayMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign grayMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_5;
assign grayMat_cols_V_read = toThreshold_Threshold_1080_1920_0_0_U0_ap_ready;
assign grayMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_grayMat_cols_V;
assign grayMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign grayMat_data_stream_0_V_din = toThreshold_CvtColor_U0_p_dst_data_stream_V_din;
assign grayMat_data_stream_0_V_read = toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_read;
assign grayMat_data_stream_0_V_write = toThreshold_CvtColor_U0_p_dst_data_stream_V_write;
assign grayMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign grayMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_4;
assign grayMat_rows_V_read = toThreshold_Threshold_1080_1920_0_0_U0_ap_ready;
assign grayMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_grayMat_rows_V;
assign inMat_cols_V_channel1_U_ap_dummy_ce = ap_const_logic_1;
assign inMat_cols_V_channel1_din = toThreshold_Block_proc_U0_ap_return_3;
assign inMat_cols_V_channel1_read = toThreshold_CvtColor_U0_ap_ready;
assign inMat_cols_V_channel1_write = ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel1;
assign inMat_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign inMat_cols_V_channel_din = toThreshold_Block_proc_U0_ap_return_2;
assign inMat_cols_V_channel_read = toThreshold_AXIvideo2Mat_U0_ap_ready;
assign inMat_cols_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel;
assign inMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign inMat_data_stream_0_V_din = toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_din;
assign inMat_data_stream_0_V_read = toThreshold_CvtColor_U0_p_src_data_stream_0_V_read;
assign inMat_data_stream_0_V_write = toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_write;
assign inMat_data_stream_1_V_U_ap_dummy_ce = ap_const_logic_1;
assign inMat_data_stream_1_V_din = toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_din;
assign inMat_data_stream_1_V_read = toThreshold_CvtColor_U0_p_src_data_stream_1_V_read;
assign inMat_data_stream_1_V_write = toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_write;
assign inMat_data_stream_2_V_U_ap_dummy_ce = ap_const_logic_1;
assign inMat_data_stream_2_V_din = toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_din;
assign inMat_data_stream_2_V_read = toThreshold_CvtColor_U0_p_src_data_stream_2_V_read;
assign inMat_data_stream_2_V_write = toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_write;
assign inMat_rows_V_channel1_U_ap_dummy_ce = ap_const_logic_1;
assign inMat_rows_V_channel1_din = toThreshold_Block_proc_U0_ap_return_1;
assign inMat_rows_V_channel1_read = toThreshold_CvtColor_U0_ap_ready;
assign inMat_rows_V_channel1_write = ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel1;
assign inMat_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign inMat_rows_V_channel_din = toThreshold_Block_proc_U0_ap_return_0;
assign inMat_rows_V_channel_read = toThreshold_AXIvideo2Mat_U0_ap_ready;
assign inMat_rows_V_channel_write = ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel;
assign nmsupressionMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign nmsupressionMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_23;
assign nmsupressionMat_cols_V_read = toThreshold_Dilate_0_0_1080_1920_1_U0_ap_ready;
assign nmsupressionMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_cols_V;
assign nmsupressionMat_data_stream_0_U_ap_dummy_ce = ap_const_logic_1;
assign nmsupressionMat_data_stream_0_din = toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_din;
assign nmsupressionMat_data_stream_0_read = toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_read;
assign nmsupressionMat_data_stream_0_write = toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_write;
assign nmsupressionMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign nmsupressionMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_22;
assign nmsupressionMat_rows_V_read = toThreshold_Dilate_0_0_1080_1920_1_U0_ap_ready;
assign nmsupressionMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_rows_V;
assign outMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign outMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_25;
assign outMat_cols_V_read = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_ready;
assign outMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_outMat_cols_V;
assign outMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign outMat_data_stream_0_V_din = toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_din;
assign outMat_data_stream_0_V_read = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_read;
assign outMat_data_stream_0_V_write = toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_write;
assign outMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign outMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_24;
assign outMat_rows_V_read = toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_ready;
assign outMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_outMat_rows_V;
assign sobelxMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign sobelxMat_data_stream_0_V_din = toThreshold_Sobel_U0_p_dst_data_stream_V_din;
assign sobelxMat_data_stream_0_V_read = toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_read;
assign sobelxMat_data_stream_0_V_write = toThreshold_Sobel_U0_p_dst_data_stream_V_write;
assign sobelyMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign sobelyMat_data_stream_0_V_din = toThreshold_Sobel_1_U0_p_dst_data_stream_V_din;
assign sobelyMat_data_stream_0_V_read = toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_read;
assign sobelyMat_data_stream_0_V_write = toThreshold_Sobel_1_U0_p_dst_data_stream_V_write;
assign threshMat_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign threshMat_cols_V_din = toThreshold_Block_proc_U0_ap_return_11;
assign threshMat_cols_V_read = toThreshold_GaussianBlur_U0_ap_ready;
assign threshMat_cols_V_write = ap_chn_write_toThreshold_Block_proc_U0_threshMat_cols_V;
assign threshMat_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign threshMat_data_stream_0_V_din = toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din;
assign threshMat_data_stream_0_V_read = toThreshold_GaussianBlur_U0_p_src_data_stream_V_read;
assign threshMat_data_stream_0_V_write = toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write;
assign threshMat_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign threshMat_rows_V_din = toThreshold_Block_proc_U0_ap_return_10;
assign threshMat_rows_V_read = toThreshold_GaussianBlur_U0_ap_ready;
assign threshMat_rows_V_write = ap_chn_write_toThreshold_Block_proc_U0_threshMat_rows_V;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDATA = IN_STREAM_TDATA;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDEST = IN_STREAM_TDEST;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TID = IN_STREAM_TID;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TKEEP = IN_STREAM_TKEEP;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TLAST = IN_STREAM_TLAST;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TSTRB = IN_STREAM_TSTRB;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TUSER = IN_STREAM_TUSER;
assign toThreshold_AXIvideo2Mat_U0_IN_STREAM_TVALID = IN_STREAM_TVALID;
assign toThreshold_AXIvideo2Mat_U0_ap_continue = ap_const_logic_1;
assign toThreshold_AXIvideo2Mat_U0_ap_start = (ap_start & inMat_rows_V_channel_empty_n & inMat_cols_V_channel_empty_n);
assign toThreshold_AXIvideo2Mat_U0_img_cols_V_read = inMat_cols_V_channel_dout;
assign toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_full_n = inMat_data_stream_0_V_full_n;
assign toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_full_n = inMat_data_stream_1_V_full_n;
assign toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_full_n = inMat_data_stream_2_V_full_n;
assign toThreshold_AXIvideo2Mat_U0_img_rows_V_read = inMat_rows_V_channel_dout;
assign toThreshold_Block_proc_U0_ap_start = ap_start;
assign toThreshold_Block_proc_U0_cols = cols;
assign toThreshold_Block_proc_U0_rows = rows;
assign toThreshold_CvtColor_U0_ap_continue = ap_const_logic_1;
assign toThreshold_CvtColor_U0_ap_start = (inMat_rows_V_channel1_empty_n & inMat_cols_V_channel1_empty_n);
assign toThreshold_CvtColor_U0_p_dst_data_stream_V_full_n = grayMat_data_stream_0_V_full_n;
assign toThreshold_CvtColor_U0_p_src_cols_V_read = inMat_cols_V_channel1_dout;
assign toThreshold_CvtColor_U0_p_src_data_stream_0_V_dout = inMat_data_stream_0_V_dout;
assign toThreshold_CvtColor_U0_p_src_data_stream_0_V_empty_n = inMat_data_stream_0_V_empty_n;
assign toThreshold_CvtColor_U0_p_src_data_stream_1_V_dout = inMat_data_stream_1_V_dout;
assign toThreshold_CvtColor_U0_p_src_data_stream_1_V_empty_n = inMat_data_stream_1_V_empty_n;
assign toThreshold_CvtColor_U0_p_src_data_stream_2_V_dout = inMat_data_stream_2_V_dout;
assign toThreshold_CvtColor_U0_p_src_data_stream_2_V_empty_n = inMat_data_stream_2_V_empty_n;
assign toThreshold_CvtColor_U0_p_src_rows_V_read = inMat_rows_V_channel1_dout;
assign toThreshold_Dilate_0_0_1080_1920_1_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Dilate_0_0_1080_1920_1_U0_ap_start = (nmsupressionMat_rows_V_empty_n & nmsupressionMat_cols_V_empty_n);
assign toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_full_n = outMat_data_stream_0_V_full_n;
assign toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_cols_V_read = nmsupressionMat_cols_V_dout;
assign toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_dout = nmsupressionMat_data_stream_0_dout;
assign toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_empty_n = nmsupressionMat_data_stream_0_empty_n;
assign toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_rows_V_read = nmsupressionMat_rows_V_dout;
assign toThreshold_Dilate_0_0_1080_1920_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Dilate_0_0_1080_1920_U0_ap_start = (dilateMat_rows_V_channel_empty_n & dilateMat_cols_V_channel_empty_n);
assign toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n = threshMat_data_stream_0_V_full_n;
assign toThreshold_Dilate_0_0_1080_1920_U0_p_src_cols_V_read = dilateMat_cols_V_channel_dout;
assign toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout = dilateMat_data_stream_0_V_dout;
assign toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n = dilateMat_data_stream_0_V_empty_n;
assign toThreshold_Dilate_0_0_1080_1920_U0_p_src_rows_V_read = dilateMat_rows_V_channel_dout;
assign toThreshold_Duplicate_1080_1920_0_0_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Duplicate_1080_1920_0_0_U0_ap_start = (blurMat_rows_V_empty_n & blurMat_cols_V_empty_n & blursobelxMat_rows_V_empty_n & blursobelxMat_cols_V_empty_n & blursobelyMat_rows_V_empty_n & blursobelyMat_cols_V_empty_n);
assign toThreshold_Duplicate_1080_1920_0_0_U0_dst1_cols_V_read = blursobelxMat_cols_V_dout;
assign toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_full_n = blursobelxMat_data_stream_0_V_full_n;
assign toThreshold_Duplicate_1080_1920_0_0_U0_dst1_rows_V_read = blursobelxMat_rows_V_dout;
assign toThreshold_Duplicate_1080_1920_0_0_U0_dst2_cols_V_read = blursobelyMat_cols_V_dout;
assign toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_full_n = blursobelyMat_data_stream_0_V_full_n;
assign toThreshold_Duplicate_1080_1920_0_0_U0_dst2_rows_V_read = blursobelyMat_rows_V_dout;
assign toThreshold_Duplicate_1080_1920_0_0_U0_src_cols_V_read = blurMat_cols_V_dout;
assign toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_dout = blurMat_data_stream_0_V_dout;
assign toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_empty_n = blurMat_data_stream_0_V_empty_n;
assign toThreshold_Duplicate_1080_1920_0_0_U0_src_rows_V_read = blurMat_rows_V_dout;
assign toThreshold_GaussianBlur_U0_ap_continue = ap_const_logic_1;
assign toThreshold_GaussianBlur_U0_ap_start = (threshMat_rows_V_empty_n & threshMat_cols_V_empty_n);
assign toThreshold_GaussianBlur_U0_p_dst_data_stream_V_full_n = blurMat_data_stream_0_V_full_n;
assign toThreshold_GaussianBlur_U0_p_src_cols_V_read = threshMat_cols_V_dout;
assign toThreshold_GaussianBlur_U0_p_src_data_stream_V_dout = threshMat_data_stream_0_V_dout;
assign toThreshold_GaussianBlur_U0_p_src_data_stream_V_empty_n = threshMat_data_stream_0_V_empty_n;
assign toThreshold_GaussianBlur_U0_p_src_rows_V_read = threshMat_rows_V_dout;
assign toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_full_n = absvalueMat_data_stream_0_V_full_n;
assign toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_full_n = angleMat_data_stream_0_V_full_n;
assign toThreshold_Loop_GradientLoop_proc_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Loop_GradientLoop_proc_U0_ap_start = ap_start;
assign toThreshold_Loop_GradientLoop_proc_U0_cols = cols;
assign toThreshold_Loop_GradientLoop_proc_U0_rows = rows;
assign toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_dout = sobelxMat_data_stream_0_V_dout;
assign toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_empty_n = sobelxMat_data_stream_0_V_empty_n;
assign toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_dout = sobelyMat_data_stream_0_V_dout;
assign toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_empty_n = sobelyMat_data_stream_0_V_empty_n;
assign toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_dout = absvalueMat_data_stream_0_V_dout;
assign toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_empty_n = absvalueMat_data_stream_0_V_empty_n;
assign toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_dout = angleMat_data_stream_0_V_dout;
assign toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_empty_n = angleMat_data_stream_0_V_empty_n;
assign toThreshold_Loop_LineBufferLoop_proc_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Loop_LineBufferLoop_proc_U0_ap_start = ap_start;
assign toThreshold_Loop_LineBufferLoop_proc_U0_cols = cols;
assign toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_full_n = nmsupressionMat_data_stream_0_full_n;
assign toThreshold_Loop_LineBufferLoop_proc_U0_rows = rows;
assign toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TREADY = OUT_STREAM_TREADY;
assign toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_continue = ap_sig_hs_continue;
assign toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_start = (outMat_rows_V_empty_n & outMat_cols_V_empty_n);
assign toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_cols_V_read = outMat_cols_V_dout;
assign toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_dout = outMat_data_stream_0_V_dout;
assign toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_empty_n = outMat_data_stream_0_V_empty_n;
assign toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_rows_V_read = outMat_rows_V_dout;
assign toThreshold_Sobel_1_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Sobel_1_U0_ap_start = (blursobelyMat_rows_V_channel_empty_n & blursobelyMat_cols_V_channel_empty_n);
assign toThreshold_Sobel_1_U0_p_dst_data_stream_V_full_n = sobelyMat_data_stream_0_V_full_n;
assign toThreshold_Sobel_1_U0_p_src_cols_V_read = blursobelyMat_cols_V_channel_dout;
assign toThreshold_Sobel_1_U0_p_src_data_stream_V_dout = blursobelyMat_data_stream_0_V_dout;
assign toThreshold_Sobel_1_U0_p_src_data_stream_V_empty_n = blursobelyMat_data_stream_0_V_empty_n;
assign toThreshold_Sobel_1_U0_p_src_rows_V_read = blursobelyMat_rows_V_channel_dout;
assign toThreshold_Sobel_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Sobel_U0_ap_start = (blursobelxMat_rows_V_channel_empty_n & blursobelxMat_cols_V_channel_empty_n);
assign toThreshold_Sobel_U0_p_dst_data_stream_V_full_n = sobelxMat_data_stream_0_V_full_n;
assign toThreshold_Sobel_U0_p_src_cols_V_read = blursobelxMat_cols_V_channel_dout;
assign toThreshold_Sobel_U0_p_src_data_stream_V_dout = blursobelxMat_data_stream_0_V_dout;
assign toThreshold_Sobel_U0_p_src_data_stream_V_empty_n = blursobelxMat_data_stream_0_V_empty_n;
assign toThreshold_Sobel_U0_p_src_rows_V_read = blursobelxMat_rows_V_channel_dout;
assign toThreshold_Threshold_1080_1920_0_0_U0_ap_continue = ap_const_logic_1;
assign toThreshold_Threshold_1080_1920_0_0_U0_ap_start = (grayMat_rows_V_empty_n & grayMat_cols_V_empty_n & dilateMat_rows_V_empty_n & dilateMat_cols_V_empty_n);
assign toThreshold_Threshold_1080_1920_0_0_U0_dst_cols_V_read = dilateMat_cols_V_dout;
assign toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_full_n = dilateMat_data_stream_0_V_full_n;
assign toThreshold_Threshold_1080_1920_0_0_U0_dst_rows_V_read = dilateMat_rows_V_dout;
assign toThreshold_Threshold_1080_1920_0_0_U0_src_cols_V_read = grayMat_cols_V_dout;
assign toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_dout = grayMat_data_stream_0_V_dout;
assign toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_empty_n = grayMat_data_stream_0_V_empty_n;
assign toThreshold_Threshold_1080_1920_0_0_U0_src_rows_V_read = grayMat_rows_V_dout;


endmodule //toThreshold

