# CPU_verilog
This is an entire folder of Lab assignment for CECS301 class
instructed by R.W. Allison at California State of Long Beach

# Lab assignment
(1) Universal_Shift_Register
(2,3) Sequence_detector_top
(4) Memory_&_Display_Controllers
(5)
(6) Integer_Data_Path
(7) CPU_Execution_Unit
(8) RISC_Processor_16bit

# Used Module
(a) clock divider (clk_div.v)
(b) debounce (debounce.v)
(c) Multiplexer 4 to 1 bit (Mux4to1.v)
(d) d flip flop (d_ff.v)
(e)
(f)
(g)
(h)
(i)
(j)
(k)
