{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1466455783594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466455783595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 22:49:43 2016 " "Processing started: Mon Jun 20 22:49:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466455783595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455783595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455783595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1466455783800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455793484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 4 4 " "Found 4 design units, including 4 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart.v" "" { Text "/home/skeen/stepsniffer/uart.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793487 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "uart.v" "" { Text "/home/skeen/stepsniffer/uart.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793487 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "uart.v" "" { Text "/home/skeen/stepsniffer/uart.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793487 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "uart.v" "" { Text "/home/skeen/stepsniffer/uart.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455793487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arch " "Found design unit 1: comparator-comparator_arch" {  } { { "Comparator.vhd" "" { Text "/home/skeen/stepsniffer/Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793836 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "Comparator.vhd" "" { Text "/home/skeen/stepsniffer/Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455793836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combiner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combiner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combiner-combiner_arch " "Found design unit 1: combiner-combiner_arch" {  } { { "combiner.vhd" "" { Text "/home/skeen/stepsniffer/combiner.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793836 ""} { "Info" "ISGN_ENTITY_NAME" "1 combiner " "Found entity 1: combiner" {  } { { "combiner.vhd" "" { Text "/home/skeen/stepsniffer/combiner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455793836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 padder-padder_arch " "Found design unit 1: padder-padder_arch" {  } { { "padder.vhd" "" { Text "/home/skeen/stepsniffer/padder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793837 ""} { "Info" "ISGN_ENTITY_NAME" "1 padder " "Found entity 1: padder" {  } { { "padder.vhd" "" { Text "/home/skeen/stepsniffer/padder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455793837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockPrescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockPrescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler-Behavioral " "Found design unit 1: ClockPrescaler-Behavioral" {  } { { "ClockPrescaler.vhd" "" { Text "/home/skeen/stepsniffer/ClockPrescaler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler " "Found entity 1: ClockPrescaler" {  } { { "ClockPrescaler.vhd" "" { Text "/home/skeen/stepsniffer/ClockPrescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455793837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455793837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1466455793937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:ewrq " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:ewrq\"" {  } { { "simple.bdf" "ewrq" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 344 880 1088 456 "ewrq" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455793945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:ewrq\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:ewrq\|BaudTickGen:tickgen\"" {  } { { "uart.v" "tickgen" { Text "/home/skeen/stepsniffer/uart.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455793946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FIFO LPM_FIFO:inst6 " "Elaborating entity \"LPM_FIFO\" for hierarchy \"LPM_FIFO:inst6\"" {  } { { "simple.bdf" "inst6" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455793953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455793977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FIFO:inst6 " "Instantiated megafunction \"LPM_FIFO:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 32 " "Parameter \"LPM_NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 5 " "Parameter \"LPM_WIDTHU\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466455793977 ""}  } { { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466455793977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LPM_FIFO:inst6\|scfifo:myFIFO " "Elaborating entity \"scfifo\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\"" {  } { { "lpm_fifo.tdf" "myFIFO" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/lpm_fifo.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "lpm_fifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/lpm_fifo.tdf" 54 2 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "scfifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "a_fffifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "a_fffifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_abc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_abc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_abc " "Found entity 1: mux_abc" {  } { { "db/mux_abc.tdf" "" { Text "/home/skeen/stepsniffer/db/mux_abc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455794236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455794236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_abc LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_abc:auto_generated " "Elaborating entity \"mux_abc\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_abc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_counter:rd_ptr LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "a_fffifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpe " "Found entity 1: cntr_bpe" {  } { { "db/cntr_bpe.tdf" "" { Text "/home/skeen/stepsniffer/db/cntr_bpe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455794284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455794284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bpe LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_bpe:auto_generated " "Elaborating entity \"cntr_bpe\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_bpe:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "a_fffifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "a_fefifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_htf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_htf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_htf " "Found entity 1: cmpr_htf" {  } { { "db/cmpr_htf.tdf" "" { Text "/home/skeen/stepsniffer/db/cmpr_htf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466455794328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455794328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_htf LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_htf:auto_generated " "Elaborating entity \"cmpr_htf\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_htf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare LPM_FIFO:inst6 " "Elaborated megafunction instantiation \"LPM_FIFO:inst6\|scfifo:myFIFO\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"LPM_FIFO:inst6\"" {  } { { "a_fefifo.tdf" "" { Text "/home/skeen/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 528 696 840 656 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockPrescaler ClockPrescaler:inst31 " "Elaborating entity \"ClockPrescaler\" for hierarchy \"ClockPrescaler:inst31\"" {  } { { "simple.bdf" "inst31" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 248 -40 128 328 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794332 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prescaler ClockPrescaler.vhd(14) " "VHDL Signal Declaration warning at ClockPrescaler.vhd(14): used explicit default value for signal \"prescaler\" because signal was never assigned a value" {  } { { "ClockPrescaler.vhd" "" { Text "/home/skeen/stepsniffer/ClockPrescaler.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1466455794333 "|simple|ClockPrescaler:inst666"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst\"" {  } { { "simple.bdf" "inst" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 456 392 568 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combiner combiner:inst9 " "Elaborating entity \"combiner\" for hierarchy \"combiner:inst9\"" {  } { { "simple.bdf" "inst9" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 520 -16 168 600 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "padder padder:inst11 " "Elaborating entity \"padder\" for hierarchy \"padder:inst11\"" {  } { { "simple.bdf" "inst11" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 472 872 1160 552 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst2 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst2\"" {  } { { "simple.bdf" "inst2" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 432 -16 160 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466455794564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1466455796081 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1466455796081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1466455796081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1466455796081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1260 " "Peak virtual memory: 1260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466455796168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 22:49:56 2016 " "Processing ended: Mon Jun 20 22:49:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466455796168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466455796168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466455796168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1466455796168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1466455797729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466455797730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 22:49:57 2016 " "Processing started: Mon Jun 20 22:49:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466455797730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466455797730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466455797730 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466455797773 ""}
{ "Info" "0" "" "Project  = simple" {  } {  } 0 0 "Project  = simple" 0 0 "Fitter" 0 0 1466455797774 ""}
{ "Info" "0" "" "Revision = simple" {  } {  } 0 0 "Revision = simple" 0 0 "Fitter" 0 0 1466455797774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466455797830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple EPM570T100C5 " "Selected device EPM570T100C5 for design \"simple\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466455797834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466455797911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466455797911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466455797951 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466455797955 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466455798007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466455798007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466455798007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466455798007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466455798007 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466455798007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple.sdc " "Synopsys Design Constraints File file not found: 'simple.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1466455798058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466455798058 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1466455798065 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1466455798065 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466455798065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466455798065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      OSC_CLK " "   1.000      OSC_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466455798065 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1466455798065 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466455798074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466455798075 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1466455798080 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "OSC_CLK Global clock in PIN 12 " "Automatically promoted signal \"OSC_CLK\" to use Global clock in PIN 12" {  } { { "simple.bdf" "" { Schematic "/home/skeen/stepsniffer/simple.bdf" { { 160 -240 -72 176 "OSC_CLK" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1466455798100 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1466455798100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1466455798104 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1466455798126 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1466455798168 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1466455798169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1466455798169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466455798169 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LoadPins " "Node \"LoadPins\" is assigned to location or region, but does not exist in design" {  } { { "/home/skeen/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/skeen/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LoadPins" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1466455798177 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1466455798177 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466455798177 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1466455798181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466455798283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466455798511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466455798514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466455799080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466455799081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466455799111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/skeen/stepsniffer/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1466455799261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466455799261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1466455799484 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466455799484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466455799484 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1466455799501 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466455799505 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1466455799518 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1466455799519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1258 " "Peak virtual memory: 1258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466455799579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 22:49:59 2016 " "Processing ended: Mon Jun 20 22:49:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466455799579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466455799579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466455799579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466455799579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1466455801048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466455801049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 22:50:00 2016 " "Processing started: Mon Jun 20 22:50:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466455801049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466455801049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466455801049 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1466455801265 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466455801269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1030 " "Peak virtual memory: 1030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466455801333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 22:50:01 2016 " "Processing ended: Mon Jun 20 22:50:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466455801333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466455801333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466455801333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466455801333 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1466455801942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1466455802628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466455802629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 22:50:02 2016 " "Processing started: Mon Jun 20 22:50:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466455802629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455802629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple -c simple " "Command: quartus_sta simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455802629 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1466455802696 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455802758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455803699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455803699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455804837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805336 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple.sdc " "Synopsys Design Constraints File file not found: 'simple.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OSC_CLK OSC_CLK " "create_clock -period 1.000 -name OSC_CLK OSC_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1466455805433 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805433 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1466455805438 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1466455805446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.842 " "Worst-case setup slack is -9.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.842           -1707.430 OSC_CLK  " "   -9.842           -1707.430 OSC_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.376 " "Worst-case hold slack is 1.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376               0.000 OSC_CLK  " "    1.376               0.000 OSC_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 OSC_CLK  " "   -2.289              -2.289 OSC_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466455805450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805450 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466455805478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 22:50:05 2016 " "Processing ended: Mon Jun 20 22:50:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466455805478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466455805478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466455805478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455805478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466455806496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466455806497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 22:50:06 2016 " "Processing started: Mon Jun 20 22:50:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466455806497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1466455806497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1466455806497 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "simple.vho simple_vhd.sdo /home/skeen/stepsniffer/simulation/modelsim/ simulation " "Generated files \"simple.vho\" and \"simple_vhd.sdo\" in directory \"/home/skeen/stepsniffer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1466455806948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1279 " "Peak virtual memory: 1279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466455806966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 22:50:06 2016 " "Processing ended: Mon Jun 20 22:50:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466455806966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466455806966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466455806966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1466455806966 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus Prime Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1466455807070 ""}
