;redcode
;assert 1
	SPL 0, <402
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 700, @800
	SLT -7, -0
	SLT 30, @12
	DAT #30, #9
	CMP @127, 106
	DJN -1, @-20
	SPL 0, <2
	JMZ -7, @-20
	MOV -603, <-28
	JMN <183, 106
	CMP -7, -0
	MOV @-127, -100
	ADD @610, 60
	MOV -7, <-20
	JMZ -7, @-20
	SUB @127, 106
	ADD 270, 60
	SUB 107, 901
	SUB @121, 103
	SLT -7, -0
	SUB 0, 85
	SUB @0, @62
	SLT -7, -0
	ADD @610, 60
	ADD 210, 60
	DJN -1, @-20
	SPL 0
	SPL 0
	SUB @127, 106
	SLT 270, 60
	SUB #0, -40
	SUB 0, 85
	ADD 0, 200
	ADD 270, 60
	JMZ <0, 0
	JMZ <0, 0
	CMP #70, @0
	JMP @72, #200
	SUB 0, 851
	SUB 100, 2
	ADD 3, 21
	MOV @-127, -100
	SPL 0, <402
	SPL 0, <402
	CMP -307, <-126
	SUB @127, 106
	MOV -1, <-20
