Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jun 16 17:30:37 2024
| Host         : PBL-ZB430 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MiCircuito_timing_summary_routed.rpt -pb MiCircuito_timing_summary_routed.pb -rpx MiCircuito_timing_summary_routed.rpx -warn_on_violation
| Design       : MiCircuito
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.668ns  (logic 2.565ns (69.946%)  route 1.102ns (30.054%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE                         0.000     0.000 r  led_state_reg/C
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_state_reg/Q
                         net (fo=2, routed)           1.102     1.443    led_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.224     3.668 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.668    led
    A17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.535ns (24.429%)  route 1.655ns (75.571%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  counter_reg[19]/Q
                         net (fo=2, routed)           0.678     1.019    counter_reg[19]
    SLICE_X1Y129         LUT6 (Prop_lut6_I2_O)        0.097     1.116 r  led_state_i_4/O
                         net (fo=1, routed)           0.977     2.093    led_state_i_4_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.097     2.190 r  led_state_i_1/O
                         net (fo=1, routed)           0.000     2.190    led_state_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  led_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.868ns  (logic 1.454ns (77.822%)  route 0.414ns (22.178%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.620 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[16]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.709 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.709    counter_reg[20]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.868 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    counter_reg[24]_i_1_n_7
    SLICE_X0Y130         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 1.440ns (77.654%)  route 0.414ns (22.346%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.620 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[16]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.854 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    counter_reg[20]_i_1_n_4
    SLICE_X0Y129         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.850ns  (logic 1.436ns (77.606%)  route 0.414ns (22.394%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.620 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[16]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.850 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.850    counter_reg[20]_i_1_n_6
    SLICE_X0Y129         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.801ns  (logic 1.387ns (76.997%)  route 0.414ns (23.003%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.620 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[16]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.801 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.801    counter_reg[20]_i_1_n_5
    SLICE_X0Y129         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.779ns  (logic 1.365ns (76.712%)  route 0.414ns (23.288%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.620 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[16]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.779 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.779    counter_reg[20]_i_1_n_7
    SLICE_X0Y129         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.765ns  (logic 1.351ns (76.528%)  route 0.414ns (23.472%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.765 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.765    counter_reg[16]_i_1_n_4
    SLICE_X0Y128         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.761ns  (logic 1.347ns (76.474%)  route 0.414ns (23.526%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.761 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.761    counter_reg[16]_i_1_n_6
    SLICE_X0Y128         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 1.298ns (75.801%)  route 0.414ns (24.199%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.407     0.748    counter_reg[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.257 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     1.264    counter_reg[0]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.353 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    counter_reg[4]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.442 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.442    counter_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.531 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.531    counter_reg[12]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.712 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.712    counter_reg[16]_i_1_n_5
    SLICE_X0Y128         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE                         0.000     0.000 r  led_state_reg/C
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_state_reg/Q
                         net (fo=2, routed)           0.166     0.307    led_OBUF
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.045     0.352 r  led_state_i_1/O
                         net (fo=1, routed)           0.000     0.352    led_state_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  led_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.124     0.265    counter_reg[10]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.376 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.376    counter_reg[8]_i_1_n_5
    SLICE_X0Y126         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.124     0.265    counter_reg[14]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.376 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.376    counter_reg[12]_i_1_n_5
    SLICE_X0Y127         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.124     0.265    counter_reg[22]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.376 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.376    counter_reg[20]_i_1_n_5
    SLICE_X0Y129         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.125     0.266    counter_reg[6]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.377 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.377    counter_reg[4]_i_1_n_5
    SLICE_X0Y125         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.126     0.267    counter_reg[18]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.378 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.378    counter_reg[16]_i_1_n_5
    SLICE_X0Y128         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.126     0.267    counter_reg[2]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.378 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.378    counter_reg[0]_i_1_n_5
    SLICE_X0Y124         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.285ns (69.757%)  route 0.124ns (30.243%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.124     0.265    counter_reg[10]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.409 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.409    counter_reg[8]_i_1_n_4
    SLICE_X0Y126         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.285ns (69.757%)  route 0.124ns (30.243%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.124     0.265    counter_reg[14]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.409 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.409    counter_reg[12]_i_1_n_4
    SLICE_X0Y127         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.285ns (69.757%)  route 0.124ns (30.243%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.124     0.265    counter_reg[22]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.409 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.409    counter_reg[20]_i_1_n_4
    SLICE_X0Y129         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





