The following files were generated for 'ila_ctl' in directory
/home/zihan/dev/mechatronics/firmware/FPGA1394_QLA/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_ctl.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_ctl.cdc
   * ila_ctl.ejp
   * ila_ctl.ncf
   * ila_ctl.ngc
   * ila_ctl.v
   * ila_ctl.veo
   * ila_ctl_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_ctl.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * ila_ctl.gise
   * ila_ctl.xise

Deliver Readme:
   Readme file for the IP.

   * ila_ctl_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_ctl_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

