Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 19 17:34:18 2022
| Host         : HPAUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |             130 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------+--------------------+------------------+----------------+
|            Clock Signal           |          Enable Signal         |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG                    |                                | SSD1/p_0_in[1]     |                1 |              1 |
|  clk_IBUF_BUFG                    |                                | SSD1/an[2]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |                                | SSD1/p_0_in[0]     |                1 |              2 |
|  clk_IBUF_BUFG                    | MPG1/eqOp                      |                    |                2 |              2 |
|  IF1/register_file_reg[7][0]_0[0] |                                |                    |                7 |             16 |
|  IF1/register_file_reg[7][0]_1[0] |                                |                    |               11 |             16 |
| ~clk_IBUF_BUFG                    | IF1/register_file_reg[1][0][0] |                    |               10 |             16 |
| ~clk_IBUF_BUFG                    | IF1/register_file_reg[2][0][0] |                    |                4 |             16 |
| ~clk_IBUF_BUFG                    | IF1/register_file_reg[3][0][0] |                    |                8 |             16 |
| ~clk_IBUF_BUFG                    | IF1/register_file_reg[4][0][0] |                    |                5 |             16 |
| ~clk_IBUF_BUFG                    | IF1/register_file_reg[5][0][0] |                    |                5 |             16 |
| ~clk_IBUF_BUFG                    | IF1/register_file_reg[6][0][0] |                    |               11 |             16 |
| ~clk_IBUF_BUFG                    | IF1/register_file_reg[7][0][0] |                    |                4 |             16 |
| ~clk_IBUF_BUFG                    | IF1/E[0]                       |                    |                8 |             16 |
|  clk_IBUF_BUFG                    | MPG1/pc_reg[3][0]              | MPG2/SR[0]         |                4 |             17 |
|  clk_IBUF_BUFG                    |                                |                    |               13 |             47 |
|  clk_IBUF_BUFG                    | IF1/led_OBUF[2]                |                    |               16 |             64 |
+-----------------------------------+--------------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 16+    |                    13 |
+--------+-----------------------+


