$date
	Fri Jan 09 14:55:10 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 1 % q $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#5000
1"
#10000
0"
0#
#15000
1"
#20000
0"
1$
#25000
1!
1%
1"
#30000
0"
0$
#35000
1"
#40000
0"
1$
#45000
0!
0%
1"
#50000
0"
#55000
1!
1%
1"
#60000
0"
0$
#65000
1"
#70000
0"
1$
#75000
0!
0%
1"
#80000
0"
#85000
1!
1%
1"
#90000
0"
