Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  9 15:12:00 2023
| Host         : DESKTOP-TQCO4PM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_light_module_control_sets_placed.rpt
| Design       : traffic_light_module
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              12 |            2 |
| No           | Yes                   | No                     |              52 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                  |                                  |                2 |              4 |
|  secondgen/CLK | count[3]_i_1_n_0 | rst_IBUF                         |                2 |              8 |
|  secondgen/CLK |                  | rst_IBUF                         |                2 |             12 |
|  clk_IBUF_BUFG |                  | secondgen/counter_up[26]_i_1_n_0 |                7 |             52 |
+----------------+------------------+----------------------------------+------------------+----------------+


