--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 148902 paths analyzed, 3487 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.438ns.
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/rgb_o_4 (SLICE_X22Y105.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_1 (FF)
  Destination:          fb_less_2d_gpu_i/rgb_o_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.590 - 0.628)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_1 to fb_less_2d_gpu_i/rgb_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y99.BQ      Tcko                  0.525   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_1
    SLICE_X8Y103.A1      net (fanout=195)      3.219   vga_ctrl_i/pixel_x<1>
    SLICE_X8Y103.A       Tilo                  0.235   fb_less_2d_gpu_i/pix_buf_draw_9<11>
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_854
    SLICE_X22Y105.C1     net (fanout=1)        3.763   fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_854
    SLICE_X22Y105.CLK    Tas                   0.423   fb_less_2d_gpu_i/rgb_o<4>
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_318
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_2_f7_17
                                                       fb_less_2d_gpu_i/rgb_o_4
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (1.183ns logic, 6.982ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_0 (FF)
  Destination:          fb_less_2d_gpu_i/rgb_o_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.515ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.590 - 0.628)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_0 to fb_less_2d_gpu_i/rgb_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y99.AQ      Tcko                  0.525   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_0
    SLICE_X8Y103.A6      net (fanout=195)      2.569   vga_ctrl_i/pixel_x<0>
    SLICE_X8Y103.A       Tilo                  0.235   fb_less_2d_gpu_i/pix_buf_draw_9<11>
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_854
    SLICE_X22Y105.C1     net (fanout=1)        3.763   fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_854
    SLICE_X22Y105.CLK    Tas                   0.423   fb_less_2d_gpu_i/rgb_o<4>
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_318
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_2_f7_17
                                                       fb_less_2d_gpu_i/rgb_o_4
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (1.183ns logic, 6.332ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_23_4 (FF)
  Destination:          fb_less_2d_gpu_i/rgb_o_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.321ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.286 - 0.311)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/pix_buf_draw_23_4 to fb_less_2d_gpu_i/rgb_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.430   fb_less_2d_gpu_i/pix_buf_draw_23<6>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_4
    SLICE_X8Y103.A3      net (fanout=2)        2.470   fb_less_2d_gpu_i/pix_buf_draw_23<4>
    SLICE_X8Y103.A       Tilo                  0.235   fb_less_2d_gpu_i/pix_buf_draw_9<11>
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_854
    SLICE_X22Y105.C1     net (fanout=1)        3.763   fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_854
    SLICE_X22Y105.CLK    Tas                   0.423   fb_less_2d_gpu_i/rgb_o<4>
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_318
                                                       fb_less_2d_gpu_i/Mmux_pix_buf_draw_idx[4]_pix_buf_draw[31][23]_wide_mux_9006_OUT_2_f7_17
                                                       fb_less_2d_gpu_i/rgb_o_4
    -------------------------------------------------  ---------------------------
    Total                                      7.321ns (1.088ns logic, 6.233ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_17_11 (SLICE_X24Y108.D5), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_17_11 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.599 - 0.648)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_17_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y94.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_3_1
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y96.D3      net (fanout=4)        1.324   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y96.D       Tilo                  0.235   fb_less_2d_gpu_i/acc_b_s<9>_3
                                                       fb_less_2d_gpu_i/_n9029_inv7321
    SLICE_X28Y97.C2      net (fanout=3)        0.694   fb_less_2d_gpu_i/Mmux_current_state_s[4]_GND_51_o_Mux_1302_o12
    SLICE_X28Y97.C       Tilo                  0.235   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/_n9029_inv26
    SLICE_X25Y98.A6      net (fanout=2)        0.619   fb_less_2d_gpu_i/_n9029_inv28
    SLICE_X25Y98.A       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30
    SLICE_X34Y106.A4     net (fanout=35)       2.546   fb_less_2d_gpu_i/_n9029_inv32
    SLICE_X34Y106.A      Tilo                  0.254   fb_less_2d_gpu_i/pix_buf_draw_17<21>
                                                       fb_less_2d_gpu_i/_n9029_inv32_51
    SLICE_X24Y108.D5     net (fanout=10)       1.164   fb_less_2d_gpu_i/_n9029_inv32_17
    SLICE_X24Y108.CLK    Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_17<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_11_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_11
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (1.762ns logic, 6.347ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_4_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_17_11 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.599 - 0.648)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_4_1 to fb_less_2d_gpu_i/pix_buf_draw_17_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y94.AQ      Tcko                  0.476   fb_less_2d_gpu_i/current_state_s_4_1
                                                       fb_less_2d_gpu_i/current_state_s_4_1
    SLICE_X28Y96.D6      net (fanout=4)        1.251   fb_less_2d_gpu_i/current_state_s_4_1
    SLICE_X28Y96.D       Tilo                  0.235   fb_less_2d_gpu_i/acc_b_s<9>_3
                                                       fb_less_2d_gpu_i/_n9029_inv7321
    SLICE_X28Y97.C2      net (fanout=3)        0.694   fb_less_2d_gpu_i/Mmux_current_state_s[4]_GND_51_o_Mux_1302_o12
    SLICE_X28Y97.C       Tilo                  0.235   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/_n9029_inv26
    SLICE_X25Y98.A6      net (fanout=2)        0.619   fb_less_2d_gpu_i/_n9029_inv28
    SLICE_X25Y98.A       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30
    SLICE_X34Y106.A4     net (fanout=35)       2.546   fb_less_2d_gpu_i/_n9029_inv32
    SLICE_X34Y106.A      Tilo                  0.254   fb_less_2d_gpu_i/pix_buf_draw_17<21>
                                                       fb_less_2d_gpu_i/_n9029_inv32_51
    SLICE_X24Y108.D5     net (fanout=10)       1.164   fb_less_2d_gpu_i/_n9029_inv32_17
    SLICE_X24Y108.CLK    Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_17<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_11_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_11
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (1.808ns logic, 6.274ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_17_11 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.599 - 0.648)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_17_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y94.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_3_1
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y97.B5      net (fanout=4)        1.636   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y97.B       Tilo                  0.235   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/_n9029_inv12_1
    SLICE_X25Y98.B5      net (fanout=1)        0.688   fb_less_2d_gpu_i/_n9029_inv121
    SLICE_X25Y98.B       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30_SW0
    SLICE_X25Y98.A5      net (fanout=2)        0.238   N26
    SLICE_X25Y98.A       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30
    SLICE_X34Y106.A4     net (fanout=35)       2.546   fb_less_2d_gpu_i/_n9029_inv32
    SLICE_X34Y106.A      Tilo                  0.254   fb_less_2d_gpu_i/pix_buf_draw_17<21>
                                                       fb_less_2d_gpu_i/_n9029_inv32_51
    SLICE_X24Y108.D5     net (fanout=10)       1.164   fb_less_2d_gpu_i/_n9029_inv32_17
    SLICE_X24Y108.CLK    Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_17<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_11_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_11
    -------------------------------------------------  ---------------------------
    Total                                      8.058ns (1.786ns logic, 6.272ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_17_10 (SLICE_X24Y108.C5), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_17_10 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.084ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.599 - 0.648)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_17_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y94.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_3_1
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y96.D3      net (fanout=4)        1.324   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y96.D       Tilo                  0.235   fb_less_2d_gpu_i/acc_b_s<9>_3
                                                       fb_less_2d_gpu_i/_n9029_inv7321
    SLICE_X28Y97.C2      net (fanout=3)        0.694   fb_less_2d_gpu_i/Mmux_current_state_s[4]_GND_51_o_Mux_1302_o12
    SLICE_X28Y97.C       Tilo                  0.235   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/_n9029_inv26
    SLICE_X25Y98.A6      net (fanout=2)        0.619   fb_less_2d_gpu_i/_n9029_inv28
    SLICE_X25Y98.A       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30
    SLICE_X34Y106.A4     net (fanout=35)       2.546   fb_less_2d_gpu_i/_n9029_inv32
    SLICE_X34Y106.A      Tilo                  0.254   fb_less_2d_gpu_i/pix_buf_draw_17<21>
                                                       fb_less_2d_gpu_i/_n9029_inv32_51
    SLICE_X24Y108.C5     net (fanout=10)       1.139   fb_less_2d_gpu_i/_n9029_inv32_17
    SLICE_X24Y108.CLK    Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_17<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_10_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_10
    -------------------------------------------------  ---------------------------
    Total                                      8.084ns (1.762ns logic, 6.322ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_4_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_17_10 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.057ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.599 - 0.648)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_4_1 to fb_less_2d_gpu_i/pix_buf_draw_17_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y94.AQ      Tcko                  0.476   fb_less_2d_gpu_i/current_state_s_4_1
                                                       fb_less_2d_gpu_i/current_state_s_4_1
    SLICE_X28Y96.D6      net (fanout=4)        1.251   fb_less_2d_gpu_i/current_state_s_4_1
    SLICE_X28Y96.D       Tilo                  0.235   fb_less_2d_gpu_i/acc_b_s<9>_3
                                                       fb_less_2d_gpu_i/_n9029_inv7321
    SLICE_X28Y97.C2      net (fanout=3)        0.694   fb_less_2d_gpu_i/Mmux_current_state_s[4]_GND_51_o_Mux_1302_o12
    SLICE_X28Y97.C       Tilo                  0.235   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/_n9029_inv26
    SLICE_X25Y98.A6      net (fanout=2)        0.619   fb_less_2d_gpu_i/_n9029_inv28
    SLICE_X25Y98.A       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30
    SLICE_X34Y106.A4     net (fanout=35)       2.546   fb_less_2d_gpu_i/_n9029_inv32
    SLICE_X34Y106.A      Tilo                  0.254   fb_less_2d_gpu_i/pix_buf_draw_17<21>
                                                       fb_less_2d_gpu_i/_n9029_inv32_51
    SLICE_X24Y108.C5     net (fanout=10)       1.139   fb_less_2d_gpu_i/_n9029_inv32_17
    SLICE_X24Y108.CLK    Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_17<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_10_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_10
    -------------------------------------------------  ---------------------------
    Total                                      8.057ns (1.808ns logic, 6.249ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_17_10 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.599 - 0.648)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_17_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y94.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_3_1
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y97.B5      net (fanout=4)        1.636   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X28Y97.B       Tilo                  0.235   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/_n9029_inv12_1
    SLICE_X25Y98.B5      net (fanout=1)        0.688   fb_less_2d_gpu_i/_n9029_inv121
    SLICE_X25Y98.B       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30_SW0
    SLICE_X25Y98.A5      net (fanout=2)        0.238   N26
    SLICE_X25Y98.A       Tilo                  0.259   N26
                                                       fb_less_2d_gpu_i/_n9029_inv30
    SLICE_X34Y106.A4     net (fanout=35)       2.546   fb_less_2d_gpu_i/_n9029_inv32
    SLICE_X34Y106.A      Tilo                  0.254   fb_less_2d_gpu_i/pix_buf_draw_17<21>
                                                       fb_less_2d_gpu_i/_n9029_inv32_51
    SLICE_X24Y108.C5     net (fanout=10)       1.139   fb_less_2d_gpu_i/_n9029_inv32_17
    SLICE_X24Y108.CLK    Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_17<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_10_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_17_10
    -------------------------------------------------  ---------------------------
    Total                                      8.033ns (1.786ns logic, 6.247ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_0_6 (SLICE_X24Y103.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_0_6 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_0_6 to fb_less_2d_gpu_i/pix_buf_draw_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.DQ     Tcko                  0.200   fb_less_2d_gpu_i/pix_buf_draw_0<6>
                                                       fb_less_2d_gpu_i/pix_buf_draw_0_6
    SLICE_X24Y103.D6     net (fanout=2)        0.023   fb_less_2d_gpu_i/pix_buf_draw_0<6>
    SLICE_X24Y103.CLK    Tah         (-Th)    -0.190   fb_less_2d_gpu_i/pix_buf_draw_0<6>
                                                       fb_less_2d_gpu_i/pix_buf_draw_0_6_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_26_0 (SLICE_X28Y92.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_26_0 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_26_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_26_0 to fb_less_2d_gpu_i/pix_buf_draw_26_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y92.AQ      Tcko                  0.200   fb_less_2d_gpu_i/pix_buf_draw_26<2>
                                                       fb_less_2d_gpu_i/pix_buf_draw_26_0
    SLICE_X28Y92.A6      net (fanout=2)        0.023   fb_less_2d_gpu_i/pix_buf_draw_26<0>
    SLICE_X28Y92.CLK     Tah         (-Th)    -0.190   fb_less_2d_gpu_i/pix_buf_draw_26<2>
                                                       fb_less_2d_gpu_i/pix_buf_draw_26_0_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_26_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_26_2 (SLICE_X28Y92.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_26_2 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_26_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_26_2 to fb_less_2d_gpu_i/pix_buf_draw_26_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y92.DQ      Tcko                  0.200   fb_less_2d_gpu_i/pix_buf_draw_26<2>
                                                       fb_less_2d_gpu_i/pix_buf_draw_26_2
    SLICE_X28Y92.D6      net (fanout=2)        0.023   fb_less_2d_gpu_i/pix_buf_draw_26<2>
    SLICE_X28Y92.CLK     Tah         (-Th)    -0.190   fb_less_2d_gpu_i/pix_buf_draw_26<2>
                                                       fb_less_2d_gpu_i/pix_buf_draw_26_2_rstpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_26_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     35.158ns|            0|            0|            0|       148902|
| TS_clk_gen_clk_fx             |      8.889ns|      8.438ns|          N/A|            0|            0|       148902|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    8.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 148902 paths, 0 nets, and 5081 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 07 20:54:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



