// Seed: 1492597244
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input wand id_2
);
  wire id_4;
  assign id_1 = 1;
endmodule
module module_1 (
    output wand id_0
    , id_2
);
  wand id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.type_5 = 0;
  wire id_4;
  assign id_0 = id_3;
  always @(id_3) id_3 = id_3;
  assign id_2 = id_2;
  initial begin : LABEL_0
    {1'h0 * id_2, ~id_4, id_2, 1} = id_2;
    id_2 = 1;
  end
  assign id_0 = 1'b0;
endmodule
