###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:03:13 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.534
= Slack Time                   -0.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.184 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |   -0.049 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.065 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.253 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.363 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.437 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.697 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    0.843 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.036 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.780 | 
     | \tx_core/axi_master /U1323                     | S ^ -> Y v                     | MUX2X1  | 0.112 | 0.617 |   3.181 |    2.397 | 
     | \tx_core/axi_master /U1324                     | A v -> Y ^                     | INVX1   | 0.430 | 0.343 |   3.523 |    2.739 | 
     |                                                | \memif_pdfifo2.f0_wdata [25] ^ |         | 0.430 | 0.011 |   3.534 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.504
= Slack Time                   -0.754
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.154 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |   -0.019 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.096 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.284 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.393 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.467 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.727 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    0.873 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.066 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.810 | 
     | \tx_core/axi_master /U1299                     | S ^ -> Y v                     | MUX2X1  | 0.093 | 0.645 |   3.208 |    2.454 | 
     | \tx_core/axi_master /U1300                     | A v -> Y ^                     | INVX1   | 0.356 | 0.282 |   3.490 |    2.736 | 
     |                                                | \memif_pdfifo2.f0_wdata [22] ^ |         | 0.356 | 0.014 |   3.504 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.479
= Slack Time                   -0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.129 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.006 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.120 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.308 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.418 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.492 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.752 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    0.898 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.090 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.834 | 
     | \tx_core/axi_master /U1309                     | S ^ -> Y v                     | MUX2X1  | 0.114 | 0.614 |   3.178 |    2.449 | 
     | \tx_core/axi_master /U1310                     | A v -> Y ^                     | INVX1   | 0.357 | 0.293 |   3.470 |    2.741 | 
     |                                                | \memif_pdfifo2.f0_wdata [27] ^ |         | 0.357 | 0.009 |   3.479 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.476
= Slack Time                   -0.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.126 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.009 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.123 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.311 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.421 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.495 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.755 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    0.901 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.093 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.837 | 
     | \tx_core/axi_master /U1305                     | S ^ -> Y v                     | MUX2X1  | 0.102 | 0.621 |   3.185 |    2.458 | 
     | \tx_core/axi_master /U1306                     | A v -> Y ^                     | INVX1   | 0.343 | 0.274 |   3.459 |    2.733 | 
     |                                                | \memif_pdfifo2.f0_wdata [16] ^ |         | 0.343 | 0.017 |   3.476 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.415
= Slack Time                   -0.665
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.065 | 
     | \tx_core/axi_master /U624            | A ^ -> Y v                     | INVX2   | 0.023 | 0.048 |   0.648 |   -0.017 | 
     | \tx_core/axi_master /U623            | B v -> Y ^                     | NAND2X1 | 0.196 | 0.151 |   0.798 |    0.133 | 
     | \tx_core/axi_master /FE_OFCC47_n1647 | A ^ -> Y ^                     | BUFX4   | 0.784 | 0.477 |   1.276 |    0.611 | 
     | \tx_core/axi_master /U412            | B ^ -> Y ^                     | OR2X2   | 0.194 | 0.556 |   1.831 |    1.167 | 
     | \tx_core/axi_master /U423            | A ^ -> Y v                     | INVX4   | 0.072 | 0.058 |   1.890 |    1.225 | 
     | \tx_core/axi_master /U421            | A v -> Y ^                     | INVX1   | 0.238 | 0.199 |   2.088 |    1.423 | 
     | \tx_core/axi_master /U23             | A ^ -> Y v                     | INVX2   | 0.901 | 0.674 |   2.762 |    2.097 | 
     | \tx_core/axi_master /U1251           | S v -> Y v                     | MUX2X1  | 0.157 | 0.345 |   3.107 |    2.442 | 
     | \tx_core/axi_master /U1252           | A v -> Y ^                     | INVX1   | 0.338 | 0.292 |   3.399 |    2.734 | 
     |                                      | \memif_pdfifo1.f0_wdata [29] ^ |         | 0.338 | 0.016 |   3.415 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.414
= Slack Time                   -0.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.064 | 
     | \tx_core/axi_master /U624            | A ^ -> Y v                     | INVX2   | 0.023 | 0.048 |   0.648 |   -0.016 | 
     | \tx_core/axi_master /U623            | B v -> Y ^                     | NAND2X1 | 0.196 | 0.151 |   0.798 |    0.134 | 
     | \tx_core/axi_master /FE_OFCC47_n1647 | A ^ -> Y ^                     | BUFX4   | 0.784 | 0.477 |   1.276 |    0.612 | 
     | \tx_core/axi_master /U412            | B ^ -> Y ^                     | OR2X2   | 0.194 | 0.556 |   1.831 |    1.168 | 
     | \tx_core/axi_master /U423            | A ^ -> Y v                     | INVX4   | 0.072 | 0.058 |   1.890 |    1.226 | 
     | \tx_core/axi_master /U421            | A v -> Y ^                     | INVX1   | 0.238 | 0.199 |   2.088 |    1.424 | 
     | \tx_core/axi_master /U23             | A ^ -> Y v                     | INVX2   | 0.901 | 0.674 |   2.762 |    2.098 | 
     | \tx_core/axi_master /U1247           | S v -> Y v                     | MUX2X1  | 0.135 | 0.325 |   3.087 |    2.423 | 
     | \tx_core/axi_master /U1248           | A v -> Y ^                     | INVX1   | 0.382 | 0.316 |   3.403 |    2.739 | 
     |                                      | \memif_pdfifo1.f0_wdata [27] ^ |         | 0.382 | 0.011 |   3.414 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.408
= Slack Time                   -0.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.058 | 
     | \tx_core/axi_master /U624            | A ^ -> Y v                     | INVX2   | 0.023 | 0.048 |   0.648 |   -0.010 | 
     | \tx_core/axi_master /U623            | B v -> Y ^                     | NAND2X1 | 0.196 | 0.151 |   0.798 |    0.141 | 
     | \tx_core/axi_master /FE_OFCC47_n1647 | A ^ -> Y ^                     | BUFX4   | 0.784 | 0.477 |   1.276 |    0.618 | 
     | \tx_core/axi_master /U412            | B ^ -> Y ^                     | OR2X2   | 0.194 | 0.556 |   1.831 |    1.174 | 
     | \tx_core/axi_master /U423            | A ^ -> Y v                     | INVX4   | 0.072 | 0.058 |   1.890 |    1.232 | 
     | \tx_core/axi_master /U421            | A v -> Y ^                     | INVX1   | 0.238 | 0.199 |   2.088 |    1.431 | 
     | \tx_core/axi_master /U23             | A ^ -> Y v                     | INVX2   | 0.901 | 0.674 |   2.762 |    2.104 | 
     | \tx_core/axi_master /U1253           | S v -> Y v                     | MUX2X1  | 0.143 | 0.339 |   3.101 |    2.443 | 
     | \tx_core/axi_master /U1254           | A v -> Y ^                     | INVX1   | 0.348 | 0.295 |   3.395 |    2.738 | 
     |                                      | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.348 | 0.012 |   3.408 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.402
= Slack Time                   -0.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.052 | 
     | \tx_core/axi_master /U624            | A ^ -> Y v                     | INVX2   | 0.023 | 0.048 |   0.648 |   -0.005 | 
     | \tx_core/axi_master /U623            | B v -> Y ^                     | NAND2X1 | 0.196 | 0.151 |   0.798 |    0.146 | 
     | \tx_core/axi_master /FE_OFCC47_n1647 | A ^ -> Y ^                     | BUFX4   | 0.784 | 0.477 |   1.276 |    0.623 | 
     | \tx_core/axi_master /U412            | B ^ -> Y ^                     | OR2X2   | 0.194 | 0.556 |   1.831 |    1.179 | 
     | \tx_core/axi_master /U423            | A ^ -> Y v                     | INVX4   | 0.072 | 0.058 |   1.890 |    1.237 | 
     | \tx_core/axi_master /U421            | A v -> Y ^                     | INVX1   | 0.238 | 0.199 |   2.088 |    1.436 | 
     | \tx_core/axi_master /U23             | A ^ -> Y v                     | INVX2   | 0.901 | 0.674 |   2.762 |    2.109 | 
     | \tx_core/axi_master /U1255           | S v -> Y v                     | MUX2X1  | 0.127 | 0.318 |   3.080 |    2.428 | 
     | \tx_core/axi_master /U1256           | A v -> Y ^                     | INVX1   | 0.375 | 0.306 |   3.386 |    2.734 | 
     |                                      | \memif_pdfifo1.f0_wdata [28] ^ |         | 0.375 | 0.016 |   3.402 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.393
= Slack Time                   -0.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.043 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.092 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.206 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.394 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.504 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.578 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.838 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    0.984 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.176 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.920 | 
     | \tx_core/axi_master /U1293                     | S ^ -> Y v                     | MUX2X1  | 0.092 | 0.620 |   3.184 |    2.540 | 
     | \tx_core/axi_master /U1294                     | A v -> Y ^                     | INVX1   | 0.241 | 0.203 |   3.387 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [20] ^ |         | 0.241 | 0.006 |   3.393 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.393
= Slack Time                   -0.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.043 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.092 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.207 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.395 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.504 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.578 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.838 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    0.984 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.177 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.921 | 
     | \tx_core/axi_master /U1319                     | S ^ -> Y v                     | MUX2X1  | 0.115 | 0.620 |   3.183 |    2.541 | 
     | \tx_core/axi_master /U1320                     | A v -> Y ^                     | INVX1   | 0.231 | 0.204 |   3.387 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [24] ^ |         | 0.231 | 0.006 |   3.393 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [43] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.382
= Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.032 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.103 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.218 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.406 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.515 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.589 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.849 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    0.995 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.188 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.932 | 
     | \tx_core/axi_master /U2402                     | S ^ -> Y v                     | MUX2X1  | 0.292 | 0.809 |   3.373 |    2.741 | 
     |                                                | \memif_pdfifo2.f0_wdata [43] v |         | 0.292 | 0.009 |   3.382 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.377
= Slack Time                   -0.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |   -0.027 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.110 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.234 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.418 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.485 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.614 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.898 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.996 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.139 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.415 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    1.971 | 
     | \tx_core/axi_master /U1389                     | S v -> Y v                     | MUX2X1  | 0.102 | 0.514 |   3.111 |    2.485 | 
     | \tx_core/axi_master /U1390                     | A v -> Y ^                     | INVX1   | 0.311 | 0.256 |   3.367 |    2.740 | 
     |                                                | \memif_pdfifo0.f0_wdata [15] ^ |         | 0.311 | 0.010 |   3.377 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.369
= Slack Time                   -0.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.019 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.116 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.231 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.419 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.528 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.602 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.862 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.008 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.201 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.945 | 
     | \tx_core/axi_master /U1301                     | S ^ -> Y v                     | MUX2X1  | 0.099 | 0.624 |   3.188 |    2.569 | 
     | \tx_core/axi_master /U1302                     | A v -> Y ^                     | INVX1   | 0.194 | 0.176 |   3.364 |    2.745 | 
     |                                                | \memif_pdfifo2.f0_wdata [23] ^ |         | 0.194 | 0.005 |   3.369 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [42] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.366
= Slack Time                   -0.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.016 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.119 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.234 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.422 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.531 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.605 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.865 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.011 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.204 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.948 | 
     | \tx_core/axi_master /U2398                     | S ^ -> Y v                     | MUX2X1  | 0.280 | 0.794 |   3.357 |    2.741 | 
     |                                                | \memif_pdfifo2.f0_wdata [42] v |         | 0.280 | 0.009 |   3.366 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [60] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.366
= Slack Time                   -0.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.016 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.119 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.234 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.422 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.531 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.605 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.865 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.011 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.204 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.948 | 
     | \tx_core/axi_master /U2467                     | S ^ -> Y v                     | MUX2X1  | 0.284 | 0.794 |   3.358 |    2.742 | 
     |                                                | \memif_pdfifo2.f0_wdata [60] v |         | 0.284 | 0.008 |   3.366 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [38] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.365
= Slack Time                   -0.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.015 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.120 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.234 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.422 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.532 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.606 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.866 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.012 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.204 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.948 | 
     | \tx_core/axi_master /U2382                     | S ^ -> Y v                     | MUX2X1  | 0.294 | 0.793 |   3.357 |    2.742 | 
     |                                                | \memif_pdfifo2.f0_wdata [38] v |         | 0.294 | 0.008 |   3.365 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.365
= Slack Time                   -0.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.015 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.120 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.235 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.423 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.532 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.606 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.867 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.013 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.205 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.949 | 
     | \tx_core/axi_master /U1317                     | S ^ -> Y v                     | MUX2X1  | 0.119 | 0.593 |   3.157 |    2.542 | 
     | \tx_core/axi_master /U1318                     | A v -> Y ^                     | INVX1   | 0.227 | 0.202 |   3.359 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [31] ^ |         | 0.227 | 0.006 |   3.365 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.362
= Slack Time                   -0.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |   -0.012 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.124 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.249 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.432 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.500 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.628 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.913 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.010 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.154 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.429 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    1.985 | 
     | \tx_core/axi_master /U1407                     | S v -> Y v                     | MUX2X1  | 0.110 | 0.493 |   3.091 |    2.478 | 
     | \tx_core/axi_master /U1408                     | A v -> Y ^                     | INVX1   | 0.316 | 0.261 |   3.352 |    2.740 | 
     |                                                | \memif_pdfifo0.f0_wdata [22] ^ |         | 0.316 | 0.010 |   3.362 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.357
= Slack Time                   -0.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |   -0.007 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.130 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.254 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.438 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.506 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.634 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.919 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.016 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.159 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.435 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    1.991 | 
     | \tx_core/axi_master /U1397                     | S v -> Y v                     | MUX2X1  | 0.132 | 0.510 |   3.108 |    2.502 | 
     | \tx_core/axi_master /U1398                     | A v -> Y ^                     | INVX1   | 0.274 | 0.240 |   3.348 |    2.741 | 
     |                                                | \memif_pdfifo0.f0_wdata [21] ^ |         | 0.274 | 0.009 |   3.357 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.354
= Slack Time                   -0.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |   -0.004 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.132 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.257 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.440 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.508 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.637 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.921 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.019 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.162 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.437 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    1.994 | 
     | \tx_core/axi_master /U1415                     | S v -> Y v                     | MUX2X1  | 0.149 | 0.487 |   3.085 |    2.481 | 
     | \tx_core/axi_master /U1416                     | A v -> Y ^                     | INVX1   | 0.294 | 0.260 |   3.345 |    2.741 | 
     |                                                | \memif_pdfifo0.f0_wdata [24] ^ |         | 0.294 | 0.009 |   3.354 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [53] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.351
= Slack Time                   -0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |   -0.001 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.135 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.260 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.443 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.511 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.639 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.924 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.021 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.165 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.440 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    1.996 | 
     | \tx_core/axi_master /U2666                     | S v -> Y v                     | MUX2X1  | 0.421 | 0.741 |   3.339 |    2.737 | 
     |                                                | \memif_pdfifo0.f0_wdata [53] v |         | 0.421 | 0.013 |   3.351 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.351
= Slack Time                   -0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.001 | 
     | \tx_core/axi_master /U624            | A ^ -> Y v                     | INVX2   | 0.023 | 0.048 |   0.648 |    0.047 | 
     | \tx_core/axi_master /U623            | B v -> Y ^                     | NAND2X1 | 0.196 | 0.151 |   0.798 |    0.197 | 
     | \tx_core/axi_master /FE_OFCC47_n1647 | A ^ -> Y ^                     | BUFX4   | 0.784 | 0.477 |   1.276 |    0.674 | 
     | \tx_core/axi_master /U412            | B ^ -> Y ^                     | OR2X2   | 0.194 | 0.556 |   1.831 |    1.230 | 
     | \tx_core/axi_master /U423            | A ^ -> Y v                     | INVX4   | 0.072 | 0.058 |   1.890 |    1.288 | 
     | \tx_core/axi_master /U421            | A v -> Y ^                     | INVX1   | 0.238 | 0.199 |   2.088 |    1.487 | 
     | \tx_core/axi_master /U23             | A ^ -> Y v                     | INVX2   | 0.901 | 0.674 |   2.762 |    2.161 | 
     | \tx_core/axi_master /U1249           | S v -> Y v                     | MUX2X1  | 0.135 | 0.335 |   3.097 |    2.496 | 
     | \tx_core/axi_master /U1250           | A v -> Y ^                     | INVX1   | 0.280 | 0.245 |   3.342 |    2.741 | 
     |                                      | \memif_pdfifo1.f0_wdata [31] ^ |         | 0.280 | 0.009 |   3.351 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.349
= Slack Time                   -0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.001 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.138 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.262 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.446 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.513 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.642 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.927 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.024 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.167 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.443 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    1.999 | 
     | \tx_core/axi_master /U1422                     | S v -> Y v                     | MUX2X1  | 0.146 | 0.479 |   3.077 |    2.478 | 
     | \tx_core/axi_master /U1423                     | A v -> Y ^                     | INVX1   | 0.301 | 0.264 |   3.341 |    2.742 | 
     |                                                | \memif_pdfifo0.f0_wdata [29] ^ |         | 0.301 | 0.008 |   3.349 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [63] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.347
= Slack Time                   -0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.003 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.138 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.252 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.440 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.550 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.624 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.884 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.030 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.222 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.966 | 
     | \tx_core/axi_master /U2479                     | S ^ -> Y v                     | MUX2X1  | 0.287 | 0.777 |   3.340 |    2.743 | 
     |                                                | \memif_pdfifo2.f0_wdata [63] v |         | 0.287 | 0.007 |   3.347 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [56] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.347
= Slack Time                   -0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.003 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.140 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.264 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.448 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.515 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.644 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.929 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.026 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.169 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.445 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.001 | 
     | \tx_core/axi_master /U2675                     | S v -> Y v                     | MUX2X1  | 0.392 | 0.731 |   3.329 |    2.732 | 
     |                                                | \memif_pdfifo0.f0_wdata [56] v |         | 0.392 | 0.018 |   3.347 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.346
= Slack Time                   -0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.004 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.140 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.265 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.448 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.516 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.644 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.929 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.026 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.170 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.445 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.001 | 
     | \tx_core/axi_master /U2693                     | S v -> Y v                     | MUX2X1  | 0.413 | 0.731 |   3.329 |    2.732 | 
     |                                                | \memif_pdfifo0.f0_wdata [62] v |         | 0.413 | 0.018 |   3.346 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.345
= Slack Time                   -0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.005 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.140 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.254 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.442 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.552 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.626 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.886 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.032 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.224 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.968 | 
     | \tx_core/axi_master /U1297                     | S ^ -> Y v                     | MUX2X1  | 0.101 | 0.594 |   3.158 |    2.563 | 
     | \tx_core/axi_master /U1298                     | A v -> Y ^                     | INVX1   | 0.202 | 0.183 |   3.340 |    2.745 | 
     |                                                | \memif_pdfifo2.f0_wdata [19] ^ |         | 0.202 | 0.005 |   3.345 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [59] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.345
= Slack Time                   -0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.005 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.141 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.266 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.449 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.517 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.645 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.930 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.028 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.171 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.446 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.002 | 
     | \tx_core/axi_master /U2684                     | S v -> Y v                     | MUX2X1  | 0.394 | 0.728 |   3.325 |    2.730 | 
     |                                                | \memif_pdfifo0.f0_wdata [59] v |         | 0.394 | 0.020 |   3.345 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.345
= Slack Time                   -0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.005 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.140 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.255 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.443 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.552 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.626 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.887 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.033 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.225 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.969 | 
     | \tx_core/axi_master /U2425                     | S ^ -> Y v                     | MUX2X1  | 0.282 | 0.774 |   3.338 |    2.743 | 
     |                                                | \memif_pdfifo2.f0_wdata [49] v |         | 0.282 | 0.007 |   3.345 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [32] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.341
= Slack Time                   -0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.009 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.144 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.259 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.447 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.556 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.630 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.890 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.036 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.229 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.973 | 
     | \tx_core/axi_master /U2359                     | S ^ -> Y v                     | MUX2X1  | 0.278 | 0.770 |   3.334 |    2.743 | 
     |                                                | \memif_pdfifo2.f0_wdata [32] v |         | 0.278 | 0.007 |   3.341 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [33] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.336
= Slack Time                   -0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.014 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.150 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.275 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.458 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.526 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.654 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.939 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.036 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.179 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.455 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.011 | 
     | \tx_core/axi_master /U2606                     | S v -> Y v                     | MUX2X1  | 0.393 | 0.726 |   3.324 |    2.737 | 
     |                                                | \memif_pdfifo0.f0_wdata [33] v |         | 0.393 | 0.013 |   3.336 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.336
= Slack Time                   -0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.014 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.151 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.275 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.459 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.526 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.655 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.939 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.037 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.180 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.456 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.012 | 
     | \tx_core/axi_master /U1424                     | S v -> Y v                     | MUX2X1  | 0.147 | 0.493 |   3.091 |    2.505 | 
     | \tx_core/axi_master /U1425                     | A v -> Y ^                     | INVX1   | 0.262 | 0.237 |   3.327 |    2.742 | 
     |                                                | \memif_pdfifo0.f0_wdata [31] ^ |         | 0.262 | 0.008 |   3.336 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.334
= Slack Time                   -0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.016 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.152 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.277 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.460 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.528 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.656 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.941 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.038 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.182 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.457 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.013 | 
     | \tx_core/axi_master /U1387                     | S v -> Y v                     | MUX2X1  | 0.097 | 0.491 |   3.088 |    2.504 | 
     | \tx_core/axi_master /U1388                     | A v -> Y ^                     | INVX1   | 0.287 | 0.236 |   3.325 |    2.740 | 
     |                                                | \memif_pdfifo0.f0_wdata [14] ^ |         | 0.287 | 0.010 |   3.334 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [59] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.334
= Slack Time                   -0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.016 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.151 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.265 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.453 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.563 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.637 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.897 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.043 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.235 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.979 | 
     | \tx_core/axi_master /U2463                     | S ^ -> Y v                     | MUX2X1  | 0.278 | 0.764 |   3.327 |    2.743 | 
     |                                                | \memif_pdfifo2.f0_wdata [59] v |         | 0.278 | 0.007 |   3.334 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [35] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.334
= Slack Time                   -0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.016 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.151 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.265 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.453 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.563 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.637 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.897 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.043 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.235 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.979 | 
     | \tx_core/axi_master /U2371                     | S ^ -> Y v                     | MUX2X1  | 0.273 | 0.764 |   3.328 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [35] v |         | 0.273 | 0.006 |   3.334 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [44] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.333
= Slack Time                   -0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.017 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.152 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.266 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.454 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.564 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.638 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.898 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.044 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.236 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.980 | 
     | \tx_core/axi_master /U2405                     | S ^ -> Y v                     | MUX2X1  | 0.277 | 0.763 |   3.327 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [44] v |         | 0.277 | 0.006 |   3.333 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.333
= Slack Time                   -0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.017 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.154 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.278 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.462 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.529 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.658 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.942 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.040 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.183 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.459 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.015 | 
     | \tx_core/axi_master /U1413                     | S v -> Y v                     | MUX2X1  | 0.150 | 0.487 |   3.085 |    2.502 | 
     | \tx_core/axi_master /U1414                     | A v -> Y ^                     | INVX1   | 0.265 | 0.240 |   3.325 |    2.742 | 
     |                                                | \memif_pdfifo0.f0_wdata [26] ^ |         | 0.265 | 0.008 |   3.333 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [37] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.332
= Slack Time                   -0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.018 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.153 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.267 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.455 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.564 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.638 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.899 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.045 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.237 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.981 | 
     | \tx_core/axi_master /U2378                     | S ^ -> Y v                     | MUX2X1  | 0.279 | 0.763 |   3.327 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [37] v |         | 0.279 | 0.006 |   3.332 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.331
= Slack Time                   -0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.019 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.155 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.280 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.463 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.531 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.659 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.944 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.042 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.185 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.460 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.016 | 
     | \tx_core/axi_master /U1403                     | S v -> Y v                     | MUX2X1  | 0.121 | 0.495 |   3.093 |    2.512 | 
     | \tx_core/axi_master /U1404                     | A v -> Y ^                     | INVX1   | 0.264 | 0.234 |   3.327 |    2.746 | 
     |                                                | \memif_pdfifo0.f0_wdata [16] ^ |         | 0.264 | 0.004 |   3.331 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [34] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.331
= Slack Time                   -0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.019 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.154 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.269 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.457 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.566 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.640 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.900 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.046 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.239 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.983 | 
     | \tx_core/axi_master /U2367                     | S ^ -> Y v                     | MUX2X1  | 0.275 | 0.760 |   3.324 |    2.743 | 
     |                                                | \memif_pdfifo2.f0_wdata [34] v |         | 0.275 | 0.007 |   3.331 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [40] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.330
= Slack Time                   -0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.020 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.155 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.269 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.457 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.567 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.641 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.901 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.047 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.239 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.983 | 
     | \tx_core/axi_master /U2390                     | S ^ -> Y v                     | MUX2X1  | 0.255 | 0.760 |   3.323 |    2.743 | 
     |                                                | \memif_pdfifo2.f0_wdata [40] v |         | 0.255 | 0.007 |   3.330 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [39] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.329
= Slack Time                   -0.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.021 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.156 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.271 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.459 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.568 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.642 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.902 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.048 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.241 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.985 | 
     | \tx_core/axi_master /U2386                     | S ^ -> Y v                     | MUX2X1  | 0.266 | 0.760 |   3.323 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [39] v |         | 0.266 | 0.006 |   3.329 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.328
= Slack Time                   -0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.022 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.159 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.283 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.467 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.534 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.663 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.947 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.045 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.188 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.464 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.020 | 
     | \tx_core/axi_master /U1411                     | S v -> Y v                     | MUX2X1  | 0.155 | 0.500 |   3.097 |    2.520 | 
     | \tx_core/axi_master /U1412                     | A v -> Y ^                     | INVX1   | 0.237 | 0.221 |   3.319 |    2.741 | 
     |                                                | \memif_pdfifo0.f0_wdata [25] ^ |         | 0.237 | 0.009 |   3.328 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.324
= Slack Time                   -0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.026 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.161 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.275 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.463 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.573 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.646 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.907 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.053 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.245 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.989 | 
     | \tx_core/axi_master /U1303                     | S ^ -> Y v                     | MUX2X1  | 0.088 | 0.584 |   3.148 |    2.573 | 
     | \tx_core/axi_master /U1304                     | A v -> Y ^                     | INVX1   | 0.199 | 0.172 |   3.319 |    2.745 | 
     |                                                | \memif_pdfifo2.f0_wdata [17] ^ |         | 0.199 | 0.005 |   3.324 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [32] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.323
= Slack Time                   -0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.027 | 
     | \tx_core/axi_master /U624            | A ^ -> Y v                     | INVX2   | 0.023 | 0.048 |   0.648 |    0.074 | 
     | \tx_core/axi_master /U623            | B v -> Y ^                     | NAND2X1 | 0.196 | 0.151 |   0.798 |    0.225 | 
     | \tx_core/axi_master /FE_OFCC47_n1647 | A ^ -> Y ^                     | BUFX4   | 0.784 | 0.477 |   1.276 |    0.702 | 
     | \tx_core/axi_master /U412            | B ^ -> Y ^                     | OR2X2   | 0.194 | 0.556 |   1.831 |    1.258 | 
     | \tx_core/axi_master /U423            | A ^ -> Y v                     | INVX4   | 0.072 | 0.058 |   1.890 |    1.316 | 
     | \tx_core/axi_master /U421            | A v -> Y ^                     | INVX1   | 0.238 | 0.199 |   2.088 |    1.515 | 
     | \tx_core/axi_master /U23             | A ^ -> Y v                     | INVX2   | 0.901 | 0.674 |   2.762 |    2.189 | 
     | \tx_core/axi_master /U2489           | S v -> Y v                     | MUX2X1  | 0.411 | 0.545 |   3.307 |    2.734 | 
     |                                      | \memif_pdfifo1.f0_wdata [32] v |         | 0.411 | 0.016 |   3.323 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.321
= Slack Time                   -0.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.029 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX4   | 0.098 | 0.135 |   0.735 |    0.164 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                    | INVX2   | 0.105 | 0.115 |   0.850 |    0.279 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                    | BUFX2   | 0.127 | 0.188 |   1.038 |    0.467 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                    | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.576 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                    | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.650 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                    | OR2X2   | 0.231 | 0.260 |   1.481 |    0.910 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                    | OR2X1   | 0.057 | 0.146 |   1.627 |    1.056 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                    | BUFX4   | 0.172 | 0.192 |   1.820 |    1.249 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                    | INVX4   | 1.349 | 0.744 |   2.564 |    1.993 | 
     | \tx_core/axi_master /U1236                     | S ^ -> Y v                    | MUX2X1  | 0.083 | 0.513 |   3.077 |    2.506 | 
     | \tx_core/axi_master /U1237                     | A v -> Y ^                    | INVX1   | 0.292 | 0.234 |   3.311 |    2.740 | 
     |                                                | \memif_pdfifo2.f0_wdata [2] ^ |         | 0.292 | 0.010 |   3.321 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.320
= Slack Time                   -0.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.030 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.167 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.291 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.474 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.542 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.671 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.955 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.053 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.196 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.471 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.028 | 
     | \tx_core/axi_master /U1405                     | S v -> Y v                     | MUX2X1  | 0.106 | 0.485 |   3.082 |    2.512 | 
     | \tx_core/axi_master /U1406                     | A v -> Y ^                     | INVX1   | 0.272 | 0.229 |   3.311 |    2.741 | 
     |                                                | \memif_pdfifo0.f0_wdata [17] ^ |         | 0.272 | 0.009 |   3.320 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [33] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.320
= Slack Time                   -0.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.030 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.165 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.280 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.468 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.577 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.651 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.911 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.057 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.250 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.994 | 
     | \tx_core/axi_master /U2363                     | S ^ -> Y v                     | MUX2X1  | 0.265 | 0.751 |   3.314 |    2.745 | 
     |                                                | \memif_pdfifo2.f0_wdata [33] v |         | 0.265 | 0.005 |   3.320 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [48] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.320
= Slack Time                   -0.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.030 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX4   | 0.098 | 0.135 |   0.735 |    0.165 | 
     | \tx_core/axi_master /U525                      | A ^ -> Y v                     | INVX2   | 0.105 | 0.115 |   0.850 |    0.280 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A v -> Y v                     | BUFX2   | 0.127 | 0.188 |   1.038 |    0.468 | 
     | \tx_core/axi_master /U523                      | C v -> Y ^                     | NAND3X1 | 0.102 | 0.109 |   1.147 |    0.577 | 
     | \tx_core/axi_master /U60                       | C ^ -> Y v                     | NAND3X1 | 0.086 | 0.074 |   1.221 |    0.651 | 
     | \tx_core/axi_master /U63                       | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   1.481 |    0.912 | 
     | \tx_core/axi_master /U520                      | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   1.627 |    1.058 | 
     | \tx_core/axi_master /FE_PSC92_n137             | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   1.820 |    1.250 | 
     | \tx_core/axi_master /U650                      | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   2.564 |    1.994 | 
     | \tx_core/axi_master /U2421                     | S ^ -> Y v                     | MUX2X1  | 0.274 | 0.750 |   3.314 |    2.744 | 
     |                                                | \memif_pdfifo2.f0_wdata [48] v |         | 0.274 | 0.006 |   3.320 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.319
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v             |         | 0.000 |       |   0.600 |    0.031 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v                     | BUFX4   | 0.089 | 0.137 |   0.737 |    0.168 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^                     | INVX2   | 0.120 | 0.125 |   0.861 |    0.292 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^                     | BUFX2   | 0.146 | 0.183 |   1.044 |    0.476 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v                     | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.543 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^                     | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.672 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^                     | OR2X2   | 0.270 | 0.285 |   1.525 |    0.957 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v                     | NOR2X1  | 0.091 | 0.097 |   1.623 |    1.054 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v                     | BUFX4   | 0.073 | 0.143 |   1.766 |    1.197 | 
     | \tx_core/axi_master /U595                      | A v -> Y ^                     | INVX1   | 0.345 | 0.275 |   2.041 |    1.473 | 
     | \tx_core/axi_master /U1419                     | A ^ -> Y v                     | INVX4   | 0.907 | 0.556 |   2.598 |    2.029 | 
     | \tx_core/axi_master /U1420                     | S v -> Y v                     | MUX2X1  | 0.126 | 0.484 |   3.082 |    2.513 | 
     | \tx_core/axi_master /U1421                     | A v -> Y ^                     | INVX1   | 0.260 | 0.228 |   3.309 |    2.741 | 
     |                                                | \memif_pdfifo0.f0_wdata [27] ^ |         | 0.260 | 0.009 |   3.319 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 

